<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0GX51X Driver Library: dl_gpio.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0GX51X Driver Library
   &#160;<span id="projectnumber">2.05.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_a1b67bd9de939d499eb32d6d220671a0.html">chinese</a></li><li class="navelem"><a class="el" href="dir_bbe32cf608396e186d702eea875dea8c.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_b01f3757fd1f8df2cd2b63f221e9f623.html">mspm0gx51x_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_7df454af5142bd4bee798d8aeeba26df.html">source</a></li><li class="navelem"><a class="el" href="dir_f62a4ea1506848ab49a74cc443621f14.html">ti</a></li><li class="navelem"><a class="el" href="dir_197ba54419a69b966028474b033bc45b.html">driverlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dl_gpio.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>General Purpose Input/Output Driver Library. </p>
<hr/>
</div><div class="textblock"><code>#include &lt;ti/devices/msp/msp.h&gt;</code><br />
<code>#include &lt;<a class="el" href="dl__common_8h_source.html">ti/driverlib/dl_common.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for dl_gpio.h:</div>
<div class="dyncontent">
<div class="center"><img src="dl__gpio_8h__incl.png" border="0" usemap="#dl__gpio_8h" alt=""/></div>
<map name="dl__gpio_8h" id="dl__gpio_8h">
<area shape="rect" id="node3" href="dl__common_8h.html" title="DriverLib Common APIs. " alt="" coords="59,80,241,107"/>
</map>
</div>
</div>
<p><a href="dl__gpio_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae1ed828c61d2fbc9e8e9da257a8c8bb3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#gae1ed828c61d2fbc9e8e9da257a8c8bb3">DL_GPIO_PIN_0</a>&#160;&#160;&#160;(0x00000001)</td></tr>
<tr class="memdesc:gae1ed828c61d2fbc9e8e9da257a8c8bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 0. <br /></td></tr>
<tr class="separator:gae1ed828c61d2fbc9e8e9da257a8c8bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8987efe3ddeab15b9fe61dce1bc443e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga8987efe3ddeab15b9fe61dce1bc443e2">DL_GPIO_PIN_1</a>&#160;&#160;&#160;(0x00000002)</td></tr>
<tr class="memdesc:ga8987efe3ddeab15b9fe61dce1bc443e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 1. <br /></td></tr>
<tr class="separator:ga8987efe3ddeab15b9fe61dce1bc443e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18b4d4c7ea416c0a3bed40bebc55564"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#gae18b4d4c7ea416c0a3bed40bebc55564">DL_GPIO_PIN_2</a>&#160;&#160;&#160;(0x00000004)</td></tr>
<tr class="memdesc:gae18b4d4c7ea416c0a3bed40bebc55564"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 2. <br /></td></tr>
<tr class="separator:gae18b4d4c7ea416c0a3bed40bebc55564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc2bc0d8af9d3efa5c25d53e2c7c3ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#gaddc2bc0d8af9d3efa5c25d53e2c7c3ce">DL_GPIO_PIN_3</a>&#160;&#160;&#160;(0x00000008)</td></tr>
<tr class="memdesc:gaddc2bc0d8af9d3efa5c25d53e2c7c3ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 3. <br /></td></tr>
<tr class="separator:gaddc2bc0d8af9d3efa5c25d53e2c7c3ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6ee99a8da18637f3987bd2a836b539"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga5d6ee99a8da18637f3987bd2a836b539">DL_GPIO_PIN_4</a>&#160;&#160;&#160;(0x00000010)</td></tr>
<tr class="memdesc:ga5d6ee99a8da18637f3987bd2a836b539"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 4. <br /></td></tr>
<tr class="separator:ga5d6ee99a8da18637f3987bd2a836b539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7a44f80bce78fcc3594c6fcd1f6411"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga6c7a44f80bce78fcc3594c6fcd1f6411">DL_GPIO_PIN_5</a>&#160;&#160;&#160;(0x00000020)</td></tr>
<tr class="memdesc:ga6c7a44f80bce78fcc3594c6fcd1f6411"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 5. <br /></td></tr>
<tr class="separator:ga6c7a44f80bce78fcc3594c6fcd1f6411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5ae5b0d9e70efc8707e050b93784eaa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#gaa5ae5b0d9e70efc8707e050b93784eaa">DL_GPIO_PIN_6</a>&#160;&#160;&#160;(0x00000040)</td></tr>
<tr class="memdesc:gaa5ae5b0d9e70efc8707e050b93784eaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 6. <br /></td></tr>
<tr class="separator:gaa5ae5b0d9e70efc8707e050b93784eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f6326c372948e250e2d4cefc0898d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga15f6326c372948e250e2d4cefc0898d9">DL_GPIO_PIN_7</a>&#160;&#160;&#160;(0x00000080)</td></tr>
<tr class="memdesc:ga15f6326c372948e250e2d4cefc0898d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 7. <br /></td></tr>
<tr class="separator:ga15f6326c372948e250e2d4cefc0898d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a5b796dac2400d8e81dbf22d57a303"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga02a5b796dac2400d8e81dbf22d57a303">DL_GPIO_PIN_8</a>&#160;&#160;&#160;(0x00000100)</td></tr>
<tr class="memdesc:ga02a5b796dac2400d8e81dbf22d57a303"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 8. <br /></td></tr>
<tr class="separator:ga02a5b796dac2400d8e81dbf22d57a303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558074cf4c2a0365a1945529fb356cfb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga558074cf4c2a0365a1945529fb356cfb">DL_GPIO_PIN_9</a>&#160;&#160;&#160;(0x00000200)</td></tr>
<tr class="memdesc:ga558074cf4c2a0365a1945529fb356cfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 9. <br /></td></tr>
<tr class="separator:ga558074cf4c2a0365a1945529fb356cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5bbd5fce72e826ee61f6b87949191a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#gaf5bbd5fce72e826ee61f6b87949191a6">DL_GPIO_PIN_10</a>&#160;&#160;&#160;(0x00000400)</td></tr>
<tr class="memdesc:gaf5bbd5fce72e826ee61f6b87949191a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 10. <br /></td></tr>
<tr class="separator:gaf5bbd5fce72e826ee61f6b87949191a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c82b0d4bb86af2327eb19530709b608"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga4c82b0d4bb86af2327eb19530709b608">DL_GPIO_PIN_11</a>&#160;&#160;&#160;(0x00000800)</td></tr>
<tr class="memdesc:ga4c82b0d4bb86af2327eb19530709b608"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 11. <br /></td></tr>
<tr class="separator:ga4c82b0d4bb86af2327eb19530709b608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffc6fc095dd3c59c5992fa79406246c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga5ffc6fc095dd3c59c5992fa79406246c">DL_GPIO_PIN_12</a>&#160;&#160;&#160;(0x00001000)</td></tr>
<tr class="memdesc:ga5ffc6fc095dd3c59c5992fa79406246c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 12. <br /></td></tr>
<tr class="separator:ga5ffc6fc095dd3c59c5992fa79406246c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94889cbceba7a0b57ad108f2864972dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga94889cbceba7a0b57ad108f2864972dd">DL_GPIO_PIN_13</a>&#160;&#160;&#160;(0x00002000)</td></tr>
<tr class="memdesc:ga94889cbceba7a0b57ad108f2864972dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 13. <br /></td></tr>
<tr class="separator:ga94889cbceba7a0b57ad108f2864972dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d26c78a51ccd9441f178ae32c36700a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga9d26c78a51ccd9441f178ae32c36700a">DL_GPIO_PIN_14</a>&#160;&#160;&#160;(0x00004000)</td></tr>
<tr class="memdesc:ga9d26c78a51ccd9441f178ae32c36700a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 14. <br /></td></tr>
<tr class="separator:ga9d26c78a51ccd9441f178ae32c36700a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5994ba77291c7181e0a91f856788ddc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#gaf5994ba77291c7181e0a91f856788ddc">DL_GPIO_PIN_15</a>&#160;&#160;&#160;(0x00008000)</td></tr>
<tr class="memdesc:gaf5994ba77291c7181e0a91f856788ddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 15. <br /></td></tr>
<tr class="separator:gaf5994ba77291c7181e0a91f856788ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga422cc1e3a9d992d6d13be86b4531da9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga422cc1e3a9d992d6d13be86b4531da9c">DL_GPIO_PIN_16</a>&#160;&#160;&#160;(0x00010000)</td></tr>
<tr class="memdesc:ga422cc1e3a9d992d6d13be86b4531da9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 16. <br /></td></tr>
<tr class="separator:ga422cc1e3a9d992d6d13be86b4531da9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be102a928f7eee7a286514d9f349c7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga7be102a928f7eee7a286514d9f349c7b">DL_GPIO_PIN_17</a>&#160;&#160;&#160;(0x00020000)</td></tr>
<tr class="memdesc:ga7be102a928f7eee7a286514d9f349c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 17. <br /></td></tr>
<tr class="separator:ga7be102a928f7eee7a286514d9f349c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eff0e1c24beab352892b1b984d58249"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga5eff0e1c24beab352892b1b984d58249">DL_GPIO_PIN_18</a>&#160;&#160;&#160;(0x00040000)</td></tr>
<tr class="memdesc:ga5eff0e1c24beab352892b1b984d58249"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 18. <br /></td></tr>
<tr class="separator:ga5eff0e1c24beab352892b1b984d58249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5676e50704a51fe8c3b43b7d17d92b3c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga5676e50704a51fe8c3b43b7d17d92b3c">DL_GPIO_PIN_19</a>&#160;&#160;&#160;(0x00080000)</td></tr>
<tr class="memdesc:ga5676e50704a51fe8c3b43b7d17d92b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 19. <br /></td></tr>
<tr class="separator:ga5676e50704a51fe8c3b43b7d17d92b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911834d952526b57583f7b751855ea75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga911834d952526b57583f7b751855ea75">DL_GPIO_PIN_20</a>&#160;&#160;&#160;(0x00100000)</td></tr>
<tr class="memdesc:ga911834d952526b57583f7b751855ea75"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 20. <br /></td></tr>
<tr class="separator:ga911834d952526b57583f7b751855ea75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ecc053a2f525a88a399b4c18e8aa359"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga9ecc053a2f525a88a399b4c18e8aa359">DL_GPIO_PIN_21</a>&#160;&#160;&#160;(0x00200000)</td></tr>
<tr class="memdesc:ga9ecc053a2f525a88a399b4c18e8aa359"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 21. <br /></td></tr>
<tr class="separator:ga9ecc053a2f525a88a399b4c18e8aa359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6caa2552474f02fd45604471b594dc51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga6caa2552474f02fd45604471b594dc51">DL_GPIO_PIN_22</a>&#160;&#160;&#160;(0x00400000)</td></tr>
<tr class="memdesc:ga6caa2552474f02fd45604471b594dc51"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 22. <br /></td></tr>
<tr class="separator:ga6caa2552474f02fd45604471b594dc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0476385cc85eb66b8de3ebbb68d039"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga4c0476385cc85eb66b8de3ebbb68d039">DL_GPIO_PIN_23</a>&#160;&#160;&#160;(0x00800000)</td></tr>
<tr class="memdesc:ga4c0476385cc85eb66b8de3ebbb68d039"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 23. <br /></td></tr>
<tr class="separator:ga4c0476385cc85eb66b8de3ebbb68d039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e4ba89cc3ad75b007e17c786475bea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga30e4ba89cc3ad75b007e17c786475bea">DL_GPIO_PIN_24</a>&#160;&#160;&#160;(0x01000000)</td></tr>
<tr class="memdesc:ga30e4ba89cc3ad75b007e17c786475bea"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 24. <br /></td></tr>
<tr class="separator:ga30e4ba89cc3ad75b007e17c786475bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae293c710788d1bcbf0b68f76072c9f92"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#gae293c710788d1bcbf0b68f76072c9f92">DL_GPIO_PIN_25</a>&#160;&#160;&#160;(0x02000000)</td></tr>
<tr class="memdesc:gae293c710788d1bcbf0b68f76072c9f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 25. <br /></td></tr>
<tr class="separator:gae293c710788d1bcbf0b68f76072c9f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga735a726a24266b7ac3bedee4f5f74798"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga735a726a24266b7ac3bedee4f5f74798">DL_GPIO_PIN_26</a>&#160;&#160;&#160;(0x04000000)</td></tr>
<tr class="memdesc:ga735a726a24266b7ac3bedee4f5f74798"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 26. <br /></td></tr>
<tr class="separator:ga735a726a24266b7ac3bedee4f5f74798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579d4d5fec72f60633b2e662001977d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga579d4d5fec72f60633b2e662001977d8">DL_GPIO_PIN_27</a>&#160;&#160;&#160;(0x08000000)</td></tr>
<tr class="memdesc:ga579d4d5fec72f60633b2e662001977d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 27. <br /></td></tr>
<tr class="separator:ga579d4d5fec72f60633b2e662001977d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701e587d766a2e9e0b4a826696e925b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga701e587d766a2e9e0b4a826696e925b1">DL_GPIO_PIN_28</a>&#160;&#160;&#160;(0x10000000)</td></tr>
<tr class="memdesc:ga701e587d766a2e9e0b4a826696e925b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 28. <br /></td></tr>
<tr class="separator:ga701e587d766a2e9e0b4a826696e925b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda87b5f184436b9e49cd91d38b9dae5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#gacda87b5f184436b9e49cd91d38b9dae5">DL_GPIO_PIN_29</a>&#160;&#160;&#160;(0x20000000)</td></tr>
<tr class="memdesc:gacda87b5f184436b9e49cd91d38b9dae5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 29. <br /></td></tr>
<tr class="separator:gacda87b5f184436b9e49cd91d38b9dae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014766968efaf717e28899939e045268"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga014766968efaf717e28899939e045268">DL_GPIO_PIN_30</a>&#160;&#160;&#160;(0x40000000)</td></tr>
<tr class="memdesc:ga014766968efaf717e28899939e045268"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 30. <br /></td></tr>
<tr class="separator:ga014766968efaf717e28899939e045268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b193bef877f44a378dd2011bf77f1e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___p_i_n.html#ga7b193bef877f44a378dd2011bf77f1e5">DL_GPIO_PIN_31</a>&#160;&#160;&#160;(0x80000000)</td></tr>
<tr class="memdesc:ga7b193bef877f44a378dd2011bf77f1e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 31. <br /></td></tr>
<tr class="separator:ga7b193bef877f44a378dd2011bf77f1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3613d892b15607deb0a22798961c10"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga7d3613d892b15607deb0a22798961c10">DL_GPIO_PIN_0_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO0_DISABLE)</td></tr>
<tr class="memdesc:ga7d3613d892b15607deb0a22798961c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 0, disable edge detection. <br /></td></tr>
<tr class="separator:ga7d3613d892b15607deb0a22798961c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8725c83ce0da42f7070b0cc208fb1c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gad8725c83ce0da42f7070b0cc208fb1c8">DL_GPIO_PIN_0_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO0_RISE)</td></tr>
<tr class="memdesc:gad8725c83ce0da42f7070b0cc208fb1c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 0, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gad8725c83ce0da42f7070b0cc208fb1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8023416b91672bd13445ac1bc09e345f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga8023416b91672bd13445ac1bc09e345f">DL_GPIO_PIN_0_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO0_FALL)</td></tr>
<tr class="memdesc:ga8023416b91672bd13445ac1bc09e345f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 0, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga8023416b91672bd13445ac1bc09e345f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf503a492430648b966b3f0f5cbe7093d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaf503a492430648b966b3f0f5cbe7093d">DL_GPIO_PIN_0_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO0_RISE_FALL)</td></tr>
<tr class="memdesc:gaf503a492430648b966b3f0f5cbe7093d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 0, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gaf503a492430648b966b3f0f5cbe7093d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb2f47cf63bd51fc091ef226de3b37a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gafb2f47cf63bd51fc091ef226de3b37a9">DL_GPIO_PIN_1_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO1_DISABLE)</td></tr>
<tr class="memdesc:gafb2f47cf63bd51fc091ef226de3b37a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 1, disable edge detection. <br /></td></tr>
<tr class="separator:gafb2f47cf63bd51fc091ef226de3b37a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ed74a3877a1039fb39e9ff73c2ef81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gad7ed74a3877a1039fb39e9ff73c2ef81">DL_GPIO_PIN_1_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO1_RISE)</td></tr>
<tr class="memdesc:gad7ed74a3877a1039fb39e9ff73c2ef81"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 1, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gad7ed74a3877a1039fb39e9ff73c2ef81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe89c5bc1db8fbd796ce5d2637b3b41"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga1fe89c5bc1db8fbd796ce5d2637b3b41">DL_GPIO_PIN_1_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO1_FALL)</td></tr>
<tr class="memdesc:ga1fe89c5bc1db8fbd796ce5d2637b3b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 1, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga1fe89c5bc1db8fbd796ce5d2637b3b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0e015c7c24d5d9580bdb80bee56f88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga9a0e015c7c24d5d9580bdb80bee56f88">DL_GPIO_PIN_1_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO1_RISE_FALL)</td></tr>
<tr class="memdesc:ga9a0e015c7c24d5d9580bdb80bee56f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 1, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga9a0e015c7c24d5d9580bdb80bee56f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga039c5d758fb87dbc30a8539dcb19bea5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga039c5d758fb87dbc30a8539dcb19bea5">DL_GPIO_PIN_2_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO2_DISABLE)</td></tr>
<tr class="memdesc:ga039c5d758fb87dbc30a8539dcb19bea5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 2, disable edge detection. <br /></td></tr>
<tr class="separator:ga039c5d758fb87dbc30a8539dcb19bea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49ae1906d5f033322da3952da906451a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga49ae1906d5f033322da3952da906451a">DL_GPIO_PIN_2_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO2_RISE)</td></tr>
<tr class="memdesc:ga49ae1906d5f033322da3952da906451a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 2, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga49ae1906d5f033322da3952da906451a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397c88b5112253d1d206abcffcd5ad66"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga397c88b5112253d1d206abcffcd5ad66">DL_GPIO_PIN_2_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO2_FALL)</td></tr>
<tr class="memdesc:ga397c88b5112253d1d206abcffcd5ad66"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 2, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga397c88b5112253d1d206abcffcd5ad66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadecbc632320e75451f1984b0bb578cbc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gadecbc632320e75451f1984b0bb578cbc">DL_GPIO_PIN_2_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO2_RISE_FALL)</td></tr>
<tr class="memdesc:gadecbc632320e75451f1984b0bb578cbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 2, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gadecbc632320e75451f1984b0bb578cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35bbdf8926fc6fafd33e1b7788c3697"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gae35bbdf8926fc6fafd33e1b7788c3697">DL_GPIO_PIN_3_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO3_DISABLE)</td></tr>
<tr class="memdesc:gae35bbdf8926fc6fafd33e1b7788c3697"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 3, disable edge detection. <br /></td></tr>
<tr class="separator:gae35bbdf8926fc6fafd33e1b7788c3697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1f334540abcef9453d8ad8abf1f41e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gafb1f334540abcef9453d8ad8abf1f41e">DL_GPIO_PIN_3_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO3_RISE)</td></tr>
<tr class="memdesc:gafb1f334540abcef9453d8ad8abf1f41e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 3, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gafb1f334540abcef9453d8ad8abf1f41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7f67025edfa63ef39a03de0050c1d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga7f7f67025edfa63ef39a03de0050c1d8">DL_GPIO_PIN_3_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO3_FALL)</td></tr>
<tr class="memdesc:ga7f7f67025edfa63ef39a03de0050c1d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 3, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga7f7f67025edfa63ef39a03de0050c1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e8a86a77b5ab4f5b2f7f07618ac55aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga2e8a86a77b5ab4f5b2f7f07618ac55aa">DL_GPIO_PIN_3_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO3_RISE_FALL)</td></tr>
<tr class="memdesc:ga2e8a86a77b5ab4f5b2f7f07618ac55aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 3, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga2e8a86a77b5ab4f5b2f7f07618ac55aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cab9c6781752284c70db771f89a4c5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga1cab9c6781752284c70db771f89a4c5d">DL_GPIO_PIN_4_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO4_DISABLE)</td></tr>
<tr class="memdesc:ga1cab9c6781752284c70db771f89a4c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 4, disable edge detection. <br /></td></tr>
<tr class="separator:ga1cab9c6781752284c70db771f89a4c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3876aaa89d2a63e8b3d13b9e343dccf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gab3876aaa89d2a63e8b3d13b9e343dccf">DL_GPIO_PIN_4_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO4_RISE)</td></tr>
<tr class="memdesc:gab3876aaa89d2a63e8b3d13b9e343dccf"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 4, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gab3876aaa89d2a63e8b3d13b9e343dccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efbc96966e0a25c3f467d963f1cf91b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga1efbc96966e0a25c3f467d963f1cf91b">DL_GPIO_PIN_4_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO4_FALL)</td></tr>
<tr class="memdesc:ga1efbc96966e0a25c3f467d963f1cf91b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 4, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga1efbc96966e0a25c3f467d963f1cf91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c802292408f05b56ffa95ae2b2f63fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga2c802292408f05b56ffa95ae2b2f63fa">DL_GPIO_PIN_4_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO4_RISE_FALL)</td></tr>
<tr class="memdesc:ga2c802292408f05b56ffa95ae2b2f63fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 4, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga2c802292408f05b56ffa95ae2b2f63fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadb23fad765d16d0985581ca1f03e82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gafadb23fad765d16d0985581ca1f03e82">DL_GPIO_PIN_5_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO5_DISABLE)</td></tr>
<tr class="memdesc:gafadb23fad765d16d0985581ca1f03e82"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 5, disable edge detection. <br /></td></tr>
<tr class="separator:gafadb23fad765d16d0985581ca1f03e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac3f578b85e8c8fdbf823fc398a0d8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga8ac3f578b85e8c8fdbf823fc398a0d8c">DL_GPIO_PIN_5_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO5_RISE)</td></tr>
<tr class="memdesc:ga8ac3f578b85e8c8fdbf823fc398a0d8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 5, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga8ac3f578b85e8c8fdbf823fc398a0d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae6f15787b2a394e24d3670ded10c924"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaae6f15787b2a394e24d3670ded10c924">DL_GPIO_PIN_5_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO5_FALL)</td></tr>
<tr class="memdesc:gaae6f15787b2a394e24d3670ded10c924"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 5, enable detection on falling edge. <br /></td></tr>
<tr class="separator:gaae6f15787b2a394e24d3670ded10c924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee62672f35fa9c468501bb2654bab253"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaee62672f35fa9c468501bb2654bab253">DL_GPIO_PIN_5_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO5_RISE_FALL)</td></tr>
<tr class="memdesc:gaee62672f35fa9c468501bb2654bab253"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 5, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gaee62672f35fa9c468501bb2654bab253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09ec068c21764d6f2961aa30cb04e67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gae09ec068c21764d6f2961aa30cb04e67">DL_GPIO_PIN_6_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO6_DISABLE)</td></tr>
<tr class="memdesc:gae09ec068c21764d6f2961aa30cb04e67"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 6, disable edge detection. <br /></td></tr>
<tr class="separator:gae09ec068c21764d6f2961aa30cb04e67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3762a6478828f13e0891b19902855788"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga3762a6478828f13e0891b19902855788">DL_GPIO_PIN_6_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO6_RISE)</td></tr>
<tr class="memdesc:ga3762a6478828f13e0891b19902855788"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 6, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga3762a6478828f13e0891b19902855788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea7f521d65e60a5cf2861e619fcfea24"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaea7f521d65e60a5cf2861e619fcfea24">DL_GPIO_PIN_6_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO6_FALL)</td></tr>
<tr class="memdesc:gaea7f521d65e60a5cf2861e619fcfea24"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 6, enable detection on falling edge. <br /></td></tr>
<tr class="separator:gaea7f521d65e60a5cf2861e619fcfea24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac17d7d93617f268070490cf225e58bee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gac17d7d93617f268070490cf225e58bee">DL_GPIO_PIN_6_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO6_RISE_FALL)</td></tr>
<tr class="memdesc:gac17d7d93617f268070490cf225e58bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 6, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gac17d7d93617f268070490cf225e58bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad62737a9b4a9706f73983b8a26e8cbb0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gad62737a9b4a9706f73983b8a26e8cbb0">DL_GPIO_PIN_7_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO7_DISABLE)</td></tr>
<tr class="memdesc:gad62737a9b4a9706f73983b8a26e8cbb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 7, disable edge detection. <br /></td></tr>
<tr class="separator:gad62737a9b4a9706f73983b8a26e8cbb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b849c4f4b36aae4e01289d7b19364a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga52b849c4f4b36aae4e01289d7b19364a">DL_GPIO_PIN_7_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO7_RISE)</td></tr>
<tr class="memdesc:ga52b849c4f4b36aae4e01289d7b19364a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 7, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga52b849c4f4b36aae4e01289d7b19364a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad204f1cd46c921ca23758d6a89397fbf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gad204f1cd46c921ca23758d6a89397fbf">DL_GPIO_PIN_7_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO7_FALL)</td></tr>
<tr class="memdesc:gad204f1cd46c921ca23758d6a89397fbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 7, enable detection on falling edge. <br /></td></tr>
<tr class="separator:gad204f1cd46c921ca23758d6a89397fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga966f1452898f6a6df117cb621f717e2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga966f1452898f6a6df117cb621f717e2b">DL_GPIO_PIN_7_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO7_RISE_FALL)</td></tr>
<tr class="memdesc:ga966f1452898f6a6df117cb621f717e2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 7, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga966f1452898f6a6df117cb621f717e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f88369caf9b97ae5e2e319c00ff974d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga4f88369caf9b97ae5e2e319c00ff974d">DL_GPIO_PIN_8_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO8_DISABLE)</td></tr>
<tr class="memdesc:ga4f88369caf9b97ae5e2e319c00ff974d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 8, disable edge detection. <br /></td></tr>
<tr class="separator:ga4f88369caf9b97ae5e2e319c00ff974d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d2e9e585a76389578aa6368f080553"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaa0d2e9e585a76389578aa6368f080553">DL_GPIO_PIN_8_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO8_RISE)</td></tr>
<tr class="memdesc:gaa0d2e9e585a76389578aa6368f080553"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 8, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gaa0d2e9e585a76389578aa6368f080553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd2386ceaa6c415b558fbe882eaa3423"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gadd2386ceaa6c415b558fbe882eaa3423">DL_GPIO_PIN_8_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO8_FALL)</td></tr>
<tr class="memdesc:gadd2386ceaa6c415b558fbe882eaa3423"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 8, enable detection on falling edge. <br /></td></tr>
<tr class="separator:gadd2386ceaa6c415b558fbe882eaa3423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga633fe6a941319e98a2339f2f4b490328"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga633fe6a941319e98a2339f2f4b490328">DL_GPIO_PIN_8_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO8_RISE_FALL)</td></tr>
<tr class="memdesc:ga633fe6a941319e98a2339f2f4b490328"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 8, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga633fe6a941319e98a2339f2f4b490328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc902574a31764c8b207c44dccab1c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gadfc902574a31764c8b207c44dccab1c4">DL_GPIO_PIN_9_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO9_DISABLE)</td></tr>
<tr class="memdesc:gadfc902574a31764c8b207c44dccab1c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 9, disable edge detection. <br /></td></tr>
<tr class="separator:gadfc902574a31764c8b207c44dccab1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3536dc4905b096447fa76e4bb67753ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga3536dc4905b096447fa76e4bb67753ae">DL_GPIO_PIN_9_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO9_RISE)</td></tr>
<tr class="memdesc:ga3536dc4905b096447fa76e4bb67753ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 9, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga3536dc4905b096447fa76e4bb67753ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga444264926b1ecc2d26b177a083f51eb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga444264926b1ecc2d26b177a083f51eb4">DL_GPIO_PIN_9_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO9_FALL)</td></tr>
<tr class="memdesc:ga444264926b1ecc2d26b177a083f51eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 9, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga444264926b1ecc2d26b177a083f51eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f49d6cd0d3d538f4ecb5c4851b9457"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga23f49d6cd0d3d538f4ecb5c4851b9457">DL_GPIO_PIN_9_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO9_RISE_FALL)</td></tr>
<tr class="memdesc:ga23f49d6cd0d3d538f4ecb5c4851b9457"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 9, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga23f49d6cd0d3d538f4ecb5c4851b9457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c6d389df36e3077b546f5b66bf07525"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga1c6d389df36e3077b546f5b66bf07525">DL_GPIO_PIN_10_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO10_DISABLE)</td></tr>
<tr class="memdesc:ga1c6d389df36e3077b546f5b66bf07525"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 10, disable edge detection. <br /></td></tr>
<tr class="separator:ga1c6d389df36e3077b546f5b66bf07525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1590d90cb722222dcb358619d9ff0245"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga1590d90cb722222dcb358619d9ff0245">DL_GPIO_PIN_10_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO10_RISE)</td></tr>
<tr class="memdesc:ga1590d90cb722222dcb358619d9ff0245"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 10, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga1590d90cb722222dcb358619d9ff0245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb315bc054763740d6fc2931dbd11f60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gadb315bc054763740d6fc2931dbd11f60">DL_GPIO_PIN_10_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO10_FALL)</td></tr>
<tr class="memdesc:gadb315bc054763740d6fc2931dbd11f60"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 10, enable detection on falling edge. <br /></td></tr>
<tr class="separator:gadb315bc054763740d6fc2931dbd11f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c5bb18a08140c2f2b7284bf40fa62c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga30c5bb18a08140c2f2b7284bf40fa62c">DL_GPIO_PIN_10_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO10_RISE_FALL)</td></tr>
<tr class="memdesc:ga30c5bb18a08140c2f2b7284bf40fa62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 10, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga30c5bb18a08140c2f2b7284bf40fa62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a20d9d75fac40aba993636aab8a798"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gac3a20d9d75fac40aba993636aab8a798">DL_GPIO_PIN_11_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO11_DISABLE)</td></tr>
<tr class="memdesc:gac3a20d9d75fac40aba993636aab8a798"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 11, disable edge detection. <br /></td></tr>
<tr class="separator:gac3a20d9d75fac40aba993636aab8a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8c8862e81aa59159a98d51990b24b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaec8c8862e81aa59159a98d51990b24b1">DL_GPIO_PIN_11_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO11_RISE)</td></tr>
<tr class="memdesc:gaec8c8862e81aa59159a98d51990b24b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 11, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gaec8c8862e81aa59159a98d51990b24b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540fb2face7f81cb538edb1781f3a922"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga540fb2face7f81cb538edb1781f3a922">DL_GPIO_PIN_11_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO11_FALL)</td></tr>
<tr class="memdesc:ga540fb2face7f81cb538edb1781f3a922"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 11, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga540fb2face7f81cb538edb1781f3a922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37331ff94f2192a687061cd3905932c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gae37331ff94f2192a687061cd3905932c">DL_GPIO_PIN_11_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO11_RISE_FALL)</td></tr>
<tr class="memdesc:gae37331ff94f2192a687061cd3905932c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 11, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gae37331ff94f2192a687061cd3905932c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f951be9c4fd495720c4cec59d26bd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga90f951be9c4fd495720c4cec59d26bd7">DL_GPIO_PIN_12_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO12_DISABLE)</td></tr>
<tr class="memdesc:ga90f951be9c4fd495720c4cec59d26bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 12, disable edge detection. <br /></td></tr>
<tr class="separator:ga90f951be9c4fd495720c4cec59d26bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebd065d3656a2d9f5aa21fc1cece9b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga3ebd065d3656a2d9f5aa21fc1cece9b3">DL_GPIO_PIN_12_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO12_RISE)</td></tr>
<tr class="memdesc:ga3ebd065d3656a2d9f5aa21fc1cece9b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 12, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga3ebd065d3656a2d9f5aa21fc1cece9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e56b73f753367f8d8bc13dea43e5051"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga9e56b73f753367f8d8bc13dea43e5051">DL_GPIO_PIN_12_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO12_FALL)</td></tr>
<tr class="memdesc:ga9e56b73f753367f8d8bc13dea43e5051"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 12, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga9e56b73f753367f8d8bc13dea43e5051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be286e4947d330a7d30c3b16eaa8a01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga5be286e4947d330a7d30c3b16eaa8a01">DL_GPIO_PIN_12_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO12_RISE_FALL)</td></tr>
<tr class="memdesc:ga5be286e4947d330a7d30c3b16eaa8a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 12, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga5be286e4947d330a7d30c3b16eaa8a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01db77bb2a7c2a27a9b8e91d2494476"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaf01db77bb2a7c2a27a9b8e91d2494476">DL_GPIO_PIN_13_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO13_DISABLE)</td></tr>
<tr class="memdesc:gaf01db77bb2a7c2a27a9b8e91d2494476"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 13, disable edge detection. <br /></td></tr>
<tr class="separator:gaf01db77bb2a7c2a27a9b8e91d2494476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c7e8b4a47d7659ff184ba84bfd3651"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaa8c7e8b4a47d7659ff184ba84bfd3651">DL_GPIO_PIN_13_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO13_RISE)</td></tr>
<tr class="memdesc:gaa8c7e8b4a47d7659ff184ba84bfd3651"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 13, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gaa8c7e8b4a47d7659ff184ba84bfd3651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa851b43ac89bbbae9c839374b2307cd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaa851b43ac89bbbae9c839374b2307cd7">DL_GPIO_PIN_13_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO13_FALL)</td></tr>
<tr class="memdesc:gaa851b43ac89bbbae9c839374b2307cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 13, enable detection on falling edge. <br /></td></tr>
<tr class="separator:gaa851b43ac89bbbae9c839374b2307cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7a05dc298a53b69d9b1a326b1b97f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga0f7a05dc298a53b69d9b1a326b1b97f2">DL_GPIO_PIN_13_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO13_RISE_FALL)</td></tr>
<tr class="memdesc:ga0f7a05dc298a53b69d9b1a326b1b97f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 13, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga0f7a05dc298a53b69d9b1a326b1b97f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854acf569d762245a7188dc48f81b575"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga854acf569d762245a7188dc48f81b575">DL_GPIO_PIN_14_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO14_DISABLE)</td></tr>
<tr class="memdesc:ga854acf569d762245a7188dc48f81b575"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 14, disable edge detection. <br /></td></tr>
<tr class="separator:ga854acf569d762245a7188dc48f81b575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4226fece9540fb641e0bc259a65206c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gac4226fece9540fb641e0bc259a65206c">DL_GPIO_PIN_14_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO14_RISE)</td></tr>
<tr class="memdesc:gac4226fece9540fb641e0bc259a65206c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 14, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gac4226fece9540fb641e0bc259a65206c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647c6e7c506f9d3123b02e734f6d8cab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga647c6e7c506f9d3123b02e734f6d8cab">DL_GPIO_PIN_14_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO14_FALL)</td></tr>
<tr class="memdesc:ga647c6e7c506f9d3123b02e734f6d8cab"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 14, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga647c6e7c506f9d3123b02e734f6d8cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d75bb812d0bad654e608220627d1fc6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga0d75bb812d0bad654e608220627d1fc6">DL_GPIO_PIN_14_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO14_RISE_FALL)</td></tr>
<tr class="memdesc:ga0d75bb812d0bad654e608220627d1fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 14, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga0d75bb812d0bad654e608220627d1fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316cb74ae1067a42deca02c565222d5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga316cb74ae1067a42deca02c565222d5d">DL_GPIO_PIN_15_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO15_DISABLE)</td></tr>
<tr class="memdesc:ga316cb74ae1067a42deca02c565222d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 15, disable edge detection. <br /></td></tr>
<tr class="separator:ga316cb74ae1067a42deca02c565222d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82918c34288879156271db9488a7ff82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga82918c34288879156271db9488a7ff82">DL_GPIO_PIN_15_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO15_RISE)</td></tr>
<tr class="memdesc:ga82918c34288879156271db9488a7ff82"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 15, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga82918c34288879156271db9488a7ff82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10fd0fe646ab268e93dd628a54b23d88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga10fd0fe646ab268e93dd628a54b23d88">DL_GPIO_PIN_15_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO15_FALL)</td></tr>
<tr class="memdesc:ga10fd0fe646ab268e93dd628a54b23d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 15, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga10fd0fe646ab268e93dd628a54b23d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8015caaad2f676e5aa23ea88620fb2f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga8015caaad2f676e5aa23ea88620fb2f0">DL_GPIO_PIN_15_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY15_0_DIO15_RISE_FALL)</td></tr>
<tr class="memdesc:ga8015caaad2f676e5aa23ea88620fb2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 15, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga8015caaad2f676e5aa23ea88620fb2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134d9af027223c7aeff82676adaaf1d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga134d9af027223c7aeff82676adaaf1d1">DL_GPIO_PIN_16_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO16_DISABLE)</td></tr>
<tr class="memdesc:ga134d9af027223c7aeff82676adaaf1d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 16, disable edge detection. <br /></td></tr>
<tr class="separator:ga134d9af027223c7aeff82676adaaf1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820e50d2c0a39c4cd6d729acd4194bb7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga820e50d2c0a39c4cd6d729acd4194bb7">DL_GPIO_PIN_16_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO16_RISE)</td></tr>
<tr class="memdesc:ga820e50d2c0a39c4cd6d729acd4194bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 16, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga820e50d2c0a39c4cd6d729acd4194bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae79e05de207e430323eb7e728dc5d5f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gae79e05de207e430323eb7e728dc5d5f1">DL_GPIO_PIN_16_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO16_FALL)</td></tr>
<tr class="memdesc:gae79e05de207e430323eb7e728dc5d5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 16, enable detection on falling edge. <br /></td></tr>
<tr class="separator:gae79e05de207e430323eb7e728dc5d5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6574709f25a3c4ec551ad993e0a1e7f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga6574709f25a3c4ec551ad993e0a1e7f4">DL_GPIO_PIN_16_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO16_RISE_FALL)</td></tr>
<tr class="memdesc:ga6574709f25a3c4ec551ad993e0a1e7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 16, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga6574709f25a3c4ec551ad993e0a1e7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722ef0e3bafebfeada87bf6cacbf8047"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga722ef0e3bafebfeada87bf6cacbf8047">DL_GPIO_PIN_17_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO17_DISABLE)</td></tr>
<tr class="memdesc:ga722ef0e3bafebfeada87bf6cacbf8047"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 17, disable edge detection. <br /></td></tr>
<tr class="separator:ga722ef0e3bafebfeada87bf6cacbf8047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c6003ad962b5cda1936b8590378432"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga30c6003ad962b5cda1936b8590378432">DL_GPIO_PIN_17_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO17_RISE)</td></tr>
<tr class="memdesc:ga30c6003ad962b5cda1936b8590378432"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 17, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga30c6003ad962b5cda1936b8590378432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4036de6927a8931535acdc025e9134d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga4036de6927a8931535acdc025e9134d2">DL_GPIO_PIN_17_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO17_FALL)</td></tr>
<tr class="memdesc:ga4036de6927a8931535acdc025e9134d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 17, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga4036de6927a8931535acdc025e9134d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ab7427e966630172f46bdc33c36826"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gad9ab7427e966630172f46bdc33c36826">DL_GPIO_PIN_17_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO17_RISE_FALL)</td></tr>
<tr class="memdesc:gad9ab7427e966630172f46bdc33c36826"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 17, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gad9ab7427e966630172f46bdc33c36826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce4e308fce90c91e6dea3408fdad10"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gafdce4e308fce90c91e6dea3408fdad10">DL_GPIO_PIN_18_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO18_DISABLE)</td></tr>
<tr class="memdesc:gafdce4e308fce90c91e6dea3408fdad10"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 18, disable edge detection. <br /></td></tr>
<tr class="separator:gafdce4e308fce90c91e6dea3408fdad10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8795eb327166217c5294a2293e80f553"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga8795eb327166217c5294a2293e80f553">DL_GPIO_PIN_18_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO18_RISE)</td></tr>
<tr class="memdesc:ga8795eb327166217c5294a2293e80f553"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 18, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga8795eb327166217c5294a2293e80f553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7242d91dd5949bd8cea4dda55e03f58c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga7242d91dd5949bd8cea4dda55e03f58c">DL_GPIO_PIN_18_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO18_FALL)</td></tr>
<tr class="memdesc:ga7242d91dd5949bd8cea4dda55e03f58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 18, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga7242d91dd5949bd8cea4dda55e03f58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62b051a61e07aed2ef768035c923a5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaf62b051a61e07aed2ef768035c923a5d">DL_GPIO_PIN_18_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO18_RISE_FALL)</td></tr>
<tr class="memdesc:gaf62b051a61e07aed2ef768035c923a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 18, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gaf62b051a61e07aed2ef768035c923a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34feed332d37174a079f81cd2666f0d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga34feed332d37174a079f81cd2666f0d5">DL_GPIO_PIN_19_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO19_DISABLE)</td></tr>
<tr class="memdesc:ga34feed332d37174a079f81cd2666f0d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 19, disable edge detection. <br /></td></tr>
<tr class="separator:ga34feed332d37174a079f81cd2666f0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95562e12685b945ce545e2a36c39d551"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga95562e12685b945ce545e2a36c39d551">DL_GPIO_PIN_19_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO19_RISE)</td></tr>
<tr class="memdesc:ga95562e12685b945ce545e2a36c39d551"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 19, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga95562e12685b945ce545e2a36c39d551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1582f18d2778b7c86d0f66f62d22ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga4b1582f18d2778b7c86d0f66f62d22ae">DL_GPIO_PIN_19_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO19_FALL)</td></tr>
<tr class="memdesc:ga4b1582f18d2778b7c86d0f66f62d22ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 19, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga4b1582f18d2778b7c86d0f66f62d22ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0aff2b43bdc3444b4e256c42abfb61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gafd0aff2b43bdc3444b4e256c42abfb61">DL_GPIO_PIN_19_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO19_RISE_FALL)</td></tr>
<tr class="memdesc:gafd0aff2b43bdc3444b4e256c42abfb61"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 19, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gafd0aff2b43bdc3444b4e256c42abfb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c4318e929494a6e5e3d694539c2fbd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga15c4318e929494a6e5e3d694539c2fbd">DL_GPIO_PIN_20_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO20_DISABLE)</td></tr>
<tr class="memdesc:ga15c4318e929494a6e5e3d694539c2fbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 20, disable edge detection. <br /></td></tr>
<tr class="separator:ga15c4318e929494a6e5e3d694539c2fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53cd15cbec94f3cc206b6870312741c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga53cd15cbec94f3cc206b6870312741c6">DL_GPIO_PIN_20_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO20_RISE)</td></tr>
<tr class="memdesc:ga53cd15cbec94f3cc206b6870312741c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 20, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga53cd15cbec94f3cc206b6870312741c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757a534108b4d883393021121e75e70f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga757a534108b4d883393021121e75e70f">DL_GPIO_PIN_20_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO20_FALL)</td></tr>
<tr class="memdesc:ga757a534108b4d883393021121e75e70f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 20, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga757a534108b4d883393021121e75e70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bf3de3003f118e724b55e77b1db2ad7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga4bf3de3003f118e724b55e77b1db2ad7">DL_GPIO_PIN_20_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO20_RISE_FALL)</td></tr>
<tr class="memdesc:ga4bf3de3003f118e724b55e77b1db2ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 20, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga4bf3de3003f118e724b55e77b1db2ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a396465d41efd4ba52d9ad98996d8ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga1a396465d41efd4ba52d9ad98996d8ad">DL_GPIO_PIN_21_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO21_DISABLE)</td></tr>
<tr class="memdesc:ga1a396465d41efd4ba52d9ad98996d8ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 21, disable edge detection. <br /></td></tr>
<tr class="separator:ga1a396465d41efd4ba52d9ad98996d8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8a991d396b2738cc4df4fa02f0b288"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga6f8a991d396b2738cc4df4fa02f0b288">DL_GPIO_PIN_21_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO21_RISE)</td></tr>
<tr class="memdesc:ga6f8a991d396b2738cc4df4fa02f0b288"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 21, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga6f8a991d396b2738cc4df4fa02f0b288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf7d86895490398189398251ac599e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga6bf7d86895490398189398251ac599e3">DL_GPIO_PIN_21_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO21_FALL)</td></tr>
<tr class="memdesc:ga6bf7d86895490398189398251ac599e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 21, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga6bf7d86895490398189398251ac599e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0030336db5d6dffa59e256e11feda002"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga0030336db5d6dffa59e256e11feda002">DL_GPIO_PIN_21_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO21_RISE_FALL)</td></tr>
<tr class="memdesc:ga0030336db5d6dffa59e256e11feda002"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 21, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga0030336db5d6dffa59e256e11feda002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e189e1113196c769549e6b2cc2181eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga1e189e1113196c769549e6b2cc2181eb">DL_GPIO_PIN_22_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO22_DISABLE)</td></tr>
<tr class="memdesc:ga1e189e1113196c769549e6b2cc2181eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 22, disable edge detection. <br /></td></tr>
<tr class="separator:ga1e189e1113196c769549e6b2cc2181eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf72ff395411e0426c399eb6f13dd2e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gadf72ff395411e0426c399eb6f13dd2e1">DL_GPIO_PIN_22_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO22_RISE)</td></tr>
<tr class="memdesc:gadf72ff395411e0426c399eb6f13dd2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 22, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gadf72ff395411e0426c399eb6f13dd2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5aa71f8a46de41a5e359a0dd9426e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga6a5aa71f8a46de41a5e359a0dd9426e4">DL_GPIO_PIN_22_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO22_FALL)</td></tr>
<tr class="memdesc:ga6a5aa71f8a46de41a5e359a0dd9426e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 22, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga6a5aa71f8a46de41a5e359a0dd9426e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6dc425dc1f052f6ff541dfee685e01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gafd6dc425dc1f052f6ff541dfee685e01">DL_GPIO_PIN_22_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO22_RISE_FALL)</td></tr>
<tr class="memdesc:gafd6dc425dc1f052f6ff541dfee685e01"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 22, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gafd6dc425dc1f052f6ff541dfee685e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ba53a502e8e93aeee0ec1bc6c3d8e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga33ba53a502e8e93aeee0ec1bc6c3d8e4">DL_GPIO_PIN_23_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO23_DISABLE)</td></tr>
<tr class="memdesc:ga33ba53a502e8e93aeee0ec1bc6c3d8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 23, disable edge detection. <br /></td></tr>
<tr class="separator:ga33ba53a502e8e93aeee0ec1bc6c3d8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fdeebd8f3ec4f13564ac72f3ab0bbf2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga4fdeebd8f3ec4f13564ac72f3ab0bbf2">DL_GPIO_PIN_23_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO23_RISE)</td></tr>
<tr class="memdesc:ga4fdeebd8f3ec4f13564ac72f3ab0bbf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 23, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga4fdeebd8f3ec4f13564ac72f3ab0bbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84839f78e5f17988a2ed7c2cd9ce9ede"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga84839f78e5f17988a2ed7c2cd9ce9ede">DL_GPIO_PIN_23_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO23_FALL)</td></tr>
<tr class="memdesc:ga84839f78e5f17988a2ed7c2cd9ce9ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 23, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga84839f78e5f17988a2ed7c2cd9ce9ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga399a3a1b17ae62d87052fffcc33021c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga399a3a1b17ae62d87052fffcc33021c6">DL_GPIO_PIN_23_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO23_RISE_FALL)</td></tr>
<tr class="memdesc:ga399a3a1b17ae62d87052fffcc33021c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 23, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga399a3a1b17ae62d87052fffcc33021c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc43076104d24ee2c69edc22a07b267"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gadfc43076104d24ee2c69edc22a07b267">DL_GPIO_PIN_24_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO24_DISABLE)</td></tr>
<tr class="memdesc:gadfc43076104d24ee2c69edc22a07b267"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 24, disable edge detection. <br /></td></tr>
<tr class="separator:gadfc43076104d24ee2c69edc22a07b267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7cbd0d2b0a88d6b6c8e5ae1c09a85a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gafc7cbd0d2b0a88d6b6c8e5ae1c09a85a">DL_GPIO_PIN_24_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO24_RISE)</td></tr>
<tr class="memdesc:gafc7cbd0d2b0a88d6b6c8e5ae1c09a85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 24, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gafc7cbd0d2b0a88d6b6c8e5ae1c09a85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d2b50a5fa9810ed0ba67979bb980b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga05d2b50a5fa9810ed0ba67979bb980b0">DL_GPIO_PIN_24_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO24_FALL)</td></tr>
<tr class="memdesc:ga05d2b50a5fa9810ed0ba67979bb980b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 24, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga05d2b50a5fa9810ed0ba67979bb980b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8acaf245d89830dc6ceb8d8d76d50fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gae8acaf245d89830dc6ceb8d8d76d50fb">DL_GPIO_PIN_24_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO24_RISE_FALL)</td></tr>
<tr class="memdesc:gae8acaf245d89830dc6ceb8d8d76d50fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 24, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gae8acaf245d89830dc6ceb8d8d76d50fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b95a99ea7bd42fb4e412323a294e68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga54b95a99ea7bd42fb4e412323a294e68">DL_GPIO_PIN_25_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO25_DISABLE)</td></tr>
<tr class="memdesc:ga54b95a99ea7bd42fb4e412323a294e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 25, disable edge detection. <br /></td></tr>
<tr class="separator:ga54b95a99ea7bd42fb4e412323a294e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d85f5672b3bdd31360f72dbbd3c8fab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga2d85f5672b3bdd31360f72dbbd3c8fab">DL_GPIO_PIN_25_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO25_RISE)</td></tr>
<tr class="memdesc:ga2d85f5672b3bdd31360f72dbbd3c8fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 25, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga2d85f5672b3bdd31360f72dbbd3c8fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8fc1905550d7b13aebcd11a223bb43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga1b8fc1905550d7b13aebcd11a223bb43">DL_GPIO_PIN_25_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO25_FALL)</td></tr>
<tr class="memdesc:ga1b8fc1905550d7b13aebcd11a223bb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 25, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga1b8fc1905550d7b13aebcd11a223bb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3a34279fc5aebd7c05b628c37e421d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga4a3a34279fc5aebd7c05b628c37e421d">DL_GPIO_PIN_25_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO25_RISE_FALL)</td></tr>
<tr class="memdesc:ga4a3a34279fc5aebd7c05b628c37e421d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 25, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga4a3a34279fc5aebd7c05b628c37e421d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd44152aef6e0ed6e4253336cfae4aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga8cd44152aef6e0ed6e4253336cfae4aa">DL_GPIO_PIN_26_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO26_DISABLE)</td></tr>
<tr class="memdesc:ga8cd44152aef6e0ed6e4253336cfae4aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 26, disable edge detection. <br /></td></tr>
<tr class="separator:ga8cd44152aef6e0ed6e4253336cfae4aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19573d7d3f46ed423104d4dc296d7ae6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga19573d7d3f46ed423104d4dc296d7ae6">DL_GPIO_PIN_26_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO26_RISE)</td></tr>
<tr class="memdesc:ga19573d7d3f46ed423104d4dc296d7ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 26, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga19573d7d3f46ed423104d4dc296d7ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327a662b0bfe6797d85af12aec50395a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga327a662b0bfe6797d85af12aec50395a">DL_GPIO_PIN_26_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO26_FALL)</td></tr>
<tr class="memdesc:ga327a662b0bfe6797d85af12aec50395a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 26, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga327a662b0bfe6797d85af12aec50395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c0833d273798b769a13730ad94a0b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gac0c0833d273798b769a13730ad94a0b4">DL_GPIO_PIN_26_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO26_RISE_FALL)</td></tr>
<tr class="memdesc:gac0c0833d273798b769a13730ad94a0b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 26, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gac0c0833d273798b769a13730ad94a0b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26072112cb36634ef4141a2ab79ab8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gab26072112cb36634ef4141a2ab79ab8e">DL_GPIO_PIN_27_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO27_DISABLE)</td></tr>
<tr class="memdesc:gab26072112cb36634ef4141a2ab79ab8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 27, disable edge detection. <br /></td></tr>
<tr class="separator:gab26072112cb36634ef4141a2ab79ab8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcce404ac5f586afbec77aeeb88d0f7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gadcce404ac5f586afbec77aeeb88d0f7d">DL_GPIO_PIN_27_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO27_RISE)</td></tr>
<tr class="memdesc:gadcce404ac5f586afbec77aeeb88d0f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 27, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gadcce404ac5f586afbec77aeeb88d0f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e1f32b3aebd690884c6298710b401c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gaf7e1f32b3aebd690884c6298710b401c">DL_GPIO_PIN_27_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO27_FALL)</td></tr>
<tr class="memdesc:gaf7e1f32b3aebd690884c6298710b401c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 27, enable detection on falling edge. <br /></td></tr>
<tr class="separator:gaf7e1f32b3aebd690884c6298710b401c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad059ac5c3e02dba6c0aaa8106a9ad4ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gad059ac5c3e02dba6c0aaa8106a9ad4ab">DL_GPIO_PIN_27_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO27_RISE_FALL)</td></tr>
<tr class="memdesc:gad059ac5c3e02dba6c0aaa8106a9ad4ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 27, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gad059ac5c3e02dba6c0aaa8106a9ad4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5409655f5af2d3f17aa6864c1885289e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga5409655f5af2d3f17aa6864c1885289e">DL_GPIO_PIN_28_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO28_DISABLE)</td></tr>
<tr class="memdesc:ga5409655f5af2d3f17aa6864c1885289e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 28, disable edge detection. <br /></td></tr>
<tr class="separator:ga5409655f5af2d3f17aa6864c1885289e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa271a626b8bdeb6abda23ae6f214d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga2aa271a626b8bdeb6abda23ae6f214d7">DL_GPIO_PIN_28_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO28_RISE)</td></tr>
<tr class="memdesc:ga2aa271a626b8bdeb6abda23ae6f214d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 28, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga2aa271a626b8bdeb6abda23ae6f214d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12534165795b4de51616c775c0137a42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga12534165795b4de51616c775c0137a42">DL_GPIO_PIN_28_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO28_FALL)</td></tr>
<tr class="memdesc:ga12534165795b4de51616c775c0137a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 28, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga12534165795b4de51616c775c0137a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18c8543d9a4e176c8635ac79a60dce11"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga18c8543d9a4e176c8635ac79a60dce11">DL_GPIO_PIN_28_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO28_RISE_FALL)</td></tr>
<tr class="memdesc:ga18c8543d9a4e176c8635ac79a60dce11"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 28, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga18c8543d9a4e176c8635ac79a60dce11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8775fe21e4bd57618dc1e036d8ef4238"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga8775fe21e4bd57618dc1e036d8ef4238">DL_GPIO_PIN_29_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO29_DISABLE)</td></tr>
<tr class="memdesc:ga8775fe21e4bd57618dc1e036d8ef4238"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 29, disable edge detection. <br /></td></tr>
<tr class="separator:ga8775fe21e4bd57618dc1e036d8ef4238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfce7459f1fd327c365749457b5922a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga7dfce7459f1fd327c365749457b5922a">DL_GPIO_PIN_29_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO29_RISE)</td></tr>
<tr class="memdesc:ga7dfce7459f1fd327c365749457b5922a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 29, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga7dfce7459f1fd327c365749457b5922a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3997e18bbb2a5a94f06bb442780f88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gabd3997e18bbb2a5a94f06bb442780f88">DL_GPIO_PIN_29_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO29_FALL)</td></tr>
<tr class="memdesc:gabd3997e18bbb2a5a94f06bb442780f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 29, enable detection on falling edge. <br /></td></tr>
<tr class="separator:gabd3997e18bbb2a5a94f06bb442780f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de64bbbf2c8a2682c83c0d7f15f0275"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga7de64bbbf2c8a2682c83c0d7f15f0275">DL_GPIO_PIN_29_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO29_RISE_FALL)</td></tr>
<tr class="memdesc:ga7de64bbbf2c8a2682c83c0d7f15f0275"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 29, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga7de64bbbf2c8a2682c83c0d7f15f0275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8def4a02d2b6a0c710db2f01227a69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga4f8def4a02d2b6a0c710db2f01227a69">DL_GPIO_PIN_30_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO30_DISABLE)</td></tr>
<tr class="memdesc:ga4f8def4a02d2b6a0c710db2f01227a69"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 30, disable edge detection. <br /></td></tr>
<tr class="separator:ga4f8def4a02d2b6a0c710db2f01227a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5ac21bf9a01bd2f4352192f23b7906"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga9d5ac21bf9a01bd2f4352192f23b7906">DL_GPIO_PIN_30_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO30_RISE)</td></tr>
<tr class="memdesc:ga9d5ac21bf9a01bd2f4352192f23b7906"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 30, enable detection on rising edge. <br /></td></tr>
<tr class="separator:ga9d5ac21bf9a01bd2f4352192f23b7906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ff09259a1b3e06779365a37f2af7ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga88ff09259a1b3e06779365a37f2af7ad">DL_GPIO_PIN_30_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO30_FALL)</td></tr>
<tr class="memdesc:ga88ff09259a1b3e06779365a37f2af7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 30, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga88ff09259a1b3e06779365a37f2af7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadff12b6fdbf6da21d9e34a8c92d6a13c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gadff12b6fdbf6da21d9e34a8c92d6a13c">DL_GPIO_PIN_30_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO30_RISE_FALL)</td></tr>
<tr class="memdesc:gadff12b6fdbf6da21d9e34a8c92d6a13c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 30, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:gadff12b6fdbf6da21d9e34a8c92d6a13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72cdfd2b9fd64fbdb447293fc50eea88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga72cdfd2b9fd64fbdb447293fc50eea88">DL_GPIO_PIN_31_EDGE_DISABLE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO31_DISABLE)</td></tr>
<tr class="memdesc:ga72cdfd2b9fd64fbdb447293fc50eea88"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 31, disable edge detection. <br /></td></tr>
<tr class="separator:ga72cdfd2b9fd64fbdb447293fc50eea88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f0d3a096cdcc7315a23f7996ac2a76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#gab9f0d3a096cdcc7315a23f7996ac2a76">DL_GPIO_PIN_31_EDGE_RISE</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO31_RISE)</td></tr>
<tr class="memdesc:gab9f0d3a096cdcc7315a23f7996ac2a76"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 31, enable detection on rising edge. <br /></td></tr>
<tr class="separator:gab9f0d3a096cdcc7315a23f7996ac2a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c9ecacd56f72534eae7cfd4a2da24c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga1c9ecacd56f72534eae7cfd4a2da24c5">DL_GPIO_PIN_31_EDGE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO31_FALL)</td></tr>
<tr class="memdesc:ga1c9ecacd56f72534eae7cfd4a2da24c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 31, enable detection on falling edge. <br /></td></tr>
<tr class="separator:ga1c9ecacd56f72534eae7cfd4a2da24c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080d0f9ab3c66f6623887f64934c1185"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___e_d_g_e___p_o_l_a_r_i_t_y.html#ga080d0f9ab3c66f6623887f64934c1185">DL_GPIO_PIN_31_EDGE_RISE_FALL</a>&#160;&#160;&#160;(GPIO_POLARITY31_16_DIO31_RISE_FALL)</td></tr>
<tr class="memdesc:ga080d0f9ab3c66f6623887f64934c1185"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 31, enable detection on both rising and falling edge. <br /></td></tr>
<tr class="separator:ga080d0f9ab3c66f6623887f64934c1185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60855171de3ce21ba0382f4cb68c9079"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga60855171de3ce21ba0382f4cb68c9079">DL_GPIO_PIN_0_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN0_DISABLE)</td></tr>
<tr class="memdesc:ga60855171de3ce21ba0382f4cb68c9079"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 0, disable input filter. <br /></td></tr>
<tr class="separator:ga60855171de3ce21ba0382f4cb68c9079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513e0fd33089d9b4321659da2300e3cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga513e0fd33089d9b4321659da2300e3cf">DL_GPIO_PIN_0_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN0_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga513e0fd33089d9b4321659da2300e3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 0, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga513e0fd33089d9b4321659da2300e3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa052077739ebfe246ad4fcae993165"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga2aa052077739ebfe246ad4fcae993165">DL_GPIO_PIN_0_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN0_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga2aa052077739ebfe246ad4fcae993165"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 0, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga2aa052077739ebfe246ad4fcae993165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8bfe72c4da71dfe8cebcd8c75ba369f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gae8bfe72c4da71dfe8cebcd8c75ba369f">DL_GPIO_PIN_0_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN0_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gae8bfe72c4da71dfe8cebcd8c75ba369f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 0, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gae8bfe72c4da71dfe8cebcd8c75ba369f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ed4fc0c8168367174dcb385f7ee76b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga27ed4fc0c8168367174dcb385f7ee76b">DL_GPIO_PIN_1_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN1_DISABLE)</td></tr>
<tr class="memdesc:ga27ed4fc0c8168367174dcb385f7ee76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 1, disable input filter. <br /></td></tr>
<tr class="separator:ga27ed4fc0c8168367174dcb385f7ee76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82af1355e6010ccd1e496d5f24b0ca36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga82af1355e6010ccd1e496d5f24b0ca36">DL_GPIO_PIN_1_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN1_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga82af1355e6010ccd1e496d5f24b0ca36"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 1, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga82af1355e6010ccd1e496d5f24b0ca36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53e11509f045b87e7038c81c8f44aa0c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga53e11509f045b87e7038c81c8f44aa0c">DL_GPIO_PIN_1_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN1_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga53e11509f045b87e7038c81c8f44aa0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 1, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga53e11509f045b87e7038c81c8f44aa0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafed8e77c1132300b9242fdf1734077e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gafed8e77c1132300b9242fdf1734077e8">DL_GPIO_PIN_1_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN1_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gafed8e77c1132300b9242fdf1734077e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 1, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gafed8e77c1132300b9242fdf1734077e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6c1bc850a369d2a100120cdbc6ee96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gadf6c1bc850a369d2a100120cdbc6ee96">DL_GPIO_PIN_2_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN2_DISABLE)</td></tr>
<tr class="memdesc:gadf6c1bc850a369d2a100120cdbc6ee96"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 2, disable input filter. <br /></td></tr>
<tr class="separator:gadf6c1bc850a369d2a100120cdbc6ee96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77b8706e8f4587d16ddd29274808409"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gad77b8706e8f4587d16ddd29274808409">DL_GPIO_PIN_2_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN2_ONE_CYCLE)</td></tr>
<tr class="memdesc:gad77b8706e8f4587d16ddd29274808409"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 2, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gad77b8706e8f4587d16ddd29274808409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf803b38bda40c3b6189029b512322014"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaf803b38bda40c3b6189029b512322014">DL_GPIO_PIN_2_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN2_THREE_CYCLE)</td></tr>
<tr class="memdesc:gaf803b38bda40c3b6189029b512322014"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 2, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gaf803b38bda40c3b6189029b512322014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga556ae17647ae21eb156a310ad6539690"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga556ae17647ae21eb156a310ad6539690">DL_GPIO_PIN_2_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN2_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga556ae17647ae21eb156a310ad6539690"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 2, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga556ae17647ae21eb156a310ad6539690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1491d4c13587b417c34339961ea9b9f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gab1491d4c13587b417c34339961ea9b9f">DL_GPIO_PIN_3_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN3_DISABLE)</td></tr>
<tr class="memdesc:gab1491d4c13587b417c34339961ea9b9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 3, disable input filter. <br /></td></tr>
<tr class="separator:gab1491d4c13587b417c34339961ea9b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28bf1d2d07392e93e0e4ac9d572e8663"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga28bf1d2d07392e93e0e4ac9d572e8663">DL_GPIO_PIN_3_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN3_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga28bf1d2d07392e93e0e4ac9d572e8663"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 3, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga28bf1d2d07392e93e0e4ac9d572e8663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56213cc4305c0db48c53fec6a984d8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gad56213cc4305c0db48c53fec6a984d8d">DL_GPIO_PIN_3_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN3_THREE_CYCLE)</td></tr>
<tr class="memdesc:gad56213cc4305c0db48c53fec6a984d8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 3, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gad56213cc4305c0db48c53fec6a984d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6303c6a07fda1f422031a4aab283c6a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga6303c6a07fda1f422031a4aab283c6a6">DL_GPIO_PIN_3_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN3_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga6303c6a07fda1f422031a4aab283c6a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 3, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga6303c6a07fda1f422031a4aab283c6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3d3a7c332939d93988ae0affb79da8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gab3d3a7c332939d93988ae0affb79da8e">DL_GPIO_PIN_4_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN4_DISABLE)</td></tr>
<tr class="memdesc:gab3d3a7c332939d93988ae0affb79da8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 4, disable input filter. <br /></td></tr>
<tr class="separator:gab3d3a7c332939d93988ae0affb79da8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0740656f21b4b10e039a480dc5c961"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gabc0740656f21b4b10e039a480dc5c961">DL_GPIO_PIN_4_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN4_ONE_CYCLE)</td></tr>
<tr class="memdesc:gabc0740656f21b4b10e039a480dc5c961"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 4, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gabc0740656f21b4b10e039a480dc5c961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd872a183bb2ce46fea978f403e8287"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gafcd872a183bb2ce46fea978f403e8287">DL_GPIO_PIN_4_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN4_THREE_CYCLE)</td></tr>
<tr class="memdesc:gafcd872a183bb2ce46fea978f403e8287"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 4, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gafcd872a183bb2ce46fea978f403e8287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c9c1dff457afcfa769126e74ac8aa4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga57c9c1dff457afcfa769126e74ac8aa4">DL_GPIO_PIN_4_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN4_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga57c9c1dff457afcfa769126e74ac8aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 4, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga57c9c1dff457afcfa769126e74ac8aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1c07e4da6beb3f5cec786b5a3366b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gadb1c07e4da6beb3f5cec786b5a3366b0">DL_GPIO_PIN_5_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN5_DISABLE)</td></tr>
<tr class="memdesc:gadb1c07e4da6beb3f5cec786b5a3366b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 5, disable input filter. <br /></td></tr>
<tr class="separator:gadb1c07e4da6beb3f5cec786b5a3366b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449fe94663f2a64f0edad63819aded14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga449fe94663f2a64f0edad63819aded14">DL_GPIO_PIN_5_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN5_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga449fe94663f2a64f0edad63819aded14"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 5, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga449fe94663f2a64f0edad63819aded14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430b9c2b4cabe8630fe02e75b338c139"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga430b9c2b4cabe8630fe02e75b338c139">DL_GPIO_PIN_5_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN5_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga430b9c2b4cabe8630fe02e75b338c139"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 5, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga430b9c2b4cabe8630fe02e75b338c139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250c24ad40821303e80011051bde9b1a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga250c24ad40821303e80011051bde9b1a">DL_GPIO_PIN_5_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN5_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga250c24ad40821303e80011051bde9b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 5, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga250c24ad40821303e80011051bde9b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ce6906f42ccae8ea2f8210becabf10"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga62ce6906f42ccae8ea2f8210becabf10">DL_GPIO_PIN_6_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN6_DISABLE)</td></tr>
<tr class="memdesc:ga62ce6906f42ccae8ea2f8210becabf10"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 6, disable input filter. <br /></td></tr>
<tr class="separator:ga62ce6906f42ccae8ea2f8210becabf10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669bdf7ce93ff75a87f83b4fde12640c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga669bdf7ce93ff75a87f83b4fde12640c">DL_GPIO_PIN_6_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN6_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga669bdf7ce93ff75a87f83b4fde12640c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 6, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga669bdf7ce93ff75a87f83b4fde12640c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0bc1404792a84251b1e70ac0515d2a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gad0bc1404792a84251b1e70ac0515d2a0">DL_GPIO_PIN_6_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN6_THREE_CYCLE)</td></tr>
<tr class="memdesc:gad0bc1404792a84251b1e70ac0515d2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 6, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gad0bc1404792a84251b1e70ac0515d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad530f4c7ab825818d7e54792874c8c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga7ad530f4c7ab825818d7e54792874c8c">DL_GPIO_PIN_6_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN6_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga7ad530f4c7ab825818d7e54792874c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 6, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga7ad530f4c7ab825818d7e54792874c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52435e20cb50b24c33f6ba1dfe40922b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga52435e20cb50b24c33f6ba1dfe40922b">DL_GPIO_PIN_7_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN7_DISABLE)</td></tr>
<tr class="memdesc:ga52435e20cb50b24c33f6ba1dfe40922b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 7, disable input filter. <br /></td></tr>
<tr class="separator:ga52435e20cb50b24c33f6ba1dfe40922b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7144fbbb180c24935670b197db6dfbea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga7144fbbb180c24935670b197db6dfbea">DL_GPIO_PIN_7_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN7_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga7144fbbb180c24935670b197db6dfbea"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 7, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga7144fbbb180c24935670b197db6dfbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeed91d2598b1ec898d257adaafb3a130"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaeed91d2598b1ec898d257adaafb3a130">DL_GPIO_PIN_7_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN7_THREE_CYCLE)</td></tr>
<tr class="memdesc:gaeed91d2598b1ec898d257adaafb3a130"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 7, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gaeed91d2598b1ec898d257adaafb3a130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa853eb85c63dac08e4c43ae0ffa9c27d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaa853eb85c63dac08e4c43ae0ffa9c27d">DL_GPIO_PIN_7_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN7_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gaa853eb85c63dac08e4c43ae0ffa9c27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 7, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gaa853eb85c63dac08e4c43ae0ffa9c27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga012d7f5e6247e8a7c8984dc45cc5db09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga012d7f5e6247e8a7c8984dc45cc5db09">DL_GPIO_PIN_8_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN8_DISABLE)</td></tr>
<tr class="memdesc:ga012d7f5e6247e8a7c8984dc45cc5db09"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 8, disable input filter. <br /></td></tr>
<tr class="separator:ga012d7f5e6247e8a7c8984dc45cc5db09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9c0697d233865fde62b554a6e3c335"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gacf9c0697d233865fde62b554a6e3c335">DL_GPIO_PIN_8_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN8_ONE_CYCLE)</td></tr>
<tr class="memdesc:gacf9c0697d233865fde62b554a6e3c335"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 8, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gacf9c0697d233865fde62b554a6e3c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1012249b75b1e6393d4350a1a70b4b04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga1012249b75b1e6393d4350a1a70b4b04">DL_GPIO_PIN_8_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN8_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga1012249b75b1e6393d4350a1a70b4b04"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 8, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga1012249b75b1e6393d4350a1a70b4b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a5e74221de10c4f93d9d945b91c487"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga08a5e74221de10c4f93d9d945b91c487">DL_GPIO_PIN_8_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN8_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga08a5e74221de10c4f93d9d945b91c487"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 8, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga08a5e74221de10c4f93d9d945b91c487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43cfa1414b497414fb71cfefbae0b73f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga43cfa1414b497414fb71cfefbae0b73f">DL_GPIO_PIN_9_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN9_DISABLE)</td></tr>
<tr class="memdesc:ga43cfa1414b497414fb71cfefbae0b73f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 9, disable input filter. <br /></td></tr>
<tr class="separator:ga43cfa1414b497414fb71cfefbae0b73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef121457b7fafbaf15aa237b7fd0a3b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaef121457b7fafbaf15aa237b7fd0a3b3">DL_GPIO_PIN_9_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN9_ONE_CYCLE)</td></tr>
<tr class="memdesc:gaef121457b7fafbaf15aa237b7fd0a3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 9, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gaef121457b7fafbaf15aa237b7fd0a3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16df97ee41398eaf3e4d01face55dcd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga16df97ee41398eaf3e4d01face55dcd7">DL_GPIO_PIN_9_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN9_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga16df97ee41398eaf3e4d01face55dcd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 9, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga16df97ee41398eaf3e4d01face55dcd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7ea10822497cbaa01ed33e2b364389"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga8f7ea10822497cbaa01ed33e2b364389">DL_GPIO_PIN_9_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN9_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga8f7ea10822497cbaa01ed33e2b364389"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 9, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga8f7ea10822497cbaa01ed33e2b364389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe39fde1b4a081f2aaf086a15e2bd64"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga8fe39fde1b4a081f2aaf086a15e2bd64">DL_GPIO_PIN_10_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN10_DISABLE)</td></tr>
<tr class="memdesc:ga8fe39fde1b4a081f2aaf086a15e2bd64"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 10, disable input filter. <br /></td></tr>
<tr class="separator:ga8fe39fde1b4a081f2aaf086a15e2bd64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae271df4d283a197c10156512c533e698"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gae271df4d283a197c10156512c533e698">DL_GPIO_PIN_10_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN10_ONE_CYCLE)</td></tr>
<tr class="memdesc:gae271df4d283a197c10156512c533e698"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 10, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gae271df4d283a197c10156512c533e698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0890822f0a64d3c9e2db18b15f06bd6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga0890822f0a64d3c9e2db18b15f06bd6d">DL_GPIO_PIN_10_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN10_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga0890822f0a64d3c9e2db18b15f06bd6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 10, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga0890822f0a64d3c9e2db18b15f06bd6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab920d7003cbfb3bc4ad15d9988954efa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gab920d7003cbfb3bc4ad15d9988954efa">DL_GPIO_PIN_10_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN10_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gab920d7003cbfb3bc4ad15d9988954efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 10, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gab920d7003cbfb3bc4ad15d9988954efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4a5814906ae7ab30aca1f4cea66af0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga3c4a5814906ae7ab30aca1f4cea66af0">DL_GPIO_PIN_11_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN11_DISABLE)</td></tr>
<tr class="memdesc:ga3c4a5814906ae7ab30aca1f4cea66af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 11, disable input filter. <br /></td></tr>
<tr class="separator:ga3c4a5814906ae7ab30aca1f4cea66af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5348164571e88d0da5384187036d2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gafb5348164571e88d0da5384187036d2d">DL_GPIO_PIN_11_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN11_ONE_CYCLE)</td></tr>
<tr class="memdesc:gafb5348164571e88d0da5384187036d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 11, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gafb5348164571e88d0da5384187036d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3190083750013ff276f1514793773c65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga3190083750013ff276f1514793773c65">DL_GPIO_PIN_11_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN11_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga3190083750013ff276f1514793773c65"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 11, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga3190083750013ff276f1514793773c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga995668b5870b4659a3e308b3b4014e62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga995668b5870b4659a3e308b3b4014e62">DL_GPIO_PIN_11_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN11_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga995668b5870b4659a3e308b3b4014e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 11, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga995668b5870b4659a3e308b3b4014e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664251e5d449b4e45b80836aaf9ff83e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga664251e5d449b4e45b80836aaf9ff83e">DL_GPIO_PIN_12_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN12_DISABLE)</td></tr>
<tr class="memdesc:ga664251e5d449b4e45b80836aaf9ff83e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 12, disable input filter. <br /></td></tr>
<tr class="separator:ga664251e5d449b4e45b80836aaf9ff83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ffe7b83db877f9896f859d1adbfdcc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga88ffe7b83db877f9896f859d1adbfdcc">DL_GPIO_PIN_12_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN12_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga88ffe7b83db877f9896f859d1adbfdcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 12, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga88ffe7b83db877f9896f859d1adbfdcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e3f596fd280eaff2c8f34661dda922"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gac9e3f596fd280eaff2c8f34661dda922">DL_GPIO_PIN_12_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN12_THREE_CYCLE)</td></tr>
<tr class="memdesc:gac9e3f596fd280eaff2c8f34661dda922"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 12, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gac9e3f596fd280eaff2c8f34661dda922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c8dfc49b38cfc66086e92c296ece23"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga52c8dfc49b38cfc66086e92c296ece23">DL_GPIO_PIN_12_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN12_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga52c8dfc49b38cfc66086e92c296ece23"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 12, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga52c8dfc49b38cfc66086e92c296ece23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdaa0702899ca7c3f321757777195dc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gabdaa0702899ca7c3f321757777195dc9">DL_GPIO_PIN_13_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN13_DISABLE)</td></tr>
<tr class="memdesc:gabdaa0702899ca7c3f321757777195dc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 13, disable input filter. <br /></td></tr>
<tr class="separator:gabdaa0702899ca7c3f321757777195dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08831b9b8fc95e65d832572e75ff15e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gae08831b9b8fc95e65d832572e75ff15e">DL_GPIO_PIN_13_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN13_ONE_CYCLE)</td></tr>
<tr class="memdesc:gae08831b9b8fc95e65d832572e75ff15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 13, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gae08831b9b8fc95e65d832572e75ff15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad918d2d08d8435f74b16c7cde5460a41"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gad918d2d08d8435f74b16c7cde5460a41">DL_GPIO_PIN_13_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN13_THREE_CYCLE)</td></tr>
<tr class="memdesc:gad918d2d08d8435f74b16c7cde5460a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 13, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gad918d2d08d8435f74b16c7cde5460a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c3e009b020dd67728c59b7d87fe508"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga84c3e009b020dd67728c59b7d87fe508">DL_GPIO_PIN_13_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN13_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga84c3e009b020dd67728c59b7d87fe508"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 13, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga84c3e009b020dd67728c59b7d87fe508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ca4492c837a1d2237c5e1e879d7a70"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga32ca4492c837a1d2237c5e1e879d7a70">DL_GPIO_PIN_14_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN14_DISABLE)</td></tr>
<tr class="memdesc:ga32ca4492c837a1d2237c5e1e879d7a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 14, disable input filter. <br /></td></tr>
<tr class="separator:ga32ca4492c837a1d2237c5e1e879d7a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11cda62bd0dcf2fb9f8873edc32d7f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gad11cda62bd0dcf2fb9f8873edc32d7f9">DL_GPIO_PIN_14_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN14_ONE_CYCLE)</td></tr>
<tr class="memdesc:gad11cda62bd0dcf2fb9f8873edc32d7f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 14, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gad11cda62bd0dcf2fb9f8873edc32d7f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90013b784251f3b203d2144d54c08945"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga90013b784251f3b203d2144d54c08945">DL_GPIO_PIN_14_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN14_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga90013b784251f3b203d2144d54c08945"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 14, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga90013b784251f3b203d2144d54c08945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e23fe1ca9ce3fe261a944a64c176f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga1c4e23fe1ca9ce3fe261a944a64c176f">DL_GPIO_PIN_14_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN14_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga1c4e23fe1ca9ce3fe261a944a64c176f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 14, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga1c4e23fe1ca9ce3fe261a944a64c176f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab33d3c53c57457898514fccae6eac09b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gab33d3c53c57457898514fccae6eac09b">DL_GPIO_PIN_15_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN15_DISABLE)</td></tr>
<tr class="memdesc:gab33d3c53c57457898514fccae6eac09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 15, disable input filter. <br /></td></tr>
<tr class="separator:gab33d3c53c57457898514fccae6eac09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff36ed494790ffb08d1c211968511c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gafff36ed494790ffb08d1c211968511c1">DL_GPIO_PIN_15_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN15_ONE_CYCLE)</td></tr>
<tr class="memdesc:gafff36ed494790ffb08d1c211968511c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 15, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gafff36ed494790ffb08d1c211968511c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9147725803384942227f8a50ef614764"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga9147725803384942227f8a50ef614764">DL_GPIO_PIN_15_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN15_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga9147725803384942227f8a50ef614764"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 15, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga9147725803384942227f8a50ef614764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15e7187b5e9999bf681df1dfaa1cbf7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaa15e7187b5e9999bf681df1dfaa1cbf7">DL_GPIO_PIN_15_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN15_0_DIN15_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gaa15e7187b5e9999bf681df1dfaa1cbf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 15, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gaa15e7187b5e9999bf681df1dfaa1cbf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad538ec89fed55af2540066e1dd16c906"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gad538ec89fed55af2540066e1dd16c906">DL_GPIO_PIN_16_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN16_DISABLE)</td></tr>
<tr class="memdesc:gad538ec89fed55af2540066e1dd16c906"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 16, disable input filter. <br /></td></tr>
<tr class="separator:gad538ec89fed55af2540066e1dd16c906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7405178adb78dd61dfd6b2c15b74961d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga7405178adb78dd61dfd6b2c15b74961d">DL_GPIO_PIN_16_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN16_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga7405178adb78dd61dfd6b2c15b74961d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 16, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga7405178adb78dd61dfd6b2c15b74961d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00507ecc573663e1c625246b0263a7ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga00507ecc573663e1c625246b0263a7ce">DL_GPIO_PIN_16_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN16_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga00507ecc573663e1c625246b0263a7ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 16, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga00507ecc573663e1c625246b0263a7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212c9d067444894879ee9fb6db456860"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga212c9d067444894879ee9fb6db456860">DL_GPIO_PIN_16_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN16_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga212c9d067444894879ee9fb6db456860"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 16, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga212c9d067444894879ee9fb6db456860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9581a9d3de514ad11e81d3a23431809"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaf9581a9d3de514ad11e81d3a23431809">DL_GPIO_PIN_17_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN17_DISABLE)</td></tr>
<tr class="memdesc:gaf9581a9d3de514ad11e81d3a23431809"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 17, disable input filter. <br /></td></tr>
<tr class="separator:gaf9581a9d3de514ad11e81d3a23431809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef25c073c1cdac7b08ef111f2ac767c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga2ef25c073c1cdac7b08ef111f2ac767c">DL_GPIO_PIN_17_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN17_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga2ef25c073c1cdac7b08ef111f2ac767c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 17, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga2ef25c073c1cdac7b08ef111f2ac767c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b862e65807ea053dfb75fd708c968c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaf1b862e65807ea053dfb75fd708c968c">DL_GPIO_PIN_17_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN17_THREE_CYCLE)</td></tr>
<tr class="memdesc:gaf1b862e65807ea053dfb75fd708c968c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 17, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gaf1b862e65807ea053dfb75fd708c968c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa220bb3c027f72623c5f0e004cabfa2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaa220bb3c027f72623c5f0e004cabfa2b">DL_GPIO_PIN_17_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN17_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gaa220bb3c027f72623c5f0e004cabfa2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 17, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gaa220bb3c027f72623c5f0e004cabfa2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf157301502e34bc28ff173d0305f1693"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaf157301502e34bc28ff173d0305f1693">DL_GPIO_PIN_18_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN18_DISABLE)</td></tr>
<tr class="memdesc:gaf157301502e34bc28ff173d0305f1693"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 18, disable input filter. <br /></td></tr>
<tr class="separator:gaf157301502e34bc28ff173d0305f1693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582fa32901aeb1b57e15babcf21d4844"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga582fa32901aeb1b57e15babcf21d4844">DL_GPIO_PIN_18_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN18_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga582fa32901aeb1b57e15babcf21d4844"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 18, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga582fa32901aeb1b57e15babcf21d4844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a07ea10db1be482199140f8f6c6da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga449a07ea10db1be482199140f8f6c6da">DL_GPIO_PIN_18_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN18_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga449a07ea10db1be482199140f8f6c6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 18, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga449a07ea10db1be482199140f8f6c6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf232f5185c6af1713370141bb14009d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaf232f5185c6af1713370141bb14009d9">DL_GPIO_PIN_18_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN18_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gaf232f5185c6af1713370141bb14009d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 18, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gaf232f5185c6af1713370141bb14009d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64852a6b03eb7c3edd41f236175af0d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga64852a6b03eb7c3edd41f236175af0d0">DL_GPIO_PIN_19_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN19_DISABLE)</td></tr>
<tr class="memdesc:ga64852a6b03eb7c3edd41f236175af0d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 19, disable input filter. <br /></td></tr>
<tr class="separator:ga64852a6b03eb7c3edd41f236175af0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9954967c0e16a3ac9dd705eb54011f57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga9954967c0e16a3ac9dd705eb54011f57">DL_GPIO_PIN_19_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN19_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga9954967c0e16a3ac9dd705eb54011f57"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 19, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga9954967c0e16a3ac9dd705eb54011f57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78682c1aeb6d6191062602331dc777f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gae78682c1aeb6d6191062602331dc777f">DL_GPIO_PIN_19_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN19_THREE_CYCLE)</td></tr>
<tr class="memdesc:gae78682c1aeb6d6191062602331dc777f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 19, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gae78682c1aeb6d6191062602331dc777f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3139ed84bb6499768a9bce09d735ae46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga3139ed84bb6499768a9bce09d735ae46">DL_GPIO_PIN_19_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN19_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga3139ed84bb6499768a9bce09d735ae46"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 19, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga3139ed84bb6499768a9bce09d735ae46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07cabd9d9921649ff51b98dab6bf5cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaa07cabd9d9921649ff51b98dab6bf5cc">DL_GPIO_PIN_20_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN20_DISABLE)</td></tr>
<tr class="memdesc:gaa07cabd9d9921649ff51b98dab6bf5cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 20, disable input filter. <br /></td></tr>
<tr class="separator:gaa07cabd9d9921649ff51b98dab6bf5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d24dfc7f6bd34b633ca9bf4268eee1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga09d24dfc7f6bd34b633ca9bf4268eee1">DL_GPIO_PIN_20_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN20_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga09d24dfc7f6bd34b633ca9bf4268eee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 20, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga09d24dfc7f6bd34b633ca9bf4268eee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ec19e9d161e7527debf42ba3bdf159"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga01ec19e9d161e7527debf42ba3bdf159">DL_GPIO_PIN_20_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN20_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga01ec19e9d161e7527debf42ba3bdf159"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 20, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga01ec19e9d161e7527debf42ba3bdf159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga174eac1463cdc94c4e4e5934f5d1ce57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga174eac1463cdc94c4e4e5934f5d1ce57">DL_GPIO_PIN_20_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN20_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga174eac1463cdc94c4e4e5934f5d1ce57"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 20, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga174eac1463cdc94c4e4e5934f5d1ce57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbb70cddb5587f1668e940a5383d93a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaecbb70cddb5587f1668e940a5383d93a">DL_GPIO_PIN_21_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN21_DISABLE)</td></tr>
<tr class="memdesc:gaecbb70cddb5587f1668e940a5383d93a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 21, disable input filter. <br /></td></tr>
<tr class="separator:gaecbb70cddb5587f1668e940a5383d93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa367919bcaa6df84456a4b6a80e2f8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaaa367919bcaa6df84456a4b6a80e2f8e">DL_GPIO_PIN_21_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN21_ONE_CYCLE)</td></tr>
<tr class="memdesc:gaaa367919bcaa6df84456a4b6a80e2f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 21, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gaaa367919bcaa6df84456a4b6a80e2f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1c6eeebc5ebda28e80394717b409e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga3e1c6eeebc5ebda28e80394717b409e7">DL_GPIO_PIN_21_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN21_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga3e1c6eeebc5ebda28e80394717b409e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 21, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga3e1c6eeebc5ebda28e80394717b409e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f2b76cf1774833a0b853119a0b049e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaf2f2b76cf1774833a0b853119a0b049e">DL_GPIO_PIN_21_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN21_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gaf2f2b76cf1774833a0b853119a0b049e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 21, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gaf2f2b76cf1774833a0b853119a0b049e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81055bc0f21da73ce5774145650d47dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga81055bc0f21da73ce5774145650d47dd">DL_GPIO_PIN_22_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN22_DISABLE)</td></tr>
<tr class="memdesc:ga81055bc0f21da73ce5774145650d47dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 22, disable input filter. <br /></td></tr>
<tr class="separator:ga81055bc0f21da73ce5774145650d47dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga278e90572ebe2e20437870e9bc3ceff5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga278e90572ebe2e20437870e9bc3ceff5">DL_GPIO_PIN_22_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN22_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga278e90572ebe2e20437870e9bc3ceff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 22, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga278e90572ebe2e20437870e9bc3ceff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga735c588b2925b26d501f0e5498807d02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga735c588b2925b26d501f0e5498807d02">DL_GPIO_PIN_22_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN22_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga735c588b2925b26d501f0e5498807d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 22, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga735c588b2925b26d501f0e5498807d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga030c4a53063499f2b5513c05269940f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga030c4a53063499f2b5513c05269940f7">DL_GPIO_PIN_22_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN22_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga030c4a53063499f2b5513c05269940f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 22, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga030c4a53063499f2b5513c05269940f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09c6077391571fa2ccacb319f1104907"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga09c6077391571fa2ccacb319f1104907">DL_GPIO_PIN_23_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN23_DISABLE)</td></tr>
<tr class="memdesc:ga09c6077391571fa2ccacb319f1104907"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 23, disable input filter. <br /></td></tr>
<tr class="separator:ga09c6077391571fa2ccacb319f1104907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab9a4b86b5e739a1e4cc34f39886f2b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaab9a4b86b5e739a1e4cc34f39886f2b6">DL_GPIO_PIN_23_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN23_ONE_CYCLE)</td></tr>
<tr class="memdesc:gaab9a4b86b5e739a1e4cc34f39886f2b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 23, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gaab9a4b86b5e739a1e4cc34f39886f2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a4d83424ddf3125341662962f4bf7a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga0a4d83424ddf3125341662962f4bf7a8">DL_GPIO_PIN_23_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN23_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga0a4d83424ddf3125341662962f4bf7a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 23, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga0a4d83424ddf3125341662962f4bf7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa08885bf58f7fddf75dc964d8d984f16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaa08885bf58f7fddf75dc964d8d984f16">DL_GPIO_PIN_23_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN23_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gaa08885bf58f7fddf75dc964d8d984f16"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 23, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gaa08885bf58f7fddf75dc964d8d984f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cbe83593f6eef7787356dadc14f657"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga54cbe83593f6eef7787356dadc14f657">DL_GPIO_PIN_24_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN24_DISABLE)</td></tr>
<tr class="memdesc:ga54cbe83593f6eef7787356dadc14f657"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 24, disable input filter. <br /></td></tr>
<tr class="separator:ga54cbe83593f6eef7787356dadc14f657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b94a01c7242d375b85910416c2d44a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga21b94a01c7242d375b85910416c2d44a">DL_GPIO_PIN_24_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN24_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga21b94a01c7242d375b85910416c2d44a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 24, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga21b94a01c7242d375b85910416c2d44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b03470c9a2057783587c14cf84fb2e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaf7b03470c9a2057783587c14cf84fb2e">DL_GPIO_PIN_24_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN24_THREE_CYCLE)</td></tr>
<tr class="memdesc:gaf7b03470c9a2057783587c14cf84fb2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 24, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gaf7b03470c9a2057783587c14cf84fb2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc1f503608474f20a20bba15b6ed89a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga4fc1f503608474f20a20bba15b6ed89a">DL_GPIO_PIN_24_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN24_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga4fc1f503608474f20a20bba15b6ed89a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 24, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga4fc1f503608474f20a20bba15b6ed89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac470f13dbb41e75c997b352e9deae3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga7ac470f13dbb41e75c997b352e9deae3">DL_GPIO_PIN_25_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN25_DISABLE)</td></tr>
<tr class="memdesc:ga7ac470f13dbb41e75c997b352e9deae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 25, disable input filter. <br /></td></tr>
<tr class="separator:ga7ac470f13dbb41e75c997b352e9deae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1636b21d27d8aaf1b25b461a773eb3bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga1636b21d27d8aaf1b25b461a773eb3bb">DL_GPIO_PIN_25_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN25_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga1636b21d27d8aaf1b25b461a773eb3bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 25, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga1636b21d27d8aaf1b25b461a773eb3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73c0790527dbda8626da708737ca8934"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga73c0790527dbda8626da708737ca8934">DL_GPIO_PIN_25_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN25_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga73c0790527dbda8626da708737ca8934"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 25, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga73c0790527dbda8626da708737ca8934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29260772235fa86c8f8609e49d66e834"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga29260772235fa86c8f8609e49d66e834">DL_GPIO_PIN_25_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN25_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga29260772235fa86c8f8609e49d66e834"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 25, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga29260772235fa86c8f8609e49d66e834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183a594c23811403642e3a8694e17619"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga183a594c23811403642e3a8694e17619">DL_GPIO_PIN_26_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN26_DISABLE)</td></tr>
<tr class="memdesc:ga183a594c23811403642e3a8694e17619"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 26, disable input filter. <br /></td></tr>
<tr class="separator:ga183a594c23811403642e3a8694e17619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae36312412fe74c839d08e8a41aeee8c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gae36312412fe74c839d08e8a41aeee8c6">DL_GPIO_PIN_26_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN26_ONE_CYCLE)</td></tr>
<tr class="memdesc:gae36312412fe74c839d08e8a41aeee8c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 26, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gae36312412fe74c839d08e8a41aeee8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53dbcfda9ca7f79f587269101e06386d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga53dbcfda9ca7f79f587269101e06386d">DL_GPIO_PIN_26_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN26_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga53dbcfda9ca7f79f587269101e06386d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 26, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga53dbcfda9ca7f79f587269101e06386d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17dc3e1e95bba3fdcc051f83bec36390"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga17dc3e1e95bba3fdcc051f83bec36390">DL_GPIO_PIN_26_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN26_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga17dc3e1e95bba3fdcc051f83bec36390"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 26, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga17dc3e1e95bba3fdcc051f83bec36390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f89500d55af4420d15a341e943ec7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga87f89500d55af4420d15a341e943ec7f">DL_GPIO_PIN_27_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN27_DISABLE)</td></tr>
<tr class="memdesc:ga87f89500d55af4420d15a341e943ec7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 27, disable input filter. <br /></td></tr>
<tr class="separator:ga87f89500d55af4420d15a341e943ec7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b94e2a1d28a56d1a4f5bac01d693652"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga4b94e2a1d28a56d1a4f5bac01d693652">DL_GPIO_PIN_27_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN27_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga4b94e2a1d28a56d1a4f5bac01d693652"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 27, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga4b94e2a1d28a56d1a4f5bac01d693652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075697fbe5b708a8e22ac174290c5ef9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga075697fbe5b708a8e22ac174290c5ef9">DL_GPIO_PIN_27_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN27_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga075697fbe5b708a8e22ac174290c5ef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 27, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga075697fbe5b708a8e22ac174290c5ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3860334776d0e239335408b4221ef55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaa3860334776d0e239335408b4221ef55">DL_GPIO_PIN_27_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN27_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gaa3860334776d0e239335408b4221ef55"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 27, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gaa3860334776d0e239335408b4221ef55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2ca658f499aabb093866760caf76c96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gac2ca658f499aabb093866760caf76c96">DL_GPIO_PIN_28_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN28_DISABLE)</td></tr>
<tr class="memdesc:gac2ca658f499aabb093866760caf76c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 28, disable input filter. <br /></td></tr>
<tr class="separator:gac2ca658f499aabb093866760caf76c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62cfcd2549023533b5fa4315a8739cce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga62cfcd2549023533b5fa4315a8739cce">DL_GPIO_PIN_28_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN28_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga62cfcd2549023533b5fa4315a8739cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 28, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga62cfcd2549023533b5fa4315a8739cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f63919d8776050ec5add63f6d11d651"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga4f63919d8776050ec5add63f6d11d651">DL_GPIO_PIN_28_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN28_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga4f63919d8776050ec5add63f6d11d651"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 28, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga4f63919d8776050ec5add63f6d11d651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf418274b98aabf91bc8ab3126a1f634"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gacf418274b98aabf91bc8ab3126a1f634">DL_GPIO_PIN_28_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN28_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gacf418274b98aabf91bc8ab3126a1f634"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 28, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gacf418274b98aabf91bc8ab3126a1f634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41c3728b21c3f7be0e512cb14705575"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gac41c3728b21c3f7be0e512cb14705575">DL_GPIO_PIN_29_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN29_DISABLE)</td></tr>
<tr class="memdesc:gac41c3728b21c3f7be0e512cb14705575"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 29, disable input filter. <br /></td></tr>
<tr class="separator:gac41c3728b21c3f7be0e512cb14705575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93047fa0492e6d5df59590509b4b90c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga93047fa0492e6d5df59590509b4b90c0">DL_GPIO_PIN_29_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN29_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga93047fa0492e6d5df59590509b4b90c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 29, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga93047fa0492e6d5df59590509b4b90c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd4eb38cdb6d48d1acaa47001748164"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga5bd4eb38cdb6d48d1acaa47001748164">DL_GPIO_PIN_29_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN29_THREE_CYCLE)</td></tr>
<tr class="memdesc:ga5bd4eb38cdb6d48d1acaa47001748164"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 29, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:ga5bd4eb38cdb6d48d1acaa47001748164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ccf6e8ca8b22856b1eacf62ae0bc7c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga96ccf6e8ca8b22856b1eacf62ae0bc7c">DL_GPIO_PIN_29_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN29_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga96ccf6e8ca8b22856b1eacf62ae0bc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 29, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga96ccf6e8ca8b22856b1eacf62ae0bc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6bd484c9a565abc2da2d01df02046e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gad6bd484c9a565abc2da2d01df02046e6">DL_GPIO_PIN_30_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN30_DISABLE)</td></tr>
<tr class="memdesc:gad6bd484c9a565abc2da2d01df02046e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 30, disable input filter. <br /></td></tr>
<tr class="separator:gad6bd484c9a565abc2da2d01df02046e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadacd156dfec6bf523d2de4b018ea766"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaadacd156dfec6bf523d2de4b018ea766">DL_GPIO_PIN_30_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN30_ONE_CYCLE)</td></tr>
<tr class="memdesc:gaadacd156dfec6bf523d2de4b018ea766"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 30, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:gaadacd156dfec6bf523d2de4b018ea766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5001b5ee151419703f05a3927327d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gacc5001b5ee151419703f05a3927327d4">DL_GPIO_PIN_30_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN30_THREE_CYCLE)</td></tr>
<tr class="memdesc:gacc5001b5ee151419703f05a3927327d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 30, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gacc5001b5ee151419703f05a3927327d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d658ce0b90b4cad0ab677880cab308"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga09d658ce0b90b4cad0ab677880cab308">DL_GPIO_PIN_30_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN30_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:ga09d658ce0b90b4cad0ab677880cab308"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 30, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:ga09d658ce0b90b4cad0ab677880cab308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0993d5455455d99c7164e53d19f6a62c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga0993d5455455d99c7164e53d19f6a62c">DL_GPIO_PIN_31_INPUT_FILTER_DISABLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN31_DISABLE)</td></tr>
<tr class="memdesc:ga0993d5455455d99c7164e53d19f6a62c"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 31, disable input filter. <br /></td></tr>
<tr class="separator:ga0993d5455455d99c7164e53d19f6a62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66421d9b915b14c5f9e6699e061fe888"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#ga66421d9b915b14c5f9e6699e061fe888">DL_GPIO_PIN_31_INPUT_FILTER_1_CYCLE</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN31_ONE_CYCLE)</td></tr>
<tr class="memdesc:ga66421d9b915b14c5f9e6699e061fe888"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 31, enable input filter to 1 ulpclk period. <br /></td></tr>
<tr class="separator:ga66421d9b915b14c5f9e6699e061fe888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf319dc00998706899f4554bcd36ad5b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gaf319dc00998706899f4554bcd36ad5b6">DL_GPIO_PIN_31_INPUT_FILTER_3_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN31_THREE_CYCLE)</td></tr>
<tr class="memdesc:gaf319dc00998706899f4554bcd36ad5b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 31, enable input filter to 3 ulpclk periods. <br /></td></tr>
<tr class="separator:gaf319dc00998706899f4554bcd36ad5b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72caddfe59df7ad7f6f67f9a733c5ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___g_p_i_o___i_n_p_u_t___f_i_l_t_e_r.html#gab72caddfe59df7ad7f6f67f9a733c5ed">DL_GPIO_PIN_31_INPUT_FILTER_8_CYCLES</a>&#160;&#160;&#160;(GPIO_FILTEREN31_16_DIN31_EIGHT_CYCLE)</td></tr>
<tr class="memdesc:gab72caddfe59df7ad7f6f67f9a733c5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Pin 31, enable input filter to 8 ulpclk periods. <br /></td></tr>
<tr class="separator:gab72caddfe59df7ad7f6f67f9a733c5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaa1fff704ca7e5a5fe949190a548fbf6d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaa1fff704ca7e5a5fe949190a548fbf6d">DL_GPIO_INVERSION</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaa1fff704ca7e5a5fe949190a548fbf6da2427e86fe9101ebef531726f9a95c5f7">DL_GPIO_INVERSION_ENABLE</a> = IOMUX_PINCM_INV_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaa1fff704ca7e5a5fe949190a548fbf6da310ea637da74614fd33dcb2e902a6b45">DL_GPIO_INVERSION_DISABLE</a> = IOMUX_PINCM_INV_DISABLE
<br />
 }</td></tr>
<tr class="separator:gaa1fff704ca7e5a5fe949190a548fbf6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98eae7a331c6af67d870b255952d649"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaa98eae7a331c6af67d870b255952d649">DL_GPIO_DRIVE_STRENGTH</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaa98eae7a331c6af67d870b255952d649a71a459f3e04778df400fbb1787df5e75">DL_GPIO_DRIVE_STRENGTH_LOW</a> = IOMUX_PINCM_DRV_DRVVAL0, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaa98eae7a331c6af67d870b255952d649a8bd927b6959de83a418ea8f40717f5d8">DL_GPIO_DRIVE_STRENGTH_HIGH</a> = IOMUX_PINCM_DRV_DRVVAL1
<br />
 }</td></tr>
<tr class="separator:gaa98eae7a331c6af67d870b255952d649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0326a7dfd9b1bf2f5b8ece648766572"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaa0326a7dfd9b1bf2f5b8ece648766572">DL_GPIO_RESISTOR</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaa0326a7dfd9b1bf2f5b8ece648766572afb09748d50d39a4c1eff6c005cdbc35f">DL_GPIO_RESISTOR_NONE</a>, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaa0326a7dfd9b1bf2f5b8ece648766572aec40f91b00973791d87887006ebef5fb">DL_GPIO_RESISTOR_PULL_UP</a>, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaa0326a7dfd9b1bf2f5b8ece648766572a3c2dd40f8a0aac9f47b18bb93e8572e5">DL_GPIO_RESISTOR_PULL_DOWN</a>
<br />
 }</td></tr>
<tr class="separator:gaa0326a7dfd9b1bf2f5b8ece648766572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de8b6f18738862555f6443a68b2add0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga8de8b6f18738862555f6443a68b2add0">DL_GPIO_HYSTERESIS</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga8de8b6f18738862555f6443a68b2add0a0b8ecd0bbf69a38cc6d24a9bbfd9ce8f">DL_GPIO_HYSTERESIS_ENABLE</a> = IOMUX_PINCM_HYSTEN_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga8de8b6f18738862555f6443a68b2add0a4c6b670e1be1e60451ec90c1d48cde69">DL_GPIO_HYSTERESIS_DISABLE</a> = IOMUX_PINCM_HYSTEN_DISABLE
<br />
 }</td></tr>
<tr class="separator:ga8de8b6f18738862555f6443a68b2add0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9103dc3316c3493251bc46cf4d139dcd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga9103dc3316c3493251bc46cf4d139dcd">DL_GPIO_WAKEUP</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga9103dc3316c3493251bc46cf4d139dcdaaf215f9396c747952be2fcf58ca14d3e">DL_GPIO_WAKEUP_ENABLE</a> = IOMUX_PINCM_WUEN_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga9103dc3316c3493251bc46cf4d139dcdabbdd1aad2c351d10ede26747fe3b8501">DL_GPIO_WAKEUP_DISABLE</a> = IOMUX_PINCM_WUEN_DISABLE, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga9103dc3316c3493251bc46cf4d139dcda4ba335adea57d1f0f632a57f94e33a4e">DL_GPIO_WAKEUP_ON_0</a> = (IOMUX_PINCM_WUEN_ENABLE | IOMUX_PINCM_WCOMP_MATCH0), 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga9103dc3316c3493251bc46cf4d139dcdabc64d807fa28b6719f5ca6cafbd568d6">DL_GPIO_WAKEUP_ON_1</a> = (IOMUX_PINCM_WUEN_ENABLE | IOMUX_PINCM_WCOMP_MATCH1)
<br />
 }</td></tr>
<tr class="separator:ga9103dc3316c3493251bc46cf4d139dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17bed7cfb26f57135d1e49e1434b37f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gab17bed7cfb26f57135d1e49e1434b37f">DL_GPIO_WAKEUP_COMPARE_VALUE</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggab17bed7cfb26f57135d1e49e1434b37faed7732ff66845eed63597bcb69cf79f0">DL_GPIO_WAKEUP_COMPARE_VALUE_0</a> = IOMUX_PINCM_WCOMP_MATCH0, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggab17bed7cfb26f57135d1e49e1434b37fa81504cef5b10f80db47c798771afa2e8">DL_GPIO_WAKEUP_COMPARE_VALUE_1</a> = IOMUX_PINCM_WCOMP_MATCH1
<br />
 }</td></tr>
<tr class="separator:gab17bed7cfb26f57135d1e49e1434b37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f1c39bc3eb6f6d3fbf2dfad325c4a2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga52f1c39bc3eb6f6d3fbf2dfad325c4a2">DL_GPIO_HIZ</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga52f1c39bc3eb6f6d3fbf2dfad325c4a2a4345a233ef1661b2d1c06adb217dfff9">DL_GPIO_HIZ_ENABLE</a> = IOMUX_PINCM_HIZ1_ENABLE, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga52f1c39bc3eb6f6d3fbf2dfad325c4a2a4725018242974e8b6c11be7ff5f7c649">DL_GPIO_HIZ_DISABLE</a> = IOMUX_PINCM_HIZ1_DISABLE
<br />
 }</td></tr>
<tr class="separator:ga52f1c39bc3eb6f6d3fbf2dfad325c4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e06eea4b755c1880770c8044b232ae0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga7e06eea4b755c1880770c8044b232ae0">DL_GPIO_EVENT_ROUTE</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga7e06eea4b755c1880770c8044b232ae0a1b73451f93539f5d2efde63a1b699372">DL_GPIO_EVENT_ROUTE_1</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga7e06eea4b755c1880770c8044b232ae0a797638b7eaae11fce6ab5cc78d3d104b">DL_GPIO_EVENT_ROUTE_2</a> = 12
<br />
 }</td></tr>
<tr class="separator:ga7e06eea4b755c1880770c8044b232ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad741d19cb9f624ab7d4eb1a8907be14c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gad741d19cb9f624ab7d4eb1a8907be14c">DL_GPIO_PUBLISHER_INDEX</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggad741d19cb9f624ab7d4eb1a8907be14cac08c8b267bf6d364f48dcec316d24014">DL_GPIO_PUBLISHER_INDEX_0</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggad741d19cb9f624ab7d4eb1a8907be14cadf2182df8d3319761e8abab354f404d8">DL_GPIO_PUBLISHER_INDEX_1</a> = 1
<br />
 }</td></tr>
<tr class="separator:gad741d19cb9f624ab7d4eb1a8907be14c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6729a4e25dc515223eb8cc560aac9092"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga6729a4e25dc515223eb8cc560aac9092">DL_GPIO_SUBSCRIBER_INDEX</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga6729a4e25dc515223eb8cc560aac9092af3f2cbcb3beea4622d85e005bef9cbcc">DL_GPIO_SUBSCRIBER_INDEX_0</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#gga6729a4e25dc515223eb8cc560aac9092a54a97c0215427a431527306ecf446478">DL_GPIO_SUBSCRIBER_INDEX_1</a> = 1
<br />
 }</td></tr>
<tr class="separator:ga6729a4e25dc515223eb8cc560aac9092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f6f4a4228b2c136b95e41c08051211"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gad6f6f4a4228b2c136b95e41c08051211">DL_GPIO_SUBSCRIBER_OUT_POLICY</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggad6f6f4a4228b2c136b95e41c08051211a7addcb05941e242fff4f5c17ff297719">DL_GPIO_SUBSCRIBER_OUT_POLICY_SET</a> = GPIO_SUB0CFG_OUTPOLICY_SET, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggad6f6f4a4228b2c136b95e41c08051211af03948fac270229db2ca9e417e63c275">DL_GPIO_SUBSCRIBER_OUT_POLICY_CLEAR</a> = GPIO_SUB0CFG_OUTPOLICY_CLR, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggad6f6f4a4228b2c136b95e41c08051211a3c25a7b1b8e3367fdb62f856226e7f83">DL_GPIO_SUBSCRIBER_OUT_POLICY_TOGGLE</a> = GPIO_SUB0CFG_OUTPOLICY_TOGGLE
<br />
 }</td></tr>
<tr class="separator:gad6f6f4a4228b2c136b95e41c08051211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7b75a82c8bf0d3cbdce0706ec0899b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gabe7b75a82c8bf0d3cbdce0706ec0899b">DL_GPIO_SUBSCRIBERx_PIN</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba28bf2fd5c5ac495d0e55796124622677">DL_GPIO_SUBSCRIBER0_PIN_0</a> = 0x00000000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba19b219769dd99cfdc35c2917fc3cb2b7">DL_GPIO_SUBSCRIBER0_PIN_1</a> = 0x00010000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba1bbe6d6d2a6bf66290481edaee780ac2">DL_GPIO_SUBSCRIBER0_PIN_2</a> = 0x00020000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba0386d0d3092d9cfaf8aacf8ccc803bba">DL_GPIO_SUBSCRIBER0_PIN_3</a> = 0x00030000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899badae30dec8b33d48bc2162614f0beb5ea">DL_GPIO_SUBSCRIBER0_PIN_4</a> = 0x00040000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba7cc096e09b3c9822800c4c632b42b02a">DL_GPIO_SUBSCRIBER0_PIN_5</a> = 0x00050000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba49c3b3c7386e800fa5eb62b43d6823f8">DL_GPIO_SUBSCRIBER0_PIN_6</a> = 0x00060000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899bad9ef3841cb41e94c8ba8e41de3320475">DL_GPIO_SUBSCRIBER0_PIN_7</a> = 0x00070000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899bab2395ca4ad63a72de39369afabb81d80">DL_GPIO_SUBSCRIBER0_PIN_8</a> = 0x00080000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899baba17b05f163153bc6f9e65b8890265cf">DL_GPIO_SUBSCRIBER0_PIN_9</a> = 0x00090000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba86aab8688cb660093c42de2926b16eaa">DL_GPIO_SUBSCRIBER0_PIN_10</a> = 0x000A0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899babf1e4d81fc4ec740b05210e2ecfb97dc">DL_GPIO_SUBSCRIBER0_PIN_11</a> = 0x000B0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba6344115567a8b863fc9d92cac97f282b">DL_GPIO_SUBSCRIBER0_PIN_12</a> = 0x000C0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba6c2d75053b5c48fbd0cf5f7de58856fc">DL_GPIO_SUBSCRIBER0_PIN_13</a> = 0x000D0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba68a9b6e970b910a092e0352ca2c72739">DL_GPIO_SUBSCRIBER0_PIN_14</a> = 0x000E0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba1b2a9dc69da46152ff87ef4bd747bccb">DL_GPIO_SUBSCRIBER0_PIN_15</a> = 0x000F0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899bab8c6a19e2a43fe0d1ecee42cba0864e1">DL_GPIO_SUBSCRIBER1_PIN_16</a> = 0x00000000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba24f327f6bc352ee6db89306fefd369a6">DL_GPIO_SUBSCRIBER1_PIN_17</a> = 0x00010000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba6fa76204196e3b83a564fcb759385d5e">DL_GPIO_SUBSCRIBER1_PIN_18</a> = 0x00020000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba96b1da750408f6d26febcd51789871af">DL_GPIO_SUBSCRIBER1_PIN_19</a> = 0x00030000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba2ae6c99de84276169f07e66ef174fbfc">DL_GPIO_SUBSCRIBER1_PIN_20</a> = 0x00040000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba3f89c7950f5ae031b2a4c1b0ca031f91">DL_GPIO_SUBSCRIBER1_PIN_21</a> = 0x00050000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba22655eea49cd92eec29e8b2a12dbb41d">DL_GPIO_SUBSCRIBER1_PIN_22</a> = 0x00060000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899baca5b483f357e55fc1fb8412130af6b2d">DL_GPIO_SUBSCRIBER1_PIN_23</a> = 0x00070000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba18148b598708afbf01317a4b3a1fed6e">DL_GPIO_SUBSCRIBER1_PIN_24</a> = 0x00080000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899bad0445993a6a345c73f991d08bf92b90f">DL_GPIO_SUBSCRIBER1_PIN_25</a> = 0x00090000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba658c2298f97894c56f76a53e38532e60">DL_GPIO_SUBSCRIBER1_PIN_26</a> = 0x000A0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba9d941b62496d27eab10a40a50cfb5bea">DL_GPIO_SUBSCRIBER1_PIN_27</a> = 0x000B0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba340454d8bb8d844d1b14bcc34cb9c0ef">DL_GPIO_SUBSCRIBER1_PIN_28</a> = 0x000C0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba63a0c769acfbd9ee3f4b5feaed00121c">DL_GPIO_SUBSCRIBER1_PIN_29</a> = 0x000D0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba21953be70b6b08309e4296bc159ad9f9">DL_GPIO_SUBSCRIBER1_PIN_30</a> = 0x000E0000, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggabe7b75a82c8bf0d3cbdce0706ec0899ba5d5d6869957947e3687fc51fd518390a">DL_GPIO_SUBSCRIBER1_PIN_31</a> = 0x000F0000
<br />
 }</td></tr>
<tr class="separator:gabe7b75a82c8bf0d3cbdce0706ec0899b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0fa4ddc593efbd9f80f4332932e62f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaae0fa4ddc593efbd9f80f4332932e62f">DL_GPIO_IIDX</a> { <br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa5e70c65451590a4dbba445a4a145adac">DL_GPIO_IIDX_NO_INTR</a> = GPIO_CPU_INT_IIDX_STAT_NO_INTR, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62faa68d484272a3990cdf7b8fcb971e318d">DL_GPIO_IIDX_DIO0</a> = GPIO_CPU_INT_IIDX_STAT_DIO0, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa0df2826b080c63d28dc01260bb566ff5">DL_GPIO_IIDX_DIO1</a> = GPIO_CPU_INT_IIDX_STAT_DIO1, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa3b83093586853c73f850957e9a596d83">DL_GPIO_IIDX_DIO2</a> = GPIO_CPU_INT_IIDX_STAT_DIO2, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa2614035a8c2ab6ec0427ceb8df993b45">DL_GPIO_IIDX_DIO3</a> = GPIO_CPU_INT_IIDX_STAT_DIO3, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62faf0a35020fc80b8161d075603791029be">DL_GPIO_IIDX_DIO4</a> = GPIO_CPU_INT_IIDX_STAT_DIO4, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fab204cfcd195427153ea27788e02990ee">DL_GPIO_IIDX_DIO5</a> = GPIO_CPU_INT_IIDX_STAT_DIO5, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa5e5337d048324ce110d085cfb51b1b33">DL_GPIO_IIDX_DIO6</a> = GPIO_CPU_INT_IIDX_STAT_DIO6, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa20941bbb33b9a61c2476214e0987ac63">DL_GPIO_IIDX_DIO7</a> = GPIO_CPU_INT_IIDX_STAT_DIO7, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fae20bf14d843aa5492c3a0342011fe699">DL_GPIO_IIDX_DIO8</a> = GPIO_CPU_INT_IIDX_STAT_DIO8, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62faba2ba01d0da50cc4575b71d81d372af7">DL_GPIO_IIDX_DIO9</a> = GPIO_CPU_INT_IIDX_STAT_DIO9, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa138d69bb1e8fd93edf8728fd2447e74d">DL_GPIO_IIDX_DIO10</a> = GPIO_CPU_INT_IIDX_STAT_DIO10, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fabe38d4fb95c44f758587ad2b0024cb36">DL_GPIO_IIDX_DIO11</a> = GPIO_CPU_INT_IIDX_STAT_DIO11, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62faf015f47a8455b4d32a77b7eaa6c889f4">DL_GPIO_IIDX_DIO12</a> = GPIO_CPU_INT_IIDX_STAT_DIO12, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa9a2a01b77f451fa9599ce85f6a7e9e9a">DL_GPIO_IIDX_DIO13</a> = GPIO_CPU_INT_IIDX_STAT_DIO13, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa935cb8af59dd88a862f82838645bbfea">DL_GPIO_IIDX_DIO14</a> = GPIO_CPU_INT_IIDX_STAT_DIO14, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa9d1ec32854c7f37858a96b8ac2b90908">DL_GPIO_IIDX_DIO15</a> = GPIO_CPU_INT_IIDX_STAT_DIO15, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fae9b560585c707a6155c4053ea1add0f9">DL_GPIO_IIDX_DIO16</a> = GPIO_CPU_INT_IIDX_STAT_DIO16, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa6028e3a9652929768038714cee5c8885">DL_GPIO_IIDX_DIO17</a> = GPIO_CPU_INT_IIDX_STAT_DIO17, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fabb3caa8e35e8f66d55b4731722384d4c">DL_GPIO_IIDX_DIO18</a> = GPIO_CPU_INT_IIDX_STAT_DIO18, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa282d47bf3ff9d44cf2b9bed536823a09">DL_GPIO_IIDX_DIO19</a> = GPIO_CPU_INT_IIDX_STAT_DIO19, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa998fc93f9c7f315914b60516fa1baabf">DL_GPIO_IIDX_DIO20</a> = GPIO_CPU_INT_IIDX_STAT_DIO20, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa9aec6f669f69ce37f34b68dbe9c64ab8">DL_GPIO_IIDX_DIO21</a> = GPIO_CPU_INT_IIDX_STAT_DIO21, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fadb9db8a3d016618a1e4072428bd5b00e">DL_GPIO_IIDX_DIO22</a> = GPIO_CPU_INT_IIDX_STAT_DIO22, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa3bd64f3ed500819849c9f58a24578e26">DL_GPIO_IIDX_DIO23</a> = GPIO_CPU_INT_IIDX_STAT_DIO23, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fae67779e305402f1f5f2d1cdaca681bb9">DL_GPIO_IIDX_DIO24</a> = GPIO_CPU_INT_IIDX_STAT_DIO24, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa6d81fdf94b465a8467985b2e1dca2c7d">DL_GPIO_IIDX_DIO25</a> = GPIO_CPU_INT_IIDX_STAT_DIO25, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62faa10c3cc01bd7f64fab192a8bb0e51cd3">DL_GPIO_IIDX_DIO26</a> = GPIO_CPU_INT_IIDX_STAT_DIO26, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62faf4a576717bf223289e3ca453d12f5661">DL_GPIO_IIDX_DIO27</a> = GPIO_CPU_INT_IIDX_STAT_DIO27, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa7a5d3fab955964c3174a5d2e467b8a56">DL_GPIO_IIDX_DIO28</a> = GPIO_CPU_INT_IIDX_STAT_DIO28, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa935f18535d936c52e0404c470e145529">DL_GPIO_IIDX_DIO29</a> = GPIO_CPU_INT_IIDX_STAT_DIO29, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa04035950c9a73244260586e92d0d9854">DL_GPIO_IIDX_DIO30</a> = GPIO_CPU_INT_IIDX_STAT_DIO30, 
<br />
&#160;&#160;<a class="el" href="group___g_p_i_o.html#ggaae0fa4ddc593efbd9f80f4332932e62fa108d87c57fce6e99e3e4de4bc530538d">DL_GPIO_IIDX_DIO31</a> = GPIO_CPU_INT_IIDX_STAT_DIO31
<br />
 }</td></tr>
<tr class="separator:gaae0fa4ddc593efbd9f80f4332932e62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2ebc5d7047ed15cecdf0b47388827cae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga2ebc5d7047ed15cecdf0b47388827cae">DL_GPIO_enablePower</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:ga2ebc5d7047ed15cecdf0b47388827cae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Peripheral Write Enable (PWREN) register for the GPIO.  <a href="group___g_p_i_o.html#ga2ebc5d7047ed15cecdf0b47388827cae">More...</a><br /></td></tr>
<tr class="separator:ga2ebc5d7047ed15cecdf0b47388827cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238314f8acad06095c1b4faa8824c441"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga238314f8acad06095c1b4faa8824c441">DL_GPIO_disablePower</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:ga238314f8acad06095c1b4faa8824c441"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the Peripheral Write Enable (PWREN) register for the GPIO.  <a href="group___g_p_i_o.html#ga238314f8acad06095c1b4faa8824c441">More...</a><br /></td></tr>
<tr class="separator:ga238314f8acad06095c1b4faa8824c441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8baa7edf96cd4cac360177a8afd113"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga0c8baa7edf96cd4cac360177a8afd113">DL_GPIO_isPowerEnabled</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:ga0c8baa7edf96cd4cac360177a8afd113"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if the Peripheral Write Enable (PWREN) register for the GPIO is enabled.  <a href="group___g_p_i_o.html#ga0c8baa7edf96cd4cac360177a8afd113">More...</a><br /></td></tr>
<tr class="separator:ga0c8baa7edf96cd4cac360177a8afd113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga451a119acb2eba5bfead03432b1d740b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga451a119acb2eba5bfead03432b1d740b">DL_GPIO_reset</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:ga451a119acb2eba5bfead03432b1d740b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets gpio peripheral.  <a href="group___g_p_i_o.html#ga451a119acb2eba5bfead03432b1d740b">More...</a><br /></td></tr>
<tr class="separator:ga451a119acb2eba5bfead03432b1d740b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab971ea3867e67ccdcf3deff6c073715f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gab971ea3867e67ccdcf3deff6c073715f">DL_GPIO_isReset</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:gab971ea3867e67ccdcf3deff6c073715f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if gpio peripheral was reset.  <a href="group___g_p_i_o.html#gab971ea3867e67ccdcf3deff6c073715f">More...</a><br /></td></tr>
<tr class="separator:gab971ea3867e67ccdcf3deff6c073715f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff009eff6cef7b51f60e4d01309d0392"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaff009eff6cef7b51f60e4d01309d0392">DL_GPIO_initDigitalOutput</a> (uint32_t pincmIndex)</td></tr>
<tr class="memdesc:gaff009eff6cef7b51f60e4d01309d0392"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a pin as a basic GPIO output.  <a href="group___g_p_i_o.html#gaff009eff6cef7b51f60e4d01309d0392">More...</a><br /></td></tr>
<tr class="separator:gaff009eff6cef7b51f60e4d01309d0392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999113a3fafde84fceacfc1c60161d3c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga999113a3fafde84fceacfc1c60161d3c">DL_GPIO_initDigitalOutputFeatures</a> (uint32_t pincmIndex, <a class="el" href="group___g_p_i_o.html#gaa1fff704ca7e5a5fe949190a548fbf6d">DL_GPIO_INVERSION</a> inversion, <a class="el" href="group___g_p_i_o.html#gaa0326a7dfd9b1bf2f5b8ece648766572">DL_GPIO_RESISTOR</a> internalResistor, <a class="el" href="group___g_p_i_o.html#gaa98eae7a331c6af67d870b255952d649">DL_GPIO_DRIVE_STRENGTH</a> driveStrength, <a class="el" href="group___g_p_i_o.html#ga52f1c39bc3eb6f6d3fbf2dfad325c4a2">DL_GPIO_HIZ</a> hiZ)</td></tr>
<tr class="memdesc:ga999113a3fafde84fceacfc1c60161d3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a pin as a GPIO output.  <a href="group___g_p_i_o.html#ga999113a3fafde84fceacfc1c60161d3c">More...</a><br /></td></tr>
<tr class="separator:ga999113a3fafde84fceacfc1c60161d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8733d5a84ab64f09c00c323e482951b4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga8733d5a84ab64f09c00c323e482951b4">DL_GPIO_setDigitalInternalResistor</a> (uint32_t pincmIndex, <a class="el" href="group___g_p_i_o.html#gaa0326a7dfd9b1bf2f5b8ece648766572">DL_GPIO_RESISTOR</a> internalResistor)</td></tr>
<tr class="memdesc:ga8733d5a84ab64f09c00c323e482951b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures internal resistor for digital pin.  <a href="group___g_p_i_o.html#ga8733d5a84ab64f09c00c323e482951b4">More...</a><br /></td></tr>
<tr class="separator:ga8733d5a84ab64f09c00c323e482951b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2421127365002a590e28e7c5bab7f1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga8f2421127365002a590e28e7c5bab7f1">DL_GPIO_setAnalogInternalResistor</a> (uint32_t pincmIndex, <a class="el" href="group___g_p_i_o.html#gaa0326a7dfd9b1bf2f5b8ece648766572">DL_GPIO_RESISTOR</a> internalResistor)</td></tr>
<tr class="memdesc:ga8f2421127365002a590e28e7c5bab7f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures internal resistor for analog pin.  <a href="group___g_p_i_o.html#ga8f2421127365002a590e28e7c5bab7f1">More...</a><br /></td></tr>
<tr class="separator:ga8f2421127365002a590e28e7c5bab7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241095830bf24a67353393e93e6ffe41"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga241095830bf24a67353393e93e6ffe41">DL_GPIO_initDigitalInput</a> (uint32_t pincmIndex)</td></tr>
<tr class="memdesc:ga241095830bf24a67353393e93e6ffe41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a pin as a basic GPIO input.  <a href="group___g_p_i_o.html#ga241095830bf24a67353393e93e6ffe41">More...</a><br /></td></tr>
<tr class="separator:ga241095830bf24a67353393e93e6ffe41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae762d0b640c88c24ee8e6a5af9375710"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gae762d0b640c88c24ee8e6a5af9375710">DL_GPIO_initDigitalInputFeatures</a> (uint32_t pincmIndex, <a class="el" href="group___g_p_i_o.html#gaa1fff704ca7e5a5fe949190a548fbf6d">DL_GPIO_INVERSION</a> inversion, <a class="el" href="group___g_p_i_o.html#gaa0326a7dfd9b1bf2f5b8ece648766572">DL_GPIO_RESISTOR</a> internalResistor, <a class="el" href="group___g_p_i_o.html#ga8de8b6f18738862555f6443a68b2add0">DL_GPIO_HYSTERESIS</a> hysteresis, <a class="el" href="group___g_p_i_o.html#ga9103dc3316c3493251bc46cf4d139dcd">DL_GPIO_WAKEUP</a> wakeup)</td></tr>
<tr class="memdesc:gae762d0b640c88c24ee8e6a5af9375710"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures a pin as a GPIO input.  <a href="group___g_p_i_o.html#gae762d0b640c88c24ee8e6a5af9375710">More...</a><br /></td></tr>
<tr class="separator:gae762d0b640c88c24ee8e6a5af9375710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf8a6af57d49711e1a0d48fd6ef220d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga4cf8a6af57d49711e1a0d48fd6ef220d">DL_GPIO_initPeripheralFunction</a> (uint32_t pincmIndex, uint32_t function)</td></tr>
<tr class="memdesc:ga4cf8a6af57d49711e1a0d48fd6ef220d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a pin to operate with peripheral functionality.  <a href="group___g_p_i_o.html#ga4cf8a6af57d49711e1a0d48fd6ef220d">More...</a><br /></td></tr>
<tr class="separator:ga4cf8a6af57d49711e1a0d48fd6ef220d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5e403c486bc29ff9fe0600ca761b6a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gadf5e403c486bc29ff9fe0600ca761b6a">DL_GPIO_initPeripheralOutputFunction</a> (uint32_t pincmIndex, uint32_t function)</td></tr>
<tr class="memdesc:gadf5e403c486bc29ff9fe0600ca761b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a pin to operate with peripheral output functionality.  <a href="group___g_p_i_o.html#gadf5e403c486bc29ff9fe0600ca761b6a">More...</a><br /></td></tr>
<tr class="separator:gadf5e403c486bc29ff9fe0600ca761b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac100478d12ab127b783e71676a03ddda"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gac100478d12ab127b783e71676a03ddda">DL_GPIO_initPeripheralOutputFunctionFeatures</a> (uint32_t pincmIndex, uint32_t function, <a class="el" href="group___g_p_i_o.html#gaa1fff704ca7e5a5fe949190a548fbf6d">DL_GPIO_INVERSION</a> inversion, <a class="el" href="group___g_p_i_o.html#gaa0326a7dfd9b1bf2f5b8ece648766572">DL_GPIO_RESISTOR</a> internalResistor, <a class="el" href="group___g_p_i_o.html#gaa98eae7a331c6af67d870b255952d649">DL_GPIO_DRIVE_STRENGTH</a> driveStrength, <a class="el" href="group___g_p_i_o.html#ga52f1c39bc3eb6f6d3fbf2dfad325c4a2">DL_GPIO_HIZ</a> hiZ)</td></tr>
<tr class="memdesc:gac100478d12ab127b783e71676a03ddda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a pin to operate with peripheral output functionality with optional features.  <a href="group___g_p_i_o.html#gac100478d12ab127b783e71676a03ddda">More...</a><br /></td></tr>
<tr class="separator:gac100478d12ab127b783e71676a03ddda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1793b2e4e8e3bae6b90848d7f8214ad7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga1793b2e4e8e3bae6b90848d7f8214ad7">DL_GPIO_initPeripheralInputFunction</a> (uint32_t pincmIndex, uint32_t function)</td></tr>
<tr class="memdesc:ga1793b2e4e8e3bae6b90848d7f8214ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a pin to operate with peripheral input functionality.  <a href="group___g_p_i_o.html#ga1793b2e4e8e3bae6b90848d7f8214ad7">More...</a><br /></td></tr>
<tr class="separator:ga1793b2e4e8e3bae6b90848d7f8214ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd4a6fbc730577eb5215e3277d5615b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaafd4a6fbc730577eb5215e3277d5615b">DL_GPIO_initPeripheralInputFunctionFeatures</a> (uint32_t pincmIndex, uint32_t function, <a class="el" href="group___g_p_i_o.html#gaa1fff704ca7e5a5fe949190a548fbf6d">DL_GPIO_INVERSION</a> inversion, <a class="el" href="group___g_p_i_o.html#gaa0326a7dfd9b1bf2f5b8ece648766572">DL_GPIO_RESISTOR</a> internalResistor, <a class="el" href="group___g_p_i_o.html#ga8de8b6f18738862555f6443a68b2add0">DL_GPIO_HYSTERESIS</a> hysteresis, <a class="el" href="group___g_p_i_o.html#ga9103dc3316c3493251bc46cf4d139dcd">DL_GPIO_WAKEUP</a> wakeup)</td></tr>
<tr class="memdesc:gaafd4a6fbc730577eb5215e3277d5615b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a pin to operate with peripheral input functionality with optional features.  <a href="group___g_p_i_o.html#gaafd4a6fbc730577eb5215e3277d5615b">More...</a><br /></td></tr>
<tr class="separator:gaafd4a6fbc730577eb5215e3277d5615b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf378ff9ec04b2dc905566a5d501a846a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaf378ff9ec04b2dc905566a5d501a846a">DL_GPIO_initPeripheralAnalogFunction</a> (uint32_t pincmIndex)</td></tr>
<tr class="memdesc:gaf378ff9ec04b2dc905566a5d501a846a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a pin to operate with analog functionality.  <a href="group___g_p_i_o.html#gaf378ff9ec04b2dc905566a5d501a846a">More...</a><br /></td></tr>
<tr class="separator:gaf378ff9ec04b2dc905566a5d501a846a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab03ae91b211b32979d54484baae9ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga4ab03ae91b211b32979d54484baae9ba">DL_GPIO_enableWakeUp</a> (uint32_t pincmIndex)</td></tr>
<tr class="memdesc:ga4ab03ae91b211b32979d54484baae9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set GPIO pin's wakeup enable bit.  <a href="group___g_p_i_o.html#ga4ab03ae91b211b32979d54484baae9ba">More...</a><br /></td></tr>
<tr class="separator:ga4ab03ae91b211b32979d54484baae9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921dda4b641c7842f1c835c7291cd6a4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga921dda4b641c7842f1c835c7291cd6a4">DL_GPIO_disableWakeUp</a> (uint32_t pincmIndex)</td></tr>
<tr class="memdesc:ga921dda4b641c7842f1c835c7291cd6a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear GPIO pin's wakeup enable bit.  <a href="group___g_p_i_o.html#ga921dda4b641c7842f1c835c7291cd6a4">More...</a><br /></td></tr>
<tr class="separator:ga921dda4b641c7842f1c835c7291cd6a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1271ea61c36332516ac3e7b41a3612"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gade1271ea61c36332516ac3e7b41a3612">DL_GPIO_isWakeUpEnabled</a> (uint32_t pincmIndex)</td></tr>
<tr class="memdesc:gade1271ea61c36332516ac3e7b41a3612"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if GPIO pin's wake up bit is enabled.  <a href="group___g_p_i_o.html#gade1271ea61c36332516ac3e7b41a3612">More...</a><br /></td></tr>
<tr class="separator:gade1271ea61c36332516ac3e7b41a3612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f2d6988b06b367efc4e1e4f7caca9f5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga0f2d6988b06b367efc4e1e4f7caca9f5">DL_GPIO_setWakeupCompareValue</a> (uint32_t pincmIndex, <a class="el" href="group___g_p_i_o.html#gab17bed7cfb26f57135d1e49e1434b37f">DL_GPIO_WAKEUP_COMPARE_VALUE</a> value)</td></tr>
<tr class="memdesc:ga0f2d6988b06b367efc4e1e4f7caca9f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the compare value to use for wake for the specified pin.  <a href="group___g_p_i_o.html#ga0f2d6988b06b367efc4e1e4f7caca9f5">More...</a><br /></td></tr>
<tr class="separator:ga0f2d6988b06b367efc4e1e4f7caca9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942fdaf873949a7a7c63386a1f71fc5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___g_p_i_o.html#gab17bed7cfb26f57135d1e49e1434b37f">DL_GPIO_WAKEUP_COMPARE_VALUE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga942fdaf873949a7a7c63386a1f71fc5a">DL_GPIO_getWakeupCompareValue</a> (uint32_t pincmIndex)</td></tr>
<tr class="memdesc:ga942fdaf873949a7a7c63386a1f71fc5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the compare value to use for wake for the specified pin.  <a href="group___g_p_i_o.html#ga942fdaf873949a7a7c63386a1f71fc5a">More...</a><br /></td></tr>
<tr class="separator:ga942fdaf873949a7a7c63386a1f71fc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8652b9ce42f455802831043096041526"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga8652b9ce42f455802831043096041526">DL_GPIO_isWakeStateGenerated</a> (uint32_t pincmIndex)</td></tr>
<tr class="memdesc:ga8652b9ce42f455802831043096041526"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the GPIO pin's Wake State bit is active.  <a href="group___g_p_i_o.html#ga8652b9ce42f455802831043096041526">More...</a><br /></td></tr>
<tr class="separator:ga8652b9ce42f455802831043096041526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42aa9cb95e25e2b52ff12c20f0b9ca1f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga42aa9cb95e25e2b52ff12c20f0b9ca1f">DL_GPIO_readPins</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga42aa9cb95e25e2b52ff12c20f0b9ca1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a group of GPIO pins.  <a href="group___g_p_i_o.html#ga42aa9cb95e25e2b52ff12c20f0b9ca1f">More...</a><br /></td></tr>
<tr class="separator:ga42aa9cb95e25e2b52ff12c20f0b9ca1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac202acd64d045a84efc15cc80cdefa34"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gac202acd64d045a84efc15cc80cdefa34">DL_GPIO_writePins</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:gac202acd64d045a84efc15cc80cdefa34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a group of GPIO pins.  <a href="group___g_p_i_o.html#gac202acd64d045a84efc15cc80cdefa34">More...</a><br /></td></tr>
<tr class="separator:gac202acd64d045a84efc15cc80cdefa34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1c1e1eebac77bc9a52a69541d338df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga1f1c1e1eebac77bc9a52a69541d338df">DL_GPIO_writePinsVal</a> (GPIO_Regs *gpio, uint32_t pinsMask, uint32_t pinsVal)</td></tr>
<tr class="memdesc:ga1f1c1e1eebac77bc9a52a69541d338df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the value of one or more GPIO pins.  <a href="group___g_p_i_o.html#ga1f1c1e1eebac77bc9a52a69541d338df">More...</a><br /></td></tr>
<tr class="separator:ga1f1c1e1eebac77bc9a52a69541d338df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e81fd73d684b9cc9eda0ed75a04334"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga07e81fd73d684b9cc9eda0ed75a04334">DL_GPIO_setPins</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga07e81fd73d684b9cc9eda0ed75a04334"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a group of GPIO pins.  <a href="group___g_p_i_o.html#ga07e81fd73d684b9cc9eda0ed75a04334">More...</a><br /></td></tr>
<tr class="separator:ga07e81fd73d684b9cc9eda0ed75a04334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8504658362295a52c08d29e51fa4c3f1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga8504658362295a52c08d29e51fa4c3f1">DL_GPIO_clearPins</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga8504658362295a52c08d29e51fa4c3f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear a group of GPIO pins.  <a href="group___g_p_i_o.html#ga8504658362295a52c08d29e51fa4c3f1">More...</a><br /></td></tr>
<tr class="separator:ga8504658362295a52c08d29e51fa4c3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec85fce9eb0019c7beb9774dde55e5c7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaec85fce9eb0019c7beb9774dde55e5c7">DL_GPIO_togglePins</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:gaec85fce9eb0019c7beb9774dde55e5c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle a group of GPIO pins.  <a href="group___g_p_i_o.html#gaec85fce9eb0019c7beb9774dde55e5c7">More...</a><br /></td></tr>
<tr class="separator:gaec85fce9eb0019c7beb9774dde55e5c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9f1c6eb1bcef30e379484ae922a76b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga3e9f1c6eb1bcef30e379484ae922a76b">DL_GPIO_enableOutput</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga3e9f1c6eb1bcef30e379484ae922a76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable output on a group of GPIO pins.  <a href="group___g_p_i_o.html#ga3e9f1c6eb1bcef30e379484ae922a76b">More...</a><br /></td></tr>
<tr class="separator:ga3e9f1c6eb1bcef30e379484ae922a76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5724f009db27e5daaa2e961e0291f56d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga5724f009db27e5daaa2e961e0291f56d">DL_GPIO_disableOutput</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga5724f009db27e5daaa2e961e0291f56d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable output on a group of GPIO pins.  <a href="group___g_p_i_o.html#ga5724f009db27e5daaa2e961e0291f56d">More...</a><br /></td></tr>
<tr class="separator:ga5724f009db27e5daaa2e961e0291f56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d6f88504762396ddb77e7db6868e34"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaf5d6f88504762396ddb77e7db6868e34">DL_GPIO_enableDMAAccess</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:gaf5d6f88504762396ddb77e7db6868e34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA access on a group of pins.  <a href="group___g_p_i_o.html#gaf5d6f88504762396ddb77e7db6868e34">More...</a><br /></td></tr>
<tr class="separator:gaf5d6f88504762396ddb77e7db6868e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75420989d304fb617435f803d03edb1e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga75420989d304fb617435f803d03edb1e">DL_GPIO_disableDMAAccess</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga75420989d304fb617435f803d03edb1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA access on a group of pins.  <a href="group___g_p_i_o.html#ga75420989d304fb617435f803d03edb1e">More...</a><br /></td></tr>
<tr class="separator:ga75420989d304fb617435f803d03edb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393be7b4ec91964fc6b85e4bb023f783"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga393be7b4ec91964fc6b85e4bb023f783">DL_GPIO_isDMAccessEnabled</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga393be7b4ec91964fc6b85e4bb023f783"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA access is enabled on a group of pins.  <a href="group___g_p_i_o.html#ga393be7b4ec91964fc6b85e4bb023f783">More...</a><br /></td></tr>
<tr class="separator:ga393be7b4ec91964fc6b85e4bb023f783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac539815285a24e11db56b3e4d56b08c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gac539815285a24e11db56b3e4d56b08c6">DL_GPIO_setLowerPinsPolarity</a> (GPIO_Regs *gpio, uint32_t polarity)</td></tr>
<tr class="memdesc:gac539815285a24e11db56b3e4d56b08c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the polarity of all bits [0, 15] in the group of pins.  <a href="group___g_p_i_o.html#gac539815285a24e11db56b3e4d56b08c6">More...</a><br /></td></tr>
<tr class="separator:gac539815285a24e11db56b3e4d56b08c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fe2302becc4e6bade5f4f14196052f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gac5fe2302becc4e6bade5f4f14196052f">DL_GPIO_setUpperPinsPolarity</a> (GPIO_Regs *gpio, uint32_t polarity)</td></tr>
<tr class="memdesc:gac5fe2302becc4e6bade5f4f14196052f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the polarity of all bits [16, 31] in the group of pins.  <a href="group___g_p_i_o.html#gac5fe2302becc4e6bade5f4f14196052f">More...</a><br /></td></tr>
<tr class="separator:gac5fe2302becc4e6bade5f4f14196052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6c8896dbf4891cae95591b6f5280c0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaed6c8896dbf4891cae95591b6f5280c0">DL_GPIO_getLowerPinsPolarity</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:gaed6c8896dbf4891cae95591b6f5280c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the polarity of bits [0, 15] in the group of pins.  <a href="group___g_p_i_o.html#gaed6c8896dbf4891cae95591b6f5280c0">More...</a><br /></td></tr>
<tr class="separator:gaed6c8896dbf4891cae95591b6f5280c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d97dd7051f029f6e78d5ea9ff5ac65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga58d97dd7051f029f6e78d5ea9ff5ac65">DL_GPIO_getUpperPinsPolarity</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:ga58d97dd7051f029f6e78d5ea9ff5ac65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the polarity of bits [16, 31] in the group of pins.  <a href="group___g_p_i_o.html#ga58d97dd7051f029f6e78d5ea9ff5ac65">More...</a><br /></td></tr>
<tr class="separator:ga58d97dd7051f029f6e78d5ea9ff5ac65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9569d8b8075177d358c3a0ffc344d2d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gac9569d8b8075177d358c3a0ffc344d2d">DL_GPIO_setLowerPinsInputFilter</a> (GPIO_Regs *gpio, uint32_t filter)</td></tr>
<tr class="memdesc:gac9569d8b8075177d358c3a0ffc344d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the input filter of bits [0, 15] in the group of pins.  <a href="group___g_p_i_o.html#gac9569d8b8075177d358c3a0ffc344d2d">More...</a><br /></td></tr>
<tr class="separator:gac9569d8b8075177d358c3a0ffc344d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea5d0acf2dd260005031210d9de57cb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaaea5d0acf2dd260005031210d9de57cb">DL_GPIO_setUpperPinsInputFilter</a> (GPIO_Regs *gpio, uint32_t filter)</td></tr>
<tr class="memdesc:gaaea5d0acf2dd260005031210d9de57cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the input filter of bits [16, 31] in the group of pins.  <a href="group___g_p_i_o.html#gaaea5d0acf2dd260005031210d9de57cb">More...</a><br /></td></tr>
<tr class="separator:gaaea5d0acf2dd260005031210d9de57cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9585eb2c7477fead25622a50a41e18e6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga9585eb2c7477fead25622a50a41e18e6">DL_GPIO_getLowerPinsInputFilter</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:ga9585eb2c7477fead25622a50a41e18e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the input filter of bits [0, 15] in the group of pins.  <a href="group___g_p_i_o.html#ga9585eb2c7477fead25622a50a41e18e6">More...</a><br /></td></tr>
<tr class="separator:ga9585eb2c7477fead25622a50a41e18e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d530cacce26a97893f279af366f6d49"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga3d530cacce26a97893f279af366f6d49">DL_GPIO_getUpperPinsInputFilter</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:ga3d530cacce26a97893f279af366f6d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the input filter of bits [16, 31] in the group of pins.  <a href="group___g_p_i_o.html#ga3d530cacce26a97893f279af366f6d49">More...</a><br /></td></tr>
<tr class="separator:ga3d530cacce26a97893f279af366f6d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea88c14c5c1131fb2e51b41dc93330f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga6ea88c14c5c1131fb2e51b41dc93330f">DL_GPIO_enableGlobalFastWake</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:ga6ea88c14c5c1131fb2e51b41dc93330f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Global Fast Wake.  <a href="group___g_p_i_o.html#ga6ea88c14c5c1131fb2e51b41dc93330f">More...</a><br /></td></tr>
<tr class="separator:ga6ea88c14c5c1131fb2e51b41dc93330f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb23a9dd594a306c9ba7e899aba58d88"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gadb23a9dd594a306c9ba7e899aba58d88">DL_GPIO_disableGlobalFastWake</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:gadb23a9dd594a306c9ba7e899aba58d88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Global Fast Wake.  <a href="group___g_p_i_o.html#gadb23a9dd594a306c9ba7e899aba58d88">More...</a><br /></td></tr>
<tr class="separator:gadb23a9dd594a306c9ba7e899aba58d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad393f7c2285d04741b7ccbb53da67fcf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gad393f7c2285d04741b7ccbb53da67fcf">DL_GPIO_enableFastWakePins</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:gad393f7c2285d04741b7ccbb53da67fcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fast wake for pins.  <a href="group___g_p_i_o.html#gad393f7c2285d04741b7ccbb53da67fcf">More...</a><br /></td></tr>
<tr class="separator:gad393f7c2285d04741b7ccbb53da67fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7296ff57b3d12dcc813712ad7f838f5c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga7296ff57b3d12dcc813712ad7f838f5c">DL_GPIO_disableFastWakePins</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga7296ff57b3d12dcc813712ad7f838f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable fast wake for pins.  <a href="group___g_p_i_o.html#ga7296ff57b3d12dcc813712ad7f838f5c">More...</a><br /></td></tr>
<tr class="separator:ga7296ff57b3d12dcc813712ad7f838f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga619a72604d884940361b37b609c4e49f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga619a72604d884940361b37b609c4e49f">DL_GPIO_enableHiZ</a> (uint32_t pincmIndex)</td></tr>
<tr class="memdesc:ga619a72604d884940361b37b609c4e49f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Hi-Z for the pin.  <a href="group___g_p_i_o.html#ga619a72604d884940361b37b609c4e49f">More...</a><br /></td></tr>
<tr class="separator:ga619a72604d884940361b37b609c4e49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2dbe1e7b5081b44bfacf45197cb122"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gacd2dbe1e7b5081b44bfacf45197cb122">DL_GPIO_disableHiZ</a> (uint32_t pincmIndex)</td></tr>
<tr class="memdesc:gacd2dbe1e7b5081b44bfacf45197cb122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Hi-Z for the pin.  <a href="group___g_p_i_o.html#gacd2dbe1e7b5081b44bfacf45197cb122">More...</a><br /></td></tr>
<tr class="separator:gacd2dbe1e7b5081b44bfacf45197cb122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56386738e02447ed35b95b6b9c1d93bc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga56386738e02447ed35b95b6b9c1d93bc">DL_GPIO_getEnabledFastWakePins</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga56386738e02447ed35b95b6b9c1d93bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which pins have fast wake feature enabled.  <a href="group___g_p_i_o.html#ga56386738e02447ed35b95b6b9c1d93bc">More...</a><br /></td></tr>
<tr class="separator:ga56386738e02447ed35b95b6b9c1d93bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77a5f12e5b31258b858186aababdd2bf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga77a5f12e5b31258b858186aababdd2bf">DL_GPIO_enableInterrupt</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga77a5f12e5b31258b858186aababdd2bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable GPIO interrupts.  <a href="group___g_p_i_o.html#ga77a5f12e5b31258b858186aababdd2bf">More...</a><br /></td></tr>
<tr class="separator:ga77a5f12e5b31258b858186aababdd2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b029c7edbab6d8b1338f19ab1aeb35d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga1b029c7edbab6d8b1338f19ab1aeb35d">DL_GPIO_disableInterrupt</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga1b029c7edbab6d8b1338f19ab1aeb35d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPIO interrupts.  <a href="group___g_p_i_o.html#ga1b029c7edbab6d8b1338f19ab1aeb35d">More...</a><br /></td></tr>
<tr class="separator:ga1b029c7edbab6d8b1338f19ab1aeb35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44726964854a6d8cb3102ac43b3d213"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gaa44726964854a6d8cb3102ac43b3d213">DL_GPIO_getEnabledInterrupts</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:gaa44726964854a6d8cb3102ac43b3d213"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which GPIO interrupts are enabled.  <a href="group___g_p_i_o.html#gaa44726964854a6d8cb3102ac43b3d213">More...</a><br /></td></tr>
<tr class="separator:gaa44726964854a6d8cb3102ac43b3d213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6260395073ee22139ba7413ee3aa8e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga5c6260395073ee22139ba7413ee3aa8e">DL_GPIO_getEnabledInterruptStatus</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga5c6260395073ee22139ba7413ee3aa8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled GPIO interrupts.  <a href="group___g_p_i_o.html#ga5c6260395073ee22139ba7413ee3aa8e">More...</a><br /></td></tr>
<tr class="separator:ga5c6260395073ee22139ba7413ee3aa8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c7c2101d27f3fee2137bed9b949a405"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga2c7c2101d27f3fee2137bed9b949a405">DL_GPIO_setInterrupt</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga2c7c2101d27f3fee2137bed9b949a405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set interrupt flag of any GPIO.  <a href="group___g_p_i_o.html#ga2c7c2101d27f3fee2137bed9b949a405">More...</a><br /></td></tr>
<tr class="separator:ga2c7c2101d27f3fee2137bed9b949a405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419e36f7e23497230a34b13c2c420a70"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga419e36f7e23497230a34b13c2c420a70">DL_GPIO_getRawInterruptStatus</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga419e36f7e23497230a34b13c2c420a70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any GPIO interrupt.  <a href="group___g_p_i_o.html#ga419e36f7e23497230a34b13c2c420a70">More...</a><br /></td></tr>
<tr class="separator:ga419e36f7e23497230a34b13c2c420a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4c528b1717d0e1ae927aded65c971f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___g_p_i_o.html#gaae0fa4ddc593efbd9f80f4332932e62f">DL_GPIO_IIDX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga7f4c528b1717d0e1ae927aded65c971f">DL_GPIO_getPendingInterrupt</a> (GPIO_Regs *gpio)</td></tr>
<tr class="memdesc:ga7f4c528b1717d0e1ae927aded65c971f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending GPIO interrupt.  <a href="group___g_p_i_o.html#ga7f4c528b1717d0e1ae927aded65c971f">More...</a><br /></td></tr>
<tr class="separator:ga7f4c528b1717d0e1ae927aded65c971f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d501968a4c27be7bd74b46b12e8631b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga9d501968a4c27be7bd74b46b12e8631b">DL_GPIO_clearInterruptStatus</a> (GPIO_Regs *gpio, uint32_t pins)</td></tr>
<tr class="memdesc:ga9d501968a4c27be7bd74b46b12e8631b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending GPIO interrupts.  <a href="group___g_p_i_o.html#ga9d501968a4c27be7bd74b46b12e8631b">More...</a><br /></td></tr>
<tr class="separator:ga9d501968a4c27be7bd74b46b12e8631b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75602cdee4699ecf771521dfd3900887"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga75602cdee4699ecf771521dfd3900887">DL_GPIO_configSubscriber</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga6729a4e25dc515223eb8cc560aac9092">DL_GPIO_SUBSCRIBER_INDEX</a> index, <a class="el" href="group___g_p_i_o.html#gad6f6f4a4228b2c136b95e41c08051211">DL_GPIO_SUBSCRIBER_OUT_POLICY</a> policy, <a class="el" href="group___g_p_i_o.html#gabe7b75a82c8bf0d3cbdce0706ec0899b">DL_GPIO_SUBSCRIBERx_PIN</a> pinIndex)</td></tr>
<tr class="memdesc:ga75602cdee4699ecf771521dfd3900887"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures GPIO subscriber. This API preserves enable/disbale status of subscriber.  <a href="group___g_p_i_o.html#ga75602cdee4699ecf771521dfd3900887">More...</a><br /></td></tr>
<tr class="separator:ga75602cdee4699ecf771521dfd3900887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1fc49e9fa9a37078c3fcba2450f691"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga0e1fc49e9fa9a37078c3fcba2450f691">DL_GPIO_enableSubscriber</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga6729a4e25dc515223eb8cc560aac9092">DL_GPIO_SUBSCRIBER_INDEX</a> index)</td></tr>
<tr class="memdesc:ga0e1fc49e9fa9a37078c3fcba2450f691"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables GPIO subscriber.  <a href="group___g_p_i_o.html#ga0e1fc49e9fa9a37078c3fcba2450f691">More...</a><br /></td></tr>
<tr class="separator:ga0e1fc49e9fa9a37078c3fcba2450f691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2bc7303fb6a7e287dea173aa91a7ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga0e2bc7303fb6a7e287dea173aa91a7ad">DL_GPIO_disableSubscriber</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga6729a4e25dc515223eb8cc560aac9092">DL_GPIO_SUBSCRIBER_INDEX</a> index)</td></tr>
<tr class="memdesc:ga0e2bc7303fb6a7e287dea173aa91a7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables GPIO subscriber.  <a href="group___g_p_i_o.html#ga0e2bc7303fb6a7e287dea173aa91a7ad">More...</a><br /></td></tr>
<tr class="separator:ga0e2bc7303fb6a7e287dea173aa91a7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga839cfa293a104f879540245210c1d519"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga839cfa293a104f879540245210c1d519">DL_GPIO_isSubscriberEnabled</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga6729a4e25dc515223eb8cc560aac9092">DL_GPIO_SUBSCRIBER_INDEX</a> index)</td></tr>
<tr class="memdesc:ga839cfa293a104f879540245210c1d519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if GPIO subscriber is enabled.  <a href="group___g_p_i_o.html#ga839cfa293a104f879540245210c1d519">More...</a><br /></td></tr>
<tr class="separator:ga839cfa293a104f879540245210c1d519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd88a1a7f194b1d710aa0ed7551abeb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga7cd88a1a7f194b1d710aa0ed7551abeb">DL_GPIO_setPublisherChanID</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#gad741d19cb9f624ab7d4eb1a8907be14c">DL_GPIO_PUBLISHER_INDEX</a> index, uint8_t chanID)</td></tr>
<tr class="memdesc:ga7cd88a1a7f194b1d710aa0ed7551abeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the event publisher channel id.  <a href="group___g_p_i_o.html#ga7cd88a1a7f194b1d710aa0ed7551abeb">More...</a><br /></td></tr>
<tr class="separator:ga7cd88a1a7f194b1d710aa0ed7551abeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c91407404c71c41dfd2d22dc9193c5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga05c91407404c71c41dfd2d22dc9193c5">DL_GPIO_getPublisherChanID</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#gad741d19cb9f624ab7d4eb1a8907be14c">DL_GPIO_PUBLISHER_INDEX</a> index)</td></tr>
<tr class="memdesc:ga05c91407404c71c41dfd2d22dc9193c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the event publisher channel id.  <a href="group___g_p_i_o.html#ga05c91407404c71c41dfd2d22dc9193c5">More...</a><br /></td></tr>
<tr class="separator:ga05c91407404c71c41dfd2d22dc9193c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga771cb01c227ea55eb6ffba8e92016638"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga771cb01c227ea55eb6ffba8e92016638">DL_GPIO_setSubscriberChanID</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga6729a4e25dc515223eb8cc560aac9092">DL_GPIO_SUBSCRIBER_INDEX</a> index, uint8_t chanID)</td></tr>
<tr class="memdesc:ga771cb01c227ea55eb6ffba8e92016638"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the event subscriber channel id.  <a href="group___g_p_i_o.html#ga771cb01c227ea55eb6ffba8e92016638">More...</a><br /></td></tr>
<tr class="separator:ga771cb01c227ea55eb6ffba8e92016638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fe7fee9eea14a1be1f026bc95f783ae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga9fe7fee9eea14a1be1f026bc95f783ae">DL_GPIO_getSubscriberChanID</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga6729a4e25dc515223eb8cc560aac9092">DL_GPIO_SUBSCRIBER_INDEX</a> index)</td></tr>
<tr class="memdesc:ga9fe7fee9eea14a1be1f026bc95f783ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the event subscriber channel id.  <a href="group___g_p_i_o.html#ga9fe7fee9eea14a1be1f026bc95f783ae">More...</a><br /></td></tr>
<tr class="separator:ga9fe7fee9eea14a1be1f026bc95f783ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3df8e5f75f715749525c3ef060ef79d4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga3df8e5f75f715749525c3ef060ef79d4">DL_GPIO_enableEvents</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga7e06eea4b755c1880770c8044b232ae0">DL_GPIO_EVENT_ROUTE</a> index, uint32_t pins)</td></tr>
<tr class="memdesc:ga3df8e5f75f715749525c3ef060ef79d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables GPIO events.  <a href="group___g_p_i_o.html#ga3df8e5f75f715749525c3ef060ef79d4">More...</a><br /></td></tr>
<tr class="separator:ga3df8e5f75f715749525c3ef060ef79d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac007b7ff8c10abe32c0ee02bbf8a14ad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gac007b7ff8c10abe32c0ee02bbf8a14ad">DL_GPIO_disableEvents</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga7e06eea4b755c1880770c8044b232ae0">DL_GPIO_EVENT_ROUTE</a> index, uint32_t pins)</td></tr>
<tr class="memdesc:gac007b7ff8c10abe32c0ee02bbf8a14ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable GPIO events.  <a href="group___g_p_i_o.html#gac007b7ff8c10abe32c0ee02bbf8a14ad">More...</a><br /></td></tr>
<tr class="separator:gac007b7ff8c10abe32c0ee02bbf8a14ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb8969a8375465702d4eeac1a67fc65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga3bb8969a8375465702d4eeac1a67fc65">DL_GPIO_getEnabledEvents</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga7e06eea4b755c1880770c8044b232ae0">DL_GPIO_EVENT_ROUTE</a> index, uint32_t pins)</td></tr>
<tr class="memdesc:ga3bb8969a8375465702d4eeac1a67fc65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which GPIO events are enabled.  <a href="group___g_p_i_o.html#ga3bb8969a8375465702d4eeac1a67fc65">More...</a><br /></td></tr>
<tr class="separator:ga3bb8969a8375465702d4eeac1a67fc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8183651e4996ea569b94e008aeb0e92b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#ga8183651e4996ea569b94e008aeb0e92b">DL_GPIO_getEnabledEventStatus</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga7e06eea4b755c1880770c8044b232ae0">DL_GPIO_EVENT_ROUTE</a> index, uint32_t pins)</td></tr>
<tr class="memdesc:ga8183651e4996ea569b94e008aeb0e92b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if any of the GPIO events which were previously enabled are pending.  <a href="group___g_p_i_o.html#ga8183651e4996ea569b94e008aeb0e92b">More...</a><br /></td></tr>
<tr class="separator:ga8183651e4996ea569b94e008aeb0e92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6eb3c83f0c09039960be967012bef6b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o.html#gae6eb3c83f0c09039960be967012bef6b">DL_GPIO_clearEventStatus</a> (GPIO_Regs *gpio, <a class="el" href="group___g_p_i_o.html#ga7e06eea4b755c1880770c8044b232ae0">DL_GPIO_EVENT_ROUTE</a> index, uint32_t pins)</td></tr>
<tr class="memdesc:gae6eb3c83f0c09039960be967012bef6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending GPIO event.  <a href="group___g_p_i_o.html#gae6eb3c83f0c09039960be967012bef6b">More...</a><br /></td></tr>
<tr class="separator:gae6eb3c83f0c09039960be967012bef6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml"> Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
