TimeQuest Timing Analyzer report for testPattern
Mon Dec 02 14:44:16 2013
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'y[0]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Setup: 'Draw3by3:inst2|enCursor[0]'
 14. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'y[0]'
 16. Slow Model Hold: 'CLOCK_50'
 17. Slow Model Hold: 'Draw3by3:inst2|enCursor[0]'
 18. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 19. Slow Model Minimum Pulse Width: 'Draw3by3:inst2|enCursor[0]'
 20. Slow Model Minimum Pulse Width: 'y[0]'
 21. Slow Model Minimum Pulse Width: 'CLOCK_50'
 22. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'y[0]'
 33. Fast Model Setup: 'Draw3by3:inst2|enCursor[0]'
 34. Fast Model Setup: 'CLOCK_50'
 35. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 36. Fast Model Hold: 'y[0]'
 37. Fast Model Hold: 'CLOCK_50'
 38. Fast Model Hold: 'Draw3by3:inst2|enCursor[0]'
 39. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 40. Fast Model Minimum Pulse Width: 'Draw3by3:inst2|enCursor[0]'
 41. Fast Model Minimum Pulse Width: 'y[0]'
 42. Fast Model Minimum Pulse Width: 'CLOCK_50'
 43. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; testPattern                                                     ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; Draw3by3:inst2|enCursor[0]            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { Draw3by3:inst2|enCursor[0] }            ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
; y[0]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { y[0] }                                  ;
+---------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                        ;
+------------+-----------------+---------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note                    ;
+------------+-----------------+---------------------------------------+-------------------------+
; 112.47 MHz ; 112.47 MHz      ; CLOCK_50                              ;                         ;
; 141.1 MHz  ; 141.1 MHz       ; VGA|mypll|altpll_component|pll|clk[0] ;                         ;
; 244.56 MHz ; 101.28 MHz      ; y[0]                                  ; limit due to hold check ;
; 345.07 MHz ; 345.07 MHz      ; Draw3by3:inst2|enCursor[0]            ;                         ;
+------------+-----------------+---------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; y[0]                                  ; -7.056 ; -126.966      ;
; CLOCK_50                              ; -6.966 ; -1613.526     ;
; Draw3by3:inst2|enCursor[0]            ; -6.469 ; -85.895       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 32.913 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; y[0]                                  ; -4.937 ; -51.090       ;
; CLOCK_50                              ; -2.521 ; -60.501       ;
; Draw3by3:inst2|enCursor[0]            ; -1.999 ; -21.343       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.517  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; Draw3by3:inst2|enCursor[0]            ; 0.500  ; 0.000         ;
; y[0]                                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'y[0]'                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg0  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg1  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg2  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg3  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg4  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg5  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg6  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg7  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg8  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg9  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg10 ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.056 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg11 ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.520      ; 8.094      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg0    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg1    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg2    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg3    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg4    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg5    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg6    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg7    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg8    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg9    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg10   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.016 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg11   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 8.045      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg0  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg1  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg2  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg3  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg4  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg5  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg6  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg7  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg8  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg9  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg10 ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -7.015 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg11 ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.500      ; 8.033      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg0     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg1     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg2     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg3     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg4     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg5     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg6     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg7     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg8     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg9     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg10    ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.998 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg11    ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.468      ; 7.969      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg0  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg1  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg2  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg3  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg4  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg5  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg6  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg7  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg8  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg9  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg10 ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.925 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg11 ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.511      ; 7.939      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg0   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg0   ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg1   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg2   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg3   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg4   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg5   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg6   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg7   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg8   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg9   ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg10  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg11  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.517      ; 7.955      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg1   ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg2   ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg3   ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg4   ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg5   ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg6   ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg7   ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg8   ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg9   ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg10  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.920 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg11  ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.482      ; 7.905      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg0     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg1     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg2     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg3     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg4     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg5     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg6     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg7     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg8     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg9     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg10    ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.918 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg11    ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.502      ; 7.923      ;
; -6.905 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a4~porta_address_reg0   ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.505      ; 7.961      ;
; -6.905 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a4~porta_address_reg1   ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.505      ; 7.961      ;
; -6.905 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a4~porta_address_reg2   ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.505      ; 7.961      ;
; -6.905 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a4~porta_address_reg3   ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 1.505      ; 7.961      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                          ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.966 ; timerSpeedReg[7]  ; Draw3by3:inst2|delay[25]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 5.250      ;
; -6.895 ; timerSpeedReg[7]  ; Draw3by3:inst2|delay[24]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 5.179      ;
; -6.824 ; timerSpeedReg[7]  ; Draw3by3:inst2|delay[23]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 5.108      ;
; -6.808 ; timerSpeedReg[17] ; Draw3by3:inst2|delay[25]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.713     ; 5.131      ;
; -6.761 ; timerSpeedReg[6]  ; Draw3by3:inst2|delay[25]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 5.045      ;
; -6.753 ; timerSpeedReg[7]  ; Draw3by3:inst2|delay[22]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 5.037      ;
; -6.737 ; timerSpeedReg[17] ; Draw3by3:inst2|delay[24]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.713     ; 5.060      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -1.414     ; 5.766      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.715 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.782      ;
; -6.690 ; timerSpeedReg[6]  ; Draw3by3:inst2|delay[24]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 4.974      ;
; -6.682 ; timerSpeedReg[7]  ; Draw3by3:inst2|delay[21]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 4.966      ;
; -6.666 ; timerSpeedReg[17] ; Draw3by3:inst2|delay[23]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.713     ; 4.989      ;
; -6.662 ; timerSpeedReg[13] ; Draw3by3:inst2|delay[25]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.751     ; 4.947      ;
; -6.626 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_we_reg       ; y[0]         ; CLOCK_50    ; 0.500        ; -1.428     ; 5.663      ;
; -6.619 ; timerSpeedReg[6]  ; Draw3by3:inst2|delay[23]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 4.903      ;
; -6.598 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_we_reg       ; y[0]         ; CLOCK_50    ; 0.500        ; -1.418     ; 5.645      ;
; -6.595 ; timerSpeedReg[17] ; Draw3by3:inst2|delay[22]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.713     ; 4.918      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 1.000        ; -1.793     ; 5.766      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.594 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 1.000        ; -1.777     ; 5.782      ;
; -6.591 ; timerSpeedReg[13] ; Draw3by3:inst2|delay[24]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.751     ; 4.876      ;
; -6.577 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.648      ;
; -6.576 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -1.391     ; 5.650      ;
; -6.548 ; timerSpeedReg[6]  ; Draw3by3:inst2|delay[22]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 4.832      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -1.412     ; 5.592      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.539 ; y_[4]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 0.500        ; -1.396     ; 5.608      ;
; -6.524 ; timerSpeedReg[17] ; Draw3by3:inst2|delay[21]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.713     ; 4.847      ;
; -6.523 ; timerSpeedReg[7]  ; Draw3by3:inst2|delay[20]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 4.807      ;
; -6.520 ; timerSpeedReg[13] ; Draw3by3:inst2|delay[23]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.751     ; 4.805      ;
; -6.505 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_we_reg       ; y[0]         ; CLOCK_50    ; 1.000        ; -1.807     ; 5.663      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -1.413     ; 5.551      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.499 ; y_[2]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 0.500        ; -1.397     ; 5.567      ;
; -6.498 ; timerSpeedReg[9]  ; Draw3by3:inst2|delay[25]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 4.782      ;
; -6.477 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_we_reg       ; y[0]         ; CLOCK_50    ; 1.000        ; -1.797     ; 5.645      ;
; -6.477 ; timerSpeedReg[6]  ; Draw3by3:inst2|delay[21]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -2.752     ; 4.761      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -1.410     ; 5.512      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.457 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 0.500        ; -1.394     ; 5.528      ;
; -6.456 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_we_reg        ; y[0]         ; CLOCK_50    ; 1.000        ; -1.773     ; 5.648      ;
; -6.455 ; y_[0]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_we_reg        ; y[0]         ; CLOCK_50    ; 1.000        ; -1.770     ; 5.650      ;
; -6.454 ; y_[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.521      ;
; -6.454 ; y_[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -1.414     ; 5.505      ;
; -6.454 ; y_[3]             ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -1.398     ; 5.521      ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Draw3by3:inst2|enCursor[0]'                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------+--------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node   ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------+--------------+----------------------------+--------------+------------+------------+
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg0  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg1  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg2  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg3  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg4  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg5  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg6  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg7  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg8  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg9  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg10 ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.469 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg11 ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.607      ; 8.094      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg0    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg1    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg2    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg3    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg4    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg5    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg6    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg7    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg8    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg9    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg10   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.429 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg11   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 8.045      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg0  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg1  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg2  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg3  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg4  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg5  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg6  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg7  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg8  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg9  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg10 ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.428 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg11 ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.587      ; 8.033      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg0     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg1     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg2     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg3     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg4     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg5     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg6     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg7     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg8     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg9     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg10    ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.411 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg11    ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.555      ; 7.969      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg0  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg1  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg2  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg3  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg4  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg5  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg6  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg7  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg8  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg9  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg10 ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.338 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg11 ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.598      ; 7.939      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg0   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg0   ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg1   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg2   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg3   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg4   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg5   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg6   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg7   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg8   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg9   ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg10  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a2~porta_address_reg11  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.604      ; 7.955      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg1   ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg2   ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg3   ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg4   ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg5   ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg6   ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg7   ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg8   ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg9   ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg10  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.333 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg11  ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.569      ; 7.905      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg0     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg1     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg2     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg3     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg4     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg5     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg6     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg7     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg8     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg9     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg10    ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.331 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg11    ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.589      ; 7.923      ;
; -6.318 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a4~porta_address_reg0   ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.592      ; 7.961      ;
; -6.318 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a4~porta_address_reg1   ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.592      ; 7.961      ;
; -6.318 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a4~porta_address_reg2   ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.592      ; 7.961      ;
; -6.318 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a4~porta_address_reg3   ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 1.592      ; 7.961      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------+--------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.913 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.032      ; 7.084      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 32.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 7.072      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.121 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.873      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.153 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.861      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.159 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.039      ; 6.845      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.182 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.812      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.214 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.800      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.225 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 6.789      ;
; 33.296 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.698      ;
; 33.296 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.698      ;
; 33.296 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.698      ;
; 33.296 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.029      ; 6.698      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'y[0]'                                                                                                                     ;
+--------+----------------------------+-------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node           ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------+----------------------------+-------------+--------------+------------+------------+
; -4.937 ; y[0]                       ; l                 ; y[0]                       ; y[0]        ; 0.000        ; 6.719      ; 2.032      ;
; -4.437 ; y[0]                       ; l                 ; y[0]                       ; y[0]        ; -0.500       ; 6.719      ; 2.032      ;
; -3.192 ; y[0]                       ; Y[1]              ; y[0]                       ; y[0]        ; 0.000        ; 5.103      ; 2.161      ;
; -3.072 ; y[0]                       ; Y[2]              ; y[0]                       ; y[0]        ; 0.000        ; 5.115      ; 2.293      ;
; -2.926 ; y[0]                       ; Y[0]              ; y[0]                       ; y[0]        ; 0.000        ; 5.109      ; 2.433      ;
; -2.692 ; y[0]                       ; Y[1]              ; y[0]                       ; y[0]        ; -0.500       ; 5.103      ; 2.161      ;
; -2.572 ; y[0]                       ; Y[2]              ; y[0]                       ; y[0]        ; -0.500       ; 5.115      ; 2.293      ;
; -2.535 ; y[0]                       ; nReg[2]           ; y[0]                       ; y[0]        ; 0.000        ; 5.913      ; 3.628      ;
; -2.426 ; y[0]                       ; Y[0]              ; y[0]                       ; y[0]        ; -0.500       ; 5.109      ; 2.433      ;
; -2.389 ; y[0]                       ; nReg[1]           ; y[0]                       ; y[0]        ; 0.000        ; 5.775      ; 3.636      ;
; -2.291 ; y[0]                       ; x_[4]             ; y[0]                       ; y[0]        ; 0.000        ; 4.432      ; 2.391      ;
; -2.189 ; y[0]                       ; color_[0]         ; y[0]                       ; y[0]        ; 0.000        ; 4.599      ; 2.660      ;
; -2.150 ; y[0]                       ; x_[0]             ; y[0]                       ; y[0]        ; 0.000        ; 4.465      ; 2.565      ;
; -2.072 ; y[0]                       ; x_[1]             ; y[0]                       ; y[0]        ; 0.000        ; 4.498      ; 2.676      ;
; -2.057 ; y[0]                       ; x_[2]             ; y[0]                       ; y[0]        ; 0.000        ; 4.591      ; 2.784      ;
; -2.035 ; y[0]                       ; nReg[2]           ; y[0]                       ; y[0]        ; -0.500       ; 5.913      ; 3.628      ;
; -1.912 ; y[0]                       ; x_[4]             ; y[0]                       ; y[0]        ; 0.000        ; 4.053      ; 2.391      ;
; -1.889 ; y[0]                       ; nReg[1]           ; y[0]                       ; y[0]        ; -0.500       ; 5.775      ; 3.636      ;
; -1.810 ; y[0]                       ; color_[0]         ; y[0]                       ; y[0]        ; 0.000        ; 4.220      ; 2.660      ;
; -1.791 ; y[0]                       ; x_[4]             ; y[0]                       ; y[0]        ; -0.500       ; 4.432      ; 2.391      ;
; -1.771 ; y[0]                       ; x_[0]             ; y[0]                       ; y[0]        ; 0.000        ; 4.086      ; 2.565      ;
; -1.693 ; y[0]                       ; x_[1]             ; y[0]                       ; y[0]        ; 0.000        ; 4.119      ; 2.676      ;
; -1.689 ; y[0]                       ; color_[0]         ; y[0]                       ; y[0]        ; -0.500       ; 4.599      ; 2.660      ;
; -1.678 ; y[0]                       ; x_[2]             ; y[0]                       ; y[0]        ; 0.000        ; 4.212      ; 2.784      ;
; -1.650 ; y[0]                       ; x_[0]             ; y[0]                       ; y[0]        ; -0.500       ; 4.465      ; 2.565      ;
; -1.573 ; y[0]                       ; x_[7]             ; y[0]                       ; y[0]        ; 0.000        ; 4.527      ; 3.204      ;
; -1.572 ; y[0]                       ; x_[1]             ; y[0]                       ; y[0]        ; -0.500       ; 4.498      ; 2.676      ;
; -1.562 ; y[0]                       ; x_[6]             ; y[0]                       ; y[0]        ; 0.000        ; 4.524      ; 3.212      ;
; -1.557 ; y[0]                       ; x_[5]             ; y[0]                       ; y[0]        ; 0.000        ; 4.525      ; 3.218      ;
; -1.557 ; y[0]                       ; x_[2]             ; y[0]                       ; y[0]        ; -0.500       ; 4.591      ; 2.784      ;
; -1.548 ; y[0]                       ; x_[3]             ; y[0]                       ; y[0]        ; 0.000        ; 4.471      ; 3.173      ;
; -1.539 ; y[0]                       ; color_[2]         ; y[0]                       ; y[0]        ; 0.000        ; 4.619      ; 3.330      ;
; -1.450 ; y[0]                       ; y_[4]             ; y[0]                       ; y[0]        ; 0.000        ; 4.546      ; 3.346      ;
; -1.419 ; y[0]                       ; y_[3]             ; y[0]                       ; y[0]        ; 0.000        ; 4.548      ; 3.379      ;
; -1.412 ; y[0]                       ; x_[4]             ; y[0]                       ; y[0]        ; -0.500       ; 4.053      ; 2.391      ;
; -1.339 ; Draw3by3:inst2|enCursor[0] ; color_[0]         ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.599      ; 3.510      ;
; -1.335 ; controlTimer.111_964       ; Y[2]              ; y[0]                       ; y[0]        ; 0.000        ; 3.152      ; 1.817      ;
; -1.310 ; y[0]                       ; color_[0]         ; y[0]                       ; y[0]        ; -0.500       ; 4.220      ; 2.660      ;
; -1.295 ; Draw3by3:inst2|enCursor[0] ; x_[3]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.471      ; 3.426      ;
; -1.271 ; y[0]                       ; x_[0]             ; y[0]                       ; y[0]        ; -0.500       ; 4.086      ; 2.565      ;
; -1.205 ; y[0]                       ; y_[2]             ; y[0]                       ; y[0]        ; 0.000        ; 4.547      ; 3.592      ;
; -1.194 ; y[0]                       ; x_[7]             ; y[0]                       ; y[0]        ; 0.000        ; 4.148      ; 3.204      ;
; -1.193 ; y[0]                       ; x_[1]             ; y[0]                       ; y[0]        ; -0.500       ; 4.119      ; 2.676      ;
; -1.183 ; y[0]                       ; x_[6]             ; y[0]                       ; y[0]        ; 0.000        ; 4.145      ; 3.212      ;
; -1.178 ; y[0]                       ; x_[2]             ; y[0]                       ; y[0]        ; -0.500       ; 4.212      ; 2.784      ;
; -1.178 ; y[0]                       ; x_[5]             ; y[0]                       ; y[0]        ; 0.000        ; 4.146      ; 3.218      ;
; -1.176 ; y[0]                       ; y_[0]             ; y[0]                       ; y[0]        ; 0.000        ; 4.548      ; 3.622      ;
; -1.169 ; y[0]                       ; x_[3]             ; y[0]                       ; y[0]        ; 0.000        ; 4.092      ; 3.173      ;
; -1.160 ; y[0]                       ; color_[2]         ; y[0]                       ; y[0]        ; 0.000        ; 4.240      ; 3.330      ;
; -1.115 ; level.011_1271             ; timerSpeedReg[9]  ; y[0]                       ; y[0]        ; 0.000        ; 3.846      ; 2.731      ;
; -1.113 ; y[0]                       ; y_[1]             ; y[0]                       ; y[0]        ; 0.000        ; 4.547      ; 3.684      ;
; -1.106 ; y[0]                       ; color_[1]         ; y[0]                       ; y[0]        ; 0.000        ; 4.619      ; 3.763      ;
; -1.073 ; y[0]                       ; x_[7]             ; y[0]                       ; y[0]        ; -0.500       ; 4.527      ; 3.204      ;
; -1.071 ; y[0]                       ; y_[4]             ; y[0]                       ; y[0]        ; 0.000        ; 4.167      ; 3.346      ;
; -1.062 ; y[0]                       ; x_[6]             ; y[0]                       ; y[0]        ; -0.500       ; 4.524      ; 3.212      ;
; -1.057 ; y[0]                       ; x_[5]             ; y[0]                       ; y[0]        ; -0.500       ; 4.525      ; 3.218      ;
; -1.048 ; y[0]                       ; x_[3]             ; y[0]                       ; y[0]        ; -0.500       ; 4.471      ; 3.173      ;
; -1.040 ; y[0]                       ; y_[3]             ; y[0]                       ; y[0]        ; 0.000        ; 4.169      ; 3.379      ;
; -1.039 ; y[0]                       ; color_[2]         ; y[0]                       ; y[0]        ; -0.500       ; 4.619      ; 3.330      ;
; -1.001 ; level.001_1284             ; timerSpeedReg[17] ; y[0]                       ; y[0]        ; 0.000        ; 2.950      ; 1.949      ;
; -0.985 ; controlTimer.001_976       ; Y[1]              ; y[0]                       ; y[0]        ; 0.000        ; 3.145      ; 2.160      ;
; -0.967 ; level.011_1271             ; timerSpeedReg[13] ; y[0]                       ; y[0]        ; 0.000        ; 3.845      ; 2.878      ;
; -0.960 ; Draw3by3:inst2|enCursor[0] ; color_[0]         ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.220      ; 3.510      ;
; -0.950 ; y[0]                       ; y_[4]             ; y[0]                       ; y[0]        ; -0.500       ; 4.546      ; 3.346      ;
; -0.943 ; level.011_1271             ; timerSpeedReg[7]  ; y[0]                       ; y[0]        ; 0.000        ; 3.846      ; 2.903      ;
; -0.943 ; level.011_1271             ; timerSpeedReg[6]  ; y[0]                       ; y[0]        ; 0.000        ; 3.846      ; 2.903      ;
; -0.920 ; Draw3by3:inst2|enCursor[0] ; x_[2]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.591      ; 3.921      ;
; -0.919 ; y[0]                       ; y_[3]             ; y[0]                       ; y[0]        ; -0.500       ; 4.548      ; 3.379      ;
; -0.916 ; Draw3by3:inst2|enCursor[0] ; x_[3]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.092      ; 3.426      ;
; -0.882 ; Draw3by3:inst2|enCursor[0] ; y_[3]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.548      ; 3.916      ;
; -0.871 ; Draw3by3:inst2|enCursor[0] ; x_[5]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.525      ; 3.904      ;
; -0.864 ; Draw3by3:inst2|enCursor[0] ; x_[1]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.498      ; 3.884      ;
; -0.851 ; controlTimer.111_964       ; Y[0]              ; y[0]                       ; y[0]        ; 0.000        ; 3.146      ; 2.295      ;
; -0.839 ; Draw3by3:inst2|enCursor[0] ; color_[0]         ; Draw3by3:inst2|enCursor[0] ; y[0]        ; -0.500       ; 4.599      ; 3.510      ;
; -0.826 ; y[0]                       ; y_[2]             ; y[0]                       ; y[0]        ; 0.000        ; 4.168      ; 3.592      ;
; -0.803 ; Draw3by3:inst2|enCursor[0] ; x_[0]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.465      ; 3.912      ;
; -0.797 ; y[0]                       ; y_[0]             ; y[0]                       ; y[0]        ; 0.000        ; 4.169      ; 3.622      ;
; -0.795 ; Draw3by3:inst2|enCursor[0] ; x_[3]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; -0.500       ; 4.471      ; 3.426      ;
; -0.780 ; level.001_1284             ; timerSpeedReg[9]  ; y[0]                       ; y[0]        ; 0.000        ; 2.989      ; 2.209      ;
; -0.734 ; y[0]                       ; y_[1]             ; y[0]                       ; y[0]        ; 0.000        ; 4.168      ; 3.684      ;
; -0.728 ; controlTimer.011_970       ; Y[1]              ; y[0]                       ; y[0]        ; 0.000        ; 3.140      ; 2.412      ;
; -0.727 ; y[0]                       ; color_[1]         ; y[0]                       ; y[0]        ; 0.000        ; 4.240      ; 3.763      ;
; -0.707 ; controlTimer.111_964       ; Y[1]              ; y[0]                       ; y[0]        ; 0.000        ; 3.140      ; 2.433      ;
; -0.705 ; y[0]                       ; y_[2]             ; y[0]                       ; y[0]        ; -0.500       ; 4.547      ; 3.592      ;
; -0.694 ; y[0]                       ; x_[7]             ; y[0]                       ; y[0]        ; -0.500       ; 4.148      ; 3.204      ;
; -0.683 ; y[0]                       ; x_[6]             ; y[0]                       ; y[0]        ; -0.500       ; 4.145      ; 3.212      ;
; -0.678 ; y[0]                       ; x_[5]             ; y[0]                       ; y[0]        ; -0.500       ; 4.146      ; 3.218      ;
; -0.676 ; y[0]                       ; y_[0]             ; y[0]                       ; y[0]        ; -0.500       ; 4.548      ; 3.622      ;
; -0.670 ; y[1]                       ; l                 ; CLOCK_50                   ; y[0]        ; -0.500       ; 3.364      ; 2.194      ;
; -0.669 ; y[0]                       ; x_[3]             ; y[0]                       ; y[0]        ; -0.500       ; 4.092      ; 3.173      ;
; -0.660 ; y[0]                       ; color_[2]         ; y[0]                       ; y[0]        ; -0.500       ; 4.240      ; 3.330      ;
; -0.643 ; level.001_1284             ; timerSpeedReg[7]  ; y[0]                       ; y[0]        ; 0.000        ; 2.989      ; 2.346      ;
; -0.643 ; level.001_1284             ; timerSpeedReg[6]  ; y[0]                       ; y[0]        ; 0.000        ; 2.989      ; 2.346      ;
; -0.632 ; level.001_1284             ; timerSpeedReg[13] ; y[0]                       ; y[0]        ; 0.000        ; 2.988      ; 2.356      ;
; -0.613 ; y[0]                       ; y_[1]             ; y[0]                       ; y[0]        ; -0.500       ; 4.547      ; 3.684      ;
; -0.606 ; y[0]                       ; color_[1]         ; y[0]                       ; y[0]        ; -0.500       ; 4.619      ; 3.763      ;
; -0.577 ; Draw3by3:inst2|enCursor[0] ; y_[0]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.548      ; 4.221      ;
; -0.571 ; y[0]                       ; y_[4]             ; y[0]                       ; y[0]        ; -0.500       ; 4.167      ; 3.346      ;
; -0.541 ; Draw3by3:inst2|enCursor[0] ; x_[2]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 4.212      ; 3.921      ;
; -0.540 ; y[0]                       ; y_[3]             ; y[0]                       ; y[0]        ; -0.500       ; 4.169      ; 3.379      ;
+--------+----------------------------+-------------------+----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                              ;
+--------+----------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                        ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+
; -2.521 ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0]     ; Draw3by3:inst2|enCursor[0] ; CLOCK_50    ; 0.000        ; 2.662      ; 0.657      ;
; -2.021 ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0]     ; Draw3by3:inst2|enCursor[0] ; CLOCK_50    ; -0.500       ; 2.662      ; 0.657      ;
; -1.290 ; y[0]                       ; Draw3by3:inst2|timeReduced     ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.663      ; 1.889      ;
; -1.167 ; y[0]                       ; Draw3by3:inst2|numCount[1]     ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.653      ; 2.002      ;
; -1.164 ; y[0]                       ; Draw3by3:inst2|numCount[2]     ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.653      ; 2.005      ;
; -1.163 ; y[0]                       ; Draw3by3:inst2|numCount[0]     ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.653      ; 2.006      ;
; -1.104 ; y[0]                       ; Draw3by3:inst2|d               ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.663      ; 2.075      ;
; -0.906 ; y[0]                       ; Draw3by3:inst2|yC[4]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 3.360      ; 2.970      ;
; -0.906 ; y[0]                       ; Draw3by3:inst2|yC[3]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 3.360      ; 2.970      ;
; -0.870 ; y[0]                       ; Draw3by3:inst2|ct[1]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.663      ; 2.309      ;
; -0.870 ; y[0]                       ; Draw3by3:inst2|ct[0]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.663      ; 2.309      ;
; -0.869 ; y[0]                       ; Draw3by3:inst2|ct[2]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.663      ; 2.310      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[19]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[20]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[22]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[23]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[18]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[21]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[25]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[24]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[13]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[14]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[15]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[16]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.808 ; y[0]                       ; Draw3by3:inst2|delay[17]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.373      ;
; -0.790 ; y[0]                       ; Draw3by3:inst2|timeReduced     ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.663      ; 1.889      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[12]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[3]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[4]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[1]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[2]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[5]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[8]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[9]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[10]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[0]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[7]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[6]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.785 ; y[0]                       ; Draw3by3:inst2|delay[11]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.660      ; 2.391      ;
; -0.778 ; y[0]                       ; Draw3by3:inst2|colorCursor[2]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.675      ; 2.413      ;
; -0.685 ; y[0]                       ; Green:inst1|x1[7]              ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.687      ; 2.518      ;
; -0.667 ; y[0]                       ; Draw3by3:inst2|numCount[1]     ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.653      ; 2.002      ;
; -0.664 ; y[0]                       ; Draw3by3:inst2|numCount[2]     ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.653      ; 2.005      ;
; -0.663 ; y[0]                       ; Draw3by3:inst2|numCount[0]     ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.653      ; 2.006      ;
; -0.661 ; y[0]                       ; Draw3by3:inst2|xC[0]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 3.390      ; 3.245      ;
; -0.661 ; y[0]                       ; Draw3by3:inst2|yC[0]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 3.390      ; 3.245      ;
; -0.647 ; y[0]                       ; Start:inst8|xStart[1]          ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.694      ; 2.563      ;
; -0.647 ; y[0]                       ; Start:inst8|xStart[3]          ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.694      ; 2.563      ;
; -0.647 ; y[0]                       ; Start:inst8|xStart[0]          ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.694      ; 2.563      ;
; -0.647 ; y[0]                       ; Start:inst8|xStart[2]          ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.694      ; 2.563      ;
; -0.647 ; y[0]                       ; Start:inst8|xStart[4]          ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.694      ; 2.563      ;
; -0.647 ; y[0]                       ; Start:inst8|xStart[5]          ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.694      ; 2.563      ;
; -0.647 ; y[0]                       ; Start:inst8|xStart[6]          ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.694      ; 2.563      ;
; -0.647 ; y[0]                       ; Start:inst8|xStart[7]          ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.694      ; 2.563      ;
; -0.604 ; y[0]                       ; Draw3by3:inst2|d               ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.663      ; 2.075      ;
; -0.559 ; y[0]                       ; Draw3by3:inst2|xC[2]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 3.390      ; 3.347      ;
; -0.559 ; y[0]                       ; Draw3by3:inst2|xC[5]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 3.390      ; 3.347      ;
; -0.559 ; y[0]                       ; Draw3by3:inst2|xC[7]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 3.390      ; 3.347      ;
; -0.559 ; y[0]                       ; Draw3by3:inst2|xC[6]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 3.390      ; 3.347      ;
; -0.480 ; y[0]                       ; Draw3by3:inst2|color[1]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.629      ; 2.665      ;
; -0.472 ; y[0]                       ; Draw3by3:inst2|erased          ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.630      ; 2.674      ;
; -0.417 ; y[0]                       ; Draw3by3:inst2|s.reduceTime    ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.764      ;
; -0.417 ; y[0]                       ; Draw3by3:inst2|color[0]        ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.764      ;
; -0.414 ; y[0]                       ; Draw3by3:inst2|s.000           ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.665      ; 2.767      ;
; -0.406 ; y[0]                       ; Draw3by3:inst2|yC[4]           ; y[0]                       ; CLOCK_50    ; -0.500       ; 3.360      ; 2.970      ;
; -0.406 ; y[0]                       ; Draw3by3:inst2|yC[3]           ; y[0]                       ; CLOCK_50    ; -0.500       ; 3.360      ; 2.970      ;
; -0.394 ; y[0]                       ; Draw3by3:inst2|xC[3]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 3.369      ; 3.491      ;
; -0.394 ; y[0]                       ; Draw3by3:inst2|xC[4]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 3.369      ; 3.491      ;
; -0.386 ; y[0]                       ; Draw3by3:inst2|countY[1]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.654      ; 2.784      ;
; -0.380 ; y[0]                       ; Draw3by3:inst2|cursorDrawn     ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.667      ; 2.803      ;
; -0.370 ; y[0]                       ; Draw3by3:inst2|ct[1]           ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.663      ; 2.309      ;
; -0.370 ; y[0]                       ; Draw3by3:inst2|ct[0]           ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.663      ; 2.309      ;
; -0.369 ; y[0]                       ; Draw3by3:inst2|ct[2]           ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.663      ; 2.310      ;
; -0.362 ; y[0]                       ; Draw3by3:inst2|s.changeNumber  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.641      ; 2.795      ;
; -0.360 ; y[0]                       ; Draw3by3:inst2|colorCount      ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.636      ; 2.792      ;
; -0.340 ; y[0]                       ; Draw3by3:inst2|countY[2]       ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.654      ; 2.830      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[8]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[5]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[12] ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[7]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[4]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[11] ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[10] ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[6]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[9]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[3]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[2]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[0]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.329 ; y[0]                       ; Draw3by3:inst2|cycle_count[1]  ; y[0]                       ; CLOCK_50    ; 0.000        ; 2.642      ; 2.829      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[19]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[20]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[22]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[23]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[18]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[21]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[25]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[24]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[13]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[14]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
; -0.308 ; y[0]                       ; Draw3by3:inst2|delay[15]       ; y[0]                       ; CLOCK_50    ; -0.500       ; 2.665      ; 2.373      ;
+--------+----------------------------+--------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Draw3by3:inst2|enCursor[0]'                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------+-----------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-----------+----------------------------+----------------------------+--------------+------------+------------+
; -1.999 ; y[0]                                                                                      ; x_[4]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.140      ; 2.391      ;
; -1.897 ; y[0]                                                                                      ; color_[0] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.307      ; 2.660      ;
; -1.858 ; y[0]                                                                                      ; x_[0]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.173      ; 2.565      ;
; -1.780 ; y[0]                                                                                      ; x_[1]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.206      ; 2.676      ;
; -1.765 ; y[0]                                                                                      ; x_[2]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.299      ; 2.784      ;
; -1.499 ; y[0]                                                                                      ; x_[4]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.140      ; 2.391      ;
; -1.397 ; y[0]                                                                                      ; color_[0] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.307      ; 2.660      ;
; -1.358 ; y[0]                                                                                      ; x_[0]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.173      ; 2.565      ;
; -1.281 ; y[0]                                                                                      ; x_[7]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.235      ; 3.204      ;
; -1.280 ; y[0]                                                                                      ; x_[1]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.206      ; 2.676      ;
; -1.270 ; y[0]                                                                                      ; x_[6]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.232      ; 3.212      ;
; -1.265 ; y[0]                                                                                      ; x_[5]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.233      ; 3.218      ;
; -1.265 ; y[0]                                                                                      ; x_[2]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.299      ; 2.784      ;
; -1.256 ; y[0]                                                                                      ; x_[3]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.179      ; 3.173      ;
; -1.247 ; y[0]                                                                                      ; color_[2] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.327      ; 3.330      ;
; -1.158 ; y[0]                                                                                      ; y_[4]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.254      ; 3.346      ;
; -1.127 ; y[0]                                                                                      ; y_[3]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.256      ; 3.379      ;
; -1.047 ; Draw3by3:inst2|enCursor[0]                                                                ; color_[0] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.307      ; 3.510      ;
; -1.003 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[3]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.179      ; 3.426      ;
; -0.913 ; y[0]                                                                                      ; y_[2]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.255      ; 3.592      ;
; -0.884 ; y[0]                                                                                      ; y_[0]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.256      ; 3.622      ;
; -0.821 ; y[0]                                                                                      ; y_[1]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.255      ; 3.684      ;
; -0.814 ; y[0]                                                                                      ; color_[1] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.327      ; 3.763      ;
; -0.781 ; y[0]                                                                                      ; x_[7]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.235      ; 3.204      ;
; -0.770 ; y[0]                                                                                      ; x_[6]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.232      ; 3.212      ;
; -0.765 ; y[0]                                                                                      ; x_[5]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.233      ; 3.218      ;
; -0.756 ; y[0]                                                                                      ; x_[3]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.179      ; 3.173      ;
; -0.747 ; y[0]                                                                                      ; color_[2] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.327      ; 3.330      ;
; -0.658 ; y[0]                                                                                      ; y_[4]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.254      ; 3.346      ;
; -0.628 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[2]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.299      ; 3.921      ;
; -0.627 ; y[0]                                                                                      ; y_[3]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.256      ; 3.379      ;
; -0.590 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[3]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.256      ; 3.916      ;
; -0.579 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[5]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.233      ; 3.904      ;
; -0.572 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[1]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.206      ; 3.884      ;
; -0.547 ; Draw3by3:inst2|enCursor[0]                                                                ; color_[0] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.307      ; 3.510      ;
; -0.511 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[0]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.173      ; 3.912      ;
; -0.503 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[3]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.179      ; 3.426      ;
; -0.413 ; y[0]                                                                                      ; y_[2]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.255      ; 3.592      ;
; -0.384 ; y[0]                                                                                      ; y_[0]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.256      ; 3.622      ;
; -0.321 ; y[0]                                                                                      ; y_[1]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.255      ; 3.684      ;
; -0.314 ; y[0]                                                                                      ; color_[1] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.327      ; 3.763      ;
; -0.285 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[0]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.256      ; 4.221      ;
; -0.202 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[4]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.140      ; 4.188      ;
; -0.161 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[1]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.255      ; 4.344      ;
; -0.128 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[2]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.299      ; 3.921      ;
; -0.090 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[3]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.256      ; 3.916      ;
; -0.079 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[5]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.233      ; 3.904      ;
; -0.074 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[7]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.235      ; 4.411      ;
; -0.072 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[1]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.206      ; 3.884      ;
; -0.047 ; Draw3by3:inst2|enCursor[0]                                                                ; color_[2] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.327      ; 4.530      ;
; -0.034 ; Draw3by3:inst2|enCursor[0]                                                                ; color_[1] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.327      ; 4.543      ;
; -0.011 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[0]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.173      ; 3.912      ;
; -0.008 ; y[0]                                                                                      ; y_[6]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.254      ; 4.496      ;
; 0.022  ; y[0]                                                                                      ; y_[5]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.253      ; 4.525      ;
; 0.156  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[4]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.254      ; 4.660      ;
; 0.158  ; Draw3by3:inst2|enCursor[0]                                                                ; x_[6]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.232      ; 4.640      ;
; 0.189  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[6]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.254      ; 4.693      ;
; 0.215  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[0]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.256      ; 4.221      ;
; 0.286  ; Won:inst5|xWon[5]                                                                         ; x_[5]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.540      ; 1.826      ;
; 0.298  ; Draw3by3:inst2|enCursor[0]                                                                ; x_[4]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.140      ; 4.188      ;
; 0.321  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[2]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.255      ; 4.826      ;
; 0.339  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[1]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.255      ; 4.344      ;
; 0.343  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[5]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 4.253      ; 4.846      ;
; 0.412  ; Won:inst5|xWon[7]                                                                         ; x_[7]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.542      ; 1.954      ;
; 0.421  ; Won:inst5|xWon[6]                                                                         ; x_[6]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.539      ; 1.960      ;
; 0.426  ; Draw3by3:inst2|enCursor[0]                                                                ; x_[7]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.235      ; 4.411      ;
; 0.453  ; Lose:inst11|xLose[5]                                                                      ; x_[5]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.543      ; 1.996      ;
; 0.453  ; Draw3by3:inst2|enCursor[0]                                                                ; color_[2] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.327      ; 4.530      ;
; 0.466  ; Draw3by3:inst2|enCursor[0]                                                                ; color_[1] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.327      ; 4.543      ;
; 0.492  ; y[0]                                                                                      ; y_[6]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.254      ; 4.496      ;
; 0.522  ; y[0]                                                                                      ; y_[5]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.253      ; 4.525      ;
; 0.568  ; Lose:inst11|xLose[7]                                                                      ; x_[7]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.545      ; 2.113      ;
; 0.624  ; Won:inst5|yWon[2]                                                                         ; y_[2]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.562      ; 2.186      ;
; 0.656  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[4]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.254      ; 4.660      ;
; 0.658  ; Draw3by3:inst2|enCursor[0]                                                                ; x_[6]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.232      ; 4.640      ;
; 0.689  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[6]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.254      ; 4.693      ;
; 0.732  ; Lose:inst11|yLose[2]                                                                      ; y_[2]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.565      ; 2.297      ;
; 0.821  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[2]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.255      ; 4.826      ;
; 0.843  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[5]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 4.253      ; 4.846      ;
; 0.870  ; Green:inst1|x1[1]                                                                         ; x_[1]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.512      ; 2.382      ;
; 0.874  ; Won:inst5|xWon[2]                                                                         ; x_[2]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.606      ; 2.480      ;
; 0.879  ; Lose:inst11|xLose[6]                                                                      ; x_[6]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.546      ; 2.425      ;
; 0.901  ; Won:inst5|xWon[3]                                                                         ; x_[3]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.486      ; 2.387      ;
; 0.919  ; Draw3by3:inst2|colorCursor[1]                                                             ; color_[1] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.636      ; 2.555      ;
; 1.029  ; Green:inst1|color1[1]                                                                     ; color_[1] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.633      ; 2.662      ;
; 1.040  ; Green:inst1|x1[6]                                                                         ; x_[6]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.538      ; 2.578      ;
; 1.069  ; Won:inst5|xWon[1]                                                                         ; x_[1]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.513      ; 2.582      ;
; 1.076  ; Green:inst1|x1[7]                                                                         ; x_[7]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.548      ; 2.624      ;
; 1.116  ; Green:inst1|color1[2]                                                                     ; color_[2] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.633      ; 2.749      ;
; 1.204  ; Lose:inst11|xLose[4]                                                                      ; x_[4]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.454      ; 2.658      ;
; 1.205  ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|address_reg_a[2] ; color_[2] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.646      ; 2.851      ;
; 1.206  ; Lose:inst11|xLose[0]                                                                      ; x_[0]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.483      ; 2.689      ;
; 1.210  ; Lose:inst11|yLose[0]                                                                      ; y_[0]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.566      ; 2.776      ;
; 1.260  ; Won:inst5|xWon[0]                                                                         ; x_[0]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.480      ; 2.740      ;
; 1.267  ; Lose:inst11|xLose[3]                                                                      ; x_[3]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.493      ; 2.760      ;
; 1.310  ; y[1]                                                                                      ; color_[0] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.952      ; 2.262      ;
; 1.322  ; y[1]                                                                                      ; color_[1] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.972      ; 2.294      ;
; 1.334  ; Draw3by3:inst2|xCursor[4]                                                                 ; x_[4]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.501      ; 2.835      ;
; 1.364  ; Green:inst1|x1[5]                                                                         ; x_[5]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.539      ; 2.903      ;
; 1.372  ; Draw3by3:inst2|color[0]                                                                   ; color_[0] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 1.642      ; 3.014      ;
+--------+-------------------------------------------------------------------------------------------+-----------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.517 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.720 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.987      ;
; 0.801 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.817 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.822 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.835 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.837 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.844 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.110      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.858 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.858 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.124      ;
; 0.962 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.258      ;
; 0.967 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.263      ;
; 0.990 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.286      ;
; 0.992 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.259      ;
; 1.069 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.335      ;
; 1.121 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.391      ;
; 1.165 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.422      ;
; 1.195 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.452      ;
; 1.200 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.457      ;
; 1.200 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.466      ;
; 1.205 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.209 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.479      ;
; 1.221 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.223 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.489      ;
; 1.227 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.493      ;
; 1.230 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.496      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.242 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.508      ;
; 1.244 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.510      ;
; 1.245 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.539      ;
; 1.257 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.554      ;
; 1.257 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.554      ;
; 1.260 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.554      ;
; 1.265 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.563      ;
; 1.265 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.551      ;
; 1.266 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.564      ;
; 1.270 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.564      ;
; 1.271 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.568      ;
; 1.271 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.537      ;
; 1.275 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.572      ;
; 1.276 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.542      ;
; 1.277 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.543      ;
; 1.281 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.579      ;
; 1.283 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 1.569      ;
; 1.285 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.555      ;
; 1.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.303 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.047      ; 1.584      ;
; 1.308 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.604      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.605      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.605      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.315 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.613      ;
; 1.319 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.615      ;
; 1.326 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.592      ;
; 1.331 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.597      ;
; 1.336 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.602      ;
; 1.339 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.633      ;
; 1.342 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.608      ;
; 1.344 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.640      ;
; 1.348 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.614      ;
; 1.359 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.625      ;
; 1.380 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.646      ;
; 1.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.648      ;
; 1.388 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.645      ;
; 1.397 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.663      ;
; 1.399 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.665      ;
; 1.402 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.668      ;
; 1.403 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.669      ;
; 1.413 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.679      ;
; 1.422 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 1.709      ;
; 1.425 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.018     ; 1.673      ;
; 1.429 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 1.716      ;
; 1.436 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.703      ;
; 1.440 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.706      ;
; 1.451 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.451 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.468 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.734      ;
; 1.470 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.764      ;
; 1.474 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.474 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.740      ;
; 1.503 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.797      ;
; 1.506 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.772      ;
; 1.511 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.777      ;
; 1.513 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.778      ;
; 1.513 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.778      ;
; 1.520 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.786      ;
; 1.522 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.788      ;
; 1.524 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.791      ;
; 1.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.811      ;
; 1.554 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 1.852      ;
; 1.555 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 1.846      ;
; 1.559 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.855      ;
; 1.562 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 1.858      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Draw3by3:inst2|enCursor[0]'                                                                  ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                   ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~3|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~3|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~3|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~3|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~4|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~4|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; inst2|enCursor[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; inst2|enCursor[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[0]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[0]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[1]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[1]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[1]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[1]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[2]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[2]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[2]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[2]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[3]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[3]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[3]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[3]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[4]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[4]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[4]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[4]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[5]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[5]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[6]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[6]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[6]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[6]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[7]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[7]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[7]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[7]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[0]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[0]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[1]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[1]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[1]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[1]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[2]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[2]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[3]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[3]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[3]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[3]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[4]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[4]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[4]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[4]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[5]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[5]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[6]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[6]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[6]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[6]|datad              ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'y[0]'                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux21~0clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux21~0clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux21~0clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux21~0clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux21~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux21~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux21~0|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux21~0|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~3|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~3|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~3|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~3|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~4clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; Mux24~4clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~4clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; Mux24~4clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~4clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; Mux24~4clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~4clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; Mux24~4clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~4|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; Mux24~4|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~4|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; Mux24~4|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~4|dataa                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~4|dataa                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~4|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~4|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux27~0clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux27~0clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux27~0clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux27~0clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux27~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux27~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux27~0|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux27~0|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux29~1|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux29~1|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux29~1|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux29~1|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[0]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[0]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[1]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[1]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[2]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[2]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[2]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[2]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; controlTimer.001_976           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; controlTimer.001_976           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; controlTimer.001_976|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; controlTimer.001_976|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; controlTimer.011_970           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; controlTimer.011_970           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; controlTimer.011_970|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; controlTimer.011_970|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; controlTimer.111_964           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; controlTimer.111_964           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; controlTimer.111_964|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; controlTimer.111_964|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; inst8|Equal0~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; inst8|Equal0~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; inst8|Equal0~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; inst8|Equal0~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; inst8|Equal0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; inst8|Equal0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; inst8|Equal0~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; inst8|Equal0~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; l                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; l                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; lev[2]                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; lev[2]                         ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.611 ; 5.611 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.611 ; 5.611 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; 3.920 ; 3.920 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 4.260 ; 4.260 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.123 ; 0.123 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.123 ; 0.123 ; Rise       ; CLOCK_50        ;
; SW[*]     ; y[0]       ; 0.510 ; 0.510 ; Rise       ; y[0]            ;
;  SW[1]    ; y[0]       ; 0.510 ; 0.510 ; Rise       ; y[0]            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -3.469 ; -3.469 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -3.469 ; -3.469 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; -3.690 ; -3.690 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -4.030 ; -4.030 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.511  ; 0.511  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.511  ; 0.511  ; Rise       ; CLOCK_50        ;
; SW[*]     ; y[0]       ; 0.368  ; 0.368  ; Rise       ; y[0]            ;
;  SW[1]    ; y[0]       ; 0.368  ; 0.368  ; Rise       ; y[0]            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 9.576  ; 9.576  ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 8.996  ; 8.996  ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 9.576  ; 9.576  ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 12.578 ; 12.578 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 12.578 ; 12.578 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 8.755  ; 8.755  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.206  ; 8.206  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.206  ; 8.206  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.485  ; 8.485  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.755  ; 8.755  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.745  ; 8.745  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.725  ; 8.725  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.725  ; 8.725  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.712  ; 8.712  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.712  ; 8.712  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 6.166  ; 6.166  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 7.710  ; 7.710  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.490  ; 7.490  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.490  ; 7.490  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.480  ; 7.480  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.480  ; 7.480  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.710  ; 7.710  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.710  ; 7.710  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 7.674  ; 7.674  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 7.694  ; 7.694  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 7.705  ; 7.705  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 7.705  ; 7.705  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.385  ; 5.385  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 10.294 ; 10.294 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.806  ; 9.806  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.627  ; 9.627  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.627  ; 9.627  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.637  ; 9.637  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.637  ; 9.637  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 10.071 ; 10.071 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 10.284 ; 10.284 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 10.294 ; 10.294 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 10.274 ; 10.274 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 10.274 ; 10.274 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.428  ; 5.428  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; y[0]       ; 11.972 ; 11.972 ; Rise       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ; 6.733  ;        ; Rise       ; y[0]                                  ;
;  LEDG[3]  ; y[0]       ; 11.972 ; 11.972 ; Rise       ; y[0]                                  ;
;  LEDG[4]  ; y[0]       ; 11.116 ; 11.116 ; Rise       ; y[0]                                  ;
;  LEDG[5]  ; y[0]       ; 10.485 ; 10.485 ; Rise       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 11.823 ; 11.823 ; Rise       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 8.537  ; 8.537  ; Rise       ; y[0]                                  ;
;  LEDR[1]  ; y[0]       ; 11.419 ; 11.419 ; Rise       ; y[0]                                  ;
;  LEDR[2]  ; y[0]       ; 11.823 ; 11.823 ; Rise       ; y[0]                                  ;
; LEDG[*]   ; y[0]       ;        ; 6.733  ; Fall       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ;        ; 6.733  ; Fall       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 11.769 ; 11.769 ; Fall       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 8.537  ; 8.537  ; Fall       ; y[0]                                  ;
;  LEDR[16] ; y[0]       ; 11.769 ; 11.769 ; Fall       ; y[0]                                  ;
;  LEDR[17] ; y[0]       ; 10.939 ; 10.939 ; Fall       ; y[0]                                  ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 8.996  ; 8.996  ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 8.996  ; 8.996  ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 9.576  ; 9.576  ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 12.032 ; 12.032 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 12.032 ; 12.032 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 5.176  ; 5.176  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.176  ; 5.176  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.176  ; 5.176  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.455  ; 5.455  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.445  ; 5.445  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.725  ; 5.725  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.715  ; 5.715  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.695  ; 5.695  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.695  ; 5.695  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.682  ; 5.682  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.682  ; 5.682  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 6.166  ; 6.166  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 5.879  ; 5.879  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.889  ; 5.889  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.889  ; 5.889  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.879  ; 5.879  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.879  ; 5.879  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 6.109  ; 6.109  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 6.109  ; 6.109  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 6.073  ; 6.073  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 6.093  ; 6.093  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 6.104  ; 6.104  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 6.104  ; 6.104  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.385  ; 5.385  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 6.182  ; 6.182  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 6.361  ; 6.361  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 6.182  ; 6.182  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 6.182  ; 6.182  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 6.192  ; 6.192  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 6.192  ; 6.192  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 6.626  ; 6.626  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 6.839  ; 6.839  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 6.849  ; 6.849  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 6.829  ; 6.829  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 6.829  ; 6.829  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.428  ; 5.428  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; y[0]       ; 6.733  ; 10.485 ; Rise       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ; 6.733  ;        ; Rise       ; y[0]                                  ;
;  LEDG[3]  ; y[0]       ; 11.972 ; 11.972 ; Rise       ; y[0]                                  ;
;  LEDG[4]  ; y[0]       ; 11.116 ; 11.116 ; Rise       ; y[0]                                  ;
;  LEDG[5]  ; y[0]       ; 10.485 ; 10.485 ; Rise       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 8.537  ; 8.537  ; Rise       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 8.537  ; 8.537  ; Rise       ; y[0]                                  ;
;  LEDR[1]  ; y[0]       ; 11.419 ; 11.419 ; Rise       ; y[0]                                  ;
;  LEDR[2]  ; y[0]       ; 11.823 ; 11.823 ; Rise       ; y[0]                                  ;
; LEDG[*]   ; y[0]       ;        ; 6.733  ; Fall       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ;        ; 6.733  ; Fall       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 8.537  ; 8.537  ; Fall       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 8.537  ; 8.537  ; Fall       ; y[0]                                  ;
;  LEDR[16] ; y[0]       ; 11.769 ; 11.769 ; Fall       ; y[0]                                  ;
;  LEDR[17] ; y[0]       ; 10.939 ; 10.939 ; Fall       ; y[0]                                  ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; y[0]                                  ; -3.630 ; -48.864       ;
; Draw3by3:inst2|enCursor[0]            ; -3.093 ; -29.540       ;
; CLOCK_50                              ; -2.589 ; -570.255      ;
; VGA|mypll|altpll_component|pll|clk[0] ; 36.814 ; 0.000         ;
+---------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast Model Hold Summary                                        ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; y[0]                                  ; -2.698 ; -32.632       ;
; CLOCK_50                              ; -1.567 ; -96.237       ;
; Draw3by3:inst2|enCursor[0]            ; -1.209 ; -15.697       ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.239  ; 0.000         ;
+---------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; Draw3by3:inst2|enCursor[0]            ; 0.500  ; 0.000         ;
; y[0]                                  ; 0.500  ; 0.000         ;
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'y[0]'                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg0        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg1        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg2        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg3        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg4        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg5        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg6        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg7        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg8        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg9        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg10       ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.630 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg11       ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.485      ; 4.204      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg0        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg1        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg2        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg3        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg4        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg5        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg6        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg7        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg8        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg9        ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg10       ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.621 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg11       ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.515      ; 4.225      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg0       ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg1       ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg2       ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg3       ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg4       ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg5       ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg6       ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg7       ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg8       ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg9       ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg10      ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.596 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg11      ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.217      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg0      ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg1      ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg2      ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg3      ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg4      ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg5      ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg6      ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg7      ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg8      ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg9      ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg10     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.563 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg11     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.497      ; 4.149      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg0     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg1     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg2     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg3     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg4     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg5     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg6     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg7     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg8     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg9     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg10    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.553 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg11    ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.531      ; 4.182      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg0  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg1  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg2  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg3  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg4  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg5  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg6  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg7  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg8  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg9  ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg10 ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.551 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg11 ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.503      ; 4.152      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg0        ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg1        ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg2        ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg3        ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg4        ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg5        ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg6        ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg7        ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg8        ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg9        ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg10       ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.540 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg11       ; color_[1] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.500      ; 4.148      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg0     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg1     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg2     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg3     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg4     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg5     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg6     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg7     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg8     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg9     ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg10    ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.538 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg11    ; color_[0] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.523      ; 4.150      ;
; -3.536 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg0     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.513      ; 4.147      ;
; -3.536 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg1     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.513      ; 4.147      ;
; -3.536 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg2     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.513      ; 4.147      ;
; -3.536 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg3     ; color_[2] ; CLOCK_50     ; y[0]        ; 0.500        ; 0.513      ; 4.147      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Draw3by3:inst2|enCursor[0]'                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------+--------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node   ; Launch Clock ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------+--------------+----------------------------+--------------+------------+------------+
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg0        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg1        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg2        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg3        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg4        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg5        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg6        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg7        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg8        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg9        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg10       ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.093 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a6~porta_address_reg11       ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.522      ; 4.204      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg0        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg1        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg2        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg3        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg4        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg5        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg6        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg7        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg8        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg9        ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg10       ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.084 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a3~porta_address_reg11       ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.552      ; 4.225      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg0       ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg1       ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg2       ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg3       ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg4       ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg5       ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg6       ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg7       ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg8       ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg9       ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg10      ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.059 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a17~porta_address_reg11      ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.217      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg0      ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg1      ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg2      ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg3      ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg4      ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg5      ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg6      ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg7      ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg8      ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg9      ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg10     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.026 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a0~porta_address_reg11     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.534      ; 4.149      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg0     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg1     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg2     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg3     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg4     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg5     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg6     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg7     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg8     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg9     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg10    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.016 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a11~porta_address_reg11    ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.568      ; 4.182      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg0  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg1  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg2  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg3  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg4  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg5  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg6  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg7  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg8  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg9  ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg10 ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.014 ; loseROM:inst12|altsyncram:altsyncram_component|altsyncram_to71:auto_generated|ram_block1a20~porta_address_reg11 ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.540      ; 4.152      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg0        ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg1        ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg2        ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg3        ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg4        ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg5        ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg6        ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg7        ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg8        ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg9        ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg10       ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.003 ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|ram_block1a7~porta_address_reg11       ; color_[1] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.537      ; 4.148      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg0     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg1     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg2     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg3     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg4     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg5     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg6     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg7     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg8     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg9     ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg10    ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -3.001 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a15~porta_address_reg11    ; color_[0] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.560      ; 4.150      ;
; -2.999 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg0     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.550      ; 4.147      ;
; -2.999 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg1     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.550      ; 4.147      ;
; -2.999 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg2     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.550      ; 4.147      ;
; -2.999 ; StROM:inst9|altsyncram:altsyncram_component|altsyncram_fs71:auto_generated|ram_block1a17~porta_address_reg3     ; color_[2] ; CLOCK_50     ; Draw3by3:inst2|enCursor[0] ; 1.000        ; 0.550      ; 4.147      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------+--------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                         ;
+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.596      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.589 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.598      ;
; -2.527 ; timerSpeedReg[7] ; Draw3by3:inst2|delay[25]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -1.134     ; 2.425      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.519      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.510 ; y_[4]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.488     ; 2.521      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -0.491     ; 2.507      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.499 ; y_[2]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.509      ;
; -2.498 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_we_reg       ; y[0]         ; CLOCK_50    ; 0.500        ; -0.519     ; 2.478      ;
; -2.492 ; timerSpeedReg[7] ; Draw3by3:inst2|delay[24]                                                                                                           ; y[0]         ; CLOCK_50    ; 1.000        ; -1.134     ; 2.390      ;
; -2.486 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.498      ;
; -2.483 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -0.485     ; 2.497      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -0.494     ; 2.481      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.483      ;
; -2.476 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~portb_we_reg       ; y[0]         ; CLOCK_50    ; 0.500        ; -0.510     ; 2.465      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.483      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.473 ; y_[0]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.487     ; 2.485      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -0.492     ; 2.479      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg9  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg10 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.472 ; y_[3]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg11 ; y[0]         ; CLOCK_50    ; 0.500        ; -0.490     ; 2.481      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_we_reg        ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.473      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_datain_reg0   ; y[0]         ; CLOCK_50    ; 0.500        ; -0.491     ; 2.471      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg0  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.473      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg1  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.473      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg2  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.473      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg3  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.473      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg4  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.473      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg5  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.473      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg6  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.473      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg7  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.473      ;
; -2.463 ; y_[1]            ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~portb_address_reg8  ; y[0]         ; CLOCK_50    ; 0.500        ; -0.489     ; 2.473      ;
+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.814 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.060      ; 3.245      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.816 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.040      ; 3.223      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.920 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.135      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.922 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.113      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.929 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a14~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.047      ; 3.117      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.937 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.058      ; 3.120      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.943 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.112      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.945 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a13~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.036      ; 3.090      ;
; 36.988 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.067      ;
; 36.988 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.067      ;
; 36.988 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.067      ;
; 36.988 ; vga_adapter:VGA|vga_controller:controller|yCounter[6] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.056      ; 3.067      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'y[0]'                                                                                                                     ;
+--------+----------------------------+-------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node           ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+-------------------+----------------------------+-------------+--------------+------------+------------+
; -2.698 ; y[0]                       ; l                 ; y[0]                       ; y[0]        ; 0.000        ; 3.497      ; 0.940      ;
; -2.198 ; y[0]                       ; l                 ; y[0]                       ; y[0]        ; -0.500       ; 3.497      ; 0.940      ;
; -1.788 ; y[0]                       ; Y[1]              ; y[0]                       ; y[0]        ; 0.000        ; 2.650      ; 1.003      ;
; -1.727 ; y[0]                       ; Y[2]              ; y[0]                       ; y[0]        ; 0.000        ; 2.656      ; 1.070      ;
; -1.666 ; y[0]                       ; Y[0]              ; y[0]                       ; y[0]        ; 0.000        ; 2.656      ; 1.131      ;
; -1.516 ; y[0]                       ; nReg[2]           ; y[0]                       ; y[0]        ; 0.000        ; 3.013      ; 1.638      ;
; -1.450 ; y[0]                       ; nReg[1]           ; y[0]                       ; y[0]        ; 0.000        ; 2.959      ; 1.650      ;
; -1.338 ; y[0]                       ; x_[4]             ; y[0]                       ; y[0]        ; 0.000        ; 2.300      ; 1.103      ;
; -1.311 ; y[0]                       ; color_[0]         ; y[0]                       ; y[0]        ; 0.000        ; 2.382      ; 1.212      ;
; -1.299 ; y[0]                       ; x_[0]             ; y[0]                       ; y[0]        ; 0.000        ; 2.329      ; 1.171      ;
; -1.288 ; y[0]                       ; Y[1]              ; y[0]                       ; y[0]        ; -0.500       ; 2.650      ; 1.003      ;
; -1.276 ; y[0]                       ; x_[1]             ; y[0]                       ; y[0]        ; 0.000        ; 2.354      ; 1.219      ;
; -1.250 ; y[0]                       ; x_[2]             ; y[0]                       ; y[0]        ; 0.000        ; 2.373      ; 1.264      ;
; -1.227 ; y[0]                       ; Y[2]              ; y[0]                       ; y[0]        ; -0.500       ; 2.656      ; 1.070      ;
; -1.172 ; y[0]                       ; x_[4]             ; y[0]                       ; y[0]        ; 0.000        ; 2.134      ; 1.103      ;
; -1.166 ; y[0]                       ; Y[0]              ; y[0]                       ; y[0]        ; -0.500       ; 2.656      ; 1.131      ;
; -1.145 ; y[0]                       ; color_[0]         ; y[0]                       ; y[0]        ; 0.000        ; 2.216      ; 1.212      ;
; -1.133 ; y[0]                       ; x_[0]             ; y[0]                       ; y[0]        ; 0.000        ; 2.163      ; 1.171      ;
; -1.110 ; y[0]                       ; x_[1]             ; y[0]                       ; y[0]        ; 0.000        ; 2.188      ; 1.219      ;
; -1.084 ; y[0]                       ; x_[2]             ; y[0]                       ; y[0]        ; 0.000        ; 2.207      ; 1.264      ;
; -1.056 ; y[0]                       ; x_[7]             ; y[0]                       ; y[0]        ; 0.000        ; 2.373      ; 1.458      ;
; -1.046 ; y[0]                       ; x_[6]             ; y[0]                       ; y[0]        ; 0.000        ; 2.370      ; 1.465      ;
; -1.045 ; y[0]                       ; x_[5]             ; y[0]                       ; y[0]        ; 0.000        ; 2.371      ; 1.467      ;
; -1.035 ; y[0]                       ; color_[2]         ; y[0]                       ; y[0]        ; 0.000        ; 2.399      ; 1.505      ;
; -1.016 ; y[0]                       ; nReg[2]           ; y[0]                       ; y[0]        ; -0.500       ; 3.013      ; 1.638      ;
; -1.005 ; y[0]                       ; x_[3]             ; y[0]                       ; y[0]        ; 0.000        ; 2.330      ; 1.466      ;
; -0.990 ; y[0]                       ; y_[4]             ; y[0]                       ; y[0]        ; 0.000        ; 2.382      ; 1.533      ;
; -0.981 ; y[0]                       ; y_[3]             ; y[0]                       ; y[0]        ; 0.000        ; 2.384      ; 1.544      ;
; -0.966 ; controlTimer.111_964       ; Y[2]              ; y[0]                       ; y[0]        ; 0.000        ; 1.733      ; 0.767      ;
; -0.950 ; y[0]                       ; nReg[1]           ; y[0]                       ; y[0]        ; -0.500       ; 2.959      ; 1.650      ;
; -0.940 ; Draw3by3:inst2|enCursor[0] ; x_[3]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.330      ; 1.531      ;
; -0.913 ; Draw3by3:inst2|enCursor[0] ; color_[0]         ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.382      ; 1.610      ;
; -0.890 ; y[0]                       ; x_[7]             ; y[0]                       ; y[0]        ; 0.000        ; 2.207      ; 1.458      ;
; -0.884 ; y[0]                       ; y_[2]             ; y[0]                       ; y[0]        ; 0.000        ; 2.383      ; 1.640      ;
; -0.880 ; y[0]                       ; x_[6]             ; y[0]                       ; y[0]        ; 0.000        ; 2.204      ; 1.465      ;
; -0.879 ; y[0]                       ; y_[0]             ; y[0]                       ; y[0]        ; 0.000        ; 2.384      ; 1.646      ;
; -0.879 ; y[0]                       ; x_[5]             ; y[0]                       ; y[0]        ; 0.000        ; 2.205      ; 1.467      ;
; -0.869 ; y[0]                       ; color_[2]         ; y[0]                       ; y[0]        ; 0.000        ; 2.233      ; 1.505      ;
; -0.863 ; y[0]                       ; color_[1]         ; y[0]                       ; y[0]        ; 0.000        ; 2.399      ; 1.677      ;
; -0.839 ; y[0]                       ; x_[3]             ; y[0]                       ; y[0]        ; 0.000        ; 2.164      ; 1.466      ;
; -0.838 ; y[0]                       ; y_[1]             ; y[0]                       ; y[0]        ; 0.000        ; 2.383      ; 1.686      ;
; -0.838 ; y[0]                       ; x_[4]             ; y[0]                       ; y[0]        ; -0.500       ; 2.300      ; 1.103      ;
; -0.824 ; y[0]                       ; y_[4]             ; y[0]                       ; y[0]        ; 0.000        ; 2.216      ; 1.533      ;
; -0.815 ; y[0]                       ; y_[3]             ; y[0]                       ; y[0]        ; 0.000        ; 2.218      ; 1.544      ;
; -0.812 ; controlTimer.001_976       ; Y[1]              ; y[0]                       ; y[0]        ; 0.000        ; 1.732      ; 0.920      ;
; -0.811 ; y[0]                       ; color_[0]         ; y[0]                       ; y[0]        ; -0.500       ; 2.382      ; 1.212      ;
; -0.807 ; level.011_1271             ; timerSpeedReg[9]  ; y[0]                       ; y[0]        ; 0.000        ; 2.049      ; 1.242      ;
; -0.799 ; y[0]                       ; x_[0]             ; y[0]                       ; y[0]        ; -0.500       ; 2.329      ; 1.171      ;
; -0.785 ; Draw3by3:inst2|enCursor[0] ; x_[2]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.373      ; 1.729      ;
; -0.778 ; Draw3by3:inst2|enCursor[0] ; x_[5]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.371      ; 1.734      ;
; -0.776 ; y[0]                       ; x_[1]             ; y[0]                       ; y[0]        ; -0.500       ; 2.354      ; 1.219      ;
; -0.774 ; Draw3by3:inst2|enCursor[0] ; x_[3]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.164      ; 1.531      ;
; -0.766 ; Draw3by3:inst2|enCursor[0] ; y_[3]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.384      ; 1.759      ;
; -0.751 ; Draw3by3:inst2|enCursor[0] ; x_[0]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.329      ; 1.719      ;
; -0.750 ; y[0]                       ; x_[2]             ; y[0]                       ; y[0]        ; -0.500       ; 2.373      ; 1.264      ;
; -0.747 ; Draw3by3:inst2|enCursor[0] ; color_[0]         ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.216      ; 1.610      ;
; -0.744 ; level.011_1271             ; timerSpeedReg[7]  ; y[0]                       ; y[0]        ; 0.000        ; 2.049      ; 1.305      ;
; -0.742 ; controlTimer.111_964       ; Y[0]              ; y[0]                       ; y[0]        ; 0.000        ; 1.733      ; 0.991      ;
; -0.740 ; level.011_1271             ; timerSpeedReg[13] ; y[0]                       ; y[0]        ; 0.000        ; 2.048      ; 1.308      ;
; -0.740 ; level.011_1271             ; timerSpeedReg[6]  ; y[0]                       ; y[0]        ; 0.000        ; 2.049      ; 1.309      ;
; -0.737 ; level.001_1284             ; timerSpeedReg[17] ; y[0]                       ; y[0]        ; 0.000        ; 1.635      ; 0.898      ;
; -0.732 ; Draw3by3:inst2|enCursor[0] ; x_[1]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.354      ; 1.763      ;
; -0.718 ; y[0]                       ; y_[2]             ; y[0]                       ; y[0]        ; 0.000        ; 2.217      ; 1.640      ;
; -0.713 ; y[0]                       ; y_[0]             ; y[0]                       ; y[0]        ; 0.000        ; 2.218      ; 1.646      ;
; -0.705 ; level.001_1284             ; timerSpeedReg[9]  ; y[0]                       ; y[0]        ; 0.000        ; 1.665      ; 0.960      ;
; -0.697 ; controlTimer.011_970       ; Y[1]              ; y[0]                       ; y[0]        ; 0.000        ; 1.727      ; 1.030      ;
; -0.697 ; y[0]                       ; color_[1]         ; y[0]                       ; y[0]        ; 0.000        ; 2.233      ; 1.677      ;
; -0.677 ; controlTimer.111_964       ; Y[1]              ; y[0]                       ; y[0]        ; 0.000        ; 1.727      ; 1.050      ;
; -0.672 ; y[0]                       ; x_[4]             ; y[0]                       ; y[0]        ; -0.500       ; 2.134      ; 1.103      ;
; -0.672 ; y[0]                       ; y_[1]             ; y[0]                       ; y[0]        ; 0.000        ; 2.217      ; 1.686      ;
; -0.645 ; y[0]                       ; color_[0]         ; y[0]                       ; y[0]        ; -0.500       ; 2.216      ; 1.212      ;
; -0.644 ; Draw3by3:inst2|enCursor[0] ; y_[0]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.384      ; 1.881      ;
; -0.644 ; level.001_1284             ; timerSpeedReg[7]  ; y[0]                       ; y[0]        ; 0.000        ; 1.665      ; 1.021      ;
; -0.640 ; level.001_1284             ; timerSpeedReg[6]  ; y[0]                       ; y[0]        ; 0.000        ; 1.665      ; 1.025      ;
; -0.638 ; level.001_1284             ; timerSpeedReg[13] ; y[0]                       ; y[0]        ; 0.000        ; 1.664      ; 1.026      ;
; -0.633 ; y[0]                       ; x_[0]             ; y[0]                       ; y[0]        ; -0.500       ; 2.163      ; 1.171      ;
; -0.619 ; Draw3by3:inst2|enCursor[0] ; x_[2]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.207      ; 1.729      ;
; -0.612 ; Draw3by3:inst2|enCursor[0] ; x_[5]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.205      ; 1.734      ;
; -0.610 ; y[0]                       ; x_[1]             ; y[0]                       ; y[0]        ; -0.500       ; 2.188      ; 1.219      ;
; -0.600 ; Draw3by3:inst2|enCursor[0] ; y_[3]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.218      ; 1.759      ;
; -0.590 ; Draw3by3:inst2|enCursor[0] ; y_[1]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.383      ; 1.934      ;
; -0.587 ; Draw3by3:inst2|enCursor[0] ; x_[4]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.300      ; 1.854      ;
; -0.585 ; Draw3by3:inst2|enCursor[0] ; x_[0]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.163      ; 1.719      ;
; -0.584 ; y[0]                       ; x_[2]             ; y[0]                       ; y[0]        ; -0.500       ; 2.207      ; 1.264      ;
; -0.566 ; Draw3by3:inst2|enCursor[0] ; x_[1]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.188      ; 1.763      ;
; -0.556 ; y[0]                       ; x_[7]             ; y[0]                       ; y[0]        ; -0.500       ; 2.373      ; 1.458      ;
; -0.551 ; Draw3by3:inst2|enCursor[0] ; x_[7]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.373      ; 1.963      ;
; -0.546 ; Draw3by3:inst2|enCursor[0] ; color_[2]         ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.399      ; 1.994      ;
; -0.546 ; y[0]                       ; x_[6]             ; y[0]                       ; y[0]        ; -0.500       ; 2.370      ; 1.465      ;
; -0.545 ; y[0]                       ; x_[5]             ; y[0]                       ; y[0]        ; -0.500       ; 2.371      ; 1.467      ;
; -0.536 ; Draw3by3:inst2|enCursor[0] ; color_[1]         ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.399      ; 2.004      ;
; -0.535 ; y[0]                       ; color_[2]         ; y[0]                       ; y[0]        ; -0.500       ; 2.399      ; 1.505      ;
; -0.505 ; y[0]                       ; x_[3]             ; y[0]                       ; y[0]        ; -0.500       ; 2.330      ; 1.466      ;
; -0.490 ; y[0]                       ; y_[4]             ; y[0]                       ; y[0]        ; -0.500       ; 2.382      ; 1.533      ;
; -0.481 ; y[0]                       ; y_[3]             ; y[0]                       ; y[0]        ; -0.500       ; 2.384      ; 1.544      ;
; -0.478 ; Draw3by3:inst2|enCursor[0] ; y_[0]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.218      ; 1.881      ;
; -0.469 ; y[0]                       ; y_[6]             ; y[0]                       ; y[0]        ; 0.000        ; 2.382      ; 2.054      ;
; -0.454 ; Draw3by3:inst2|enCursor[0] ; x_[6]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.370      ; 2.057      ;
; -0.454 ; y[0]                       ; y_[5]             ; y[0]                       ; y[0]        ; 0.000        ; 2.381      ; 2.068      ;
; -0.449 ; Draw3by3:inst2|enCursor[0] ; y_[4]             ; Draw3by3:inst2|enCursor[0] ; y[0]        ; 0.000        ; 2.382      ; 2.074      ;
+--------+----------------------------+-------------------+----------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                        ;
+--------+----------------------------+------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                                  ; Launch Clock               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+------------------------------------------+----------------------------+-------------+--------------+------------+------------+
; -1.567 ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0]               ; Draw3by3:inst2|enCursor[0] ; CLOCK_50    ; 0.000        ; 1.641      ; 0.367      ;
; -1.067 ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0]               ; Draw3by3:inst2|enCursor[0] ; CLOCK_50    ; -0.500       ; 1.641      ; 0.367      ;
; -1.045 ; y[0]                       ; Draw3by3:inst2|timeReduced               ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 0.890      ;
; -0.979 ; y[0]                       ; Draw3by3:inst2|numCount[1]               ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.631      ; 0.945      ;
; -0.975 ; y[0]                       ; Draw3by3:inst2|numCount[2]               ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.631      ; 0.949      ;
; -0.974 ; y[0]                       ; Draw3by3:inst2|numCount[0]               ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.631      ; 0.950      ;
; -0.883 ; y[0]                       ; Draw3by3:inst2|d                         ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.052      ;
; -0.818 ; y[0]                       ; Draw3by3:inst2|ct[1]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.117      ;
; -0.818 ; y[0]                       ; Draw3by3:inst2|ct[0]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.117      ;
; -0.817 ; y[0]                       ; Draw3by3:inst2|ct[2]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.118      ;
; -0.794 ; y[0]                       ; Draw3by3:inst2|colorCursor[2]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.650      ; 1.149      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[19]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[20]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[22]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[23]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[18]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[21]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[25]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[24]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[13]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[14]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[15]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[16]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.762 ; y[0]                       ; Draw3by3:inst2|delay[17]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.173      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[12]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[3]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[4]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[1]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[2]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[5]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[8]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[9]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[10]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[0]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[7]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[6]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.743 ; y[0]                       ; Draw3by3:inst2|delay[11]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.637      ; 1.187      ;
; -0.691 ; y[0]                       ; Green:inst1|x1[7]                        ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.661      ; 1.263      ;
; -0.673 ; y[0]                       ; Start:inst8|xStart[1]                    ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.288      ;
; -0.673 ; y[0]                       ; Start:inst8|xStart[3]                    ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.288      ;
; -0.673 ; y[0]                       ; Start:inst8|xStart[0]                    ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.288      ;
; -0.673 ; y[0]                       ; Start:inst8|xStart[2]                    ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.288      ;
; -0.673 ; y[0]                       ; Start:inst8|xStart[4]                    ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.288      ;
; -0.673 ; y[0]                       ; Start:inst8|xStart[5]                    ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.288      ;
; -0.673 ; y[0]                       ; Start:inst8|xStart[6]                    ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.288      ;
; -0.673 ; y[0]                       ; Start:inst8|xStart[7]                    ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.288      ;
; -0.644 ; y[0]                       ; Draw3by3:inst2|color[0]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.642      ; 1.291      ;
; -0.637 ; y[0]                       ; Draw3by3:inst2|s.reduceTime              ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.300      ;
; -0.634 ; y[0]                       ; Draw3by3:inst2|s.000                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.303      ;
; -0.634 ; y[0]                       ; Draw3by3:inst2|yC[4]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.805      ; 1.464      ;
; -0.634 ; y[0]                       ; Draw3by3:inst2|yC[3]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.805      ; 1.464      ;
; -0.589 ; y[0]                       ; Draw3by3:inst2|cursorDrawn               ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.643      ; 1.347      ;
; -0.584 ; y[0]                       ; Draw3by3:inst2|s.DelayPattern            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.353      ;
; -0.583 ; y[0]                       ; Draw3by3:inst2|countY[1]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.634      ; 1.344      ;
; -0.581 ; y[0]                       ; Draw3by3:inst2|colorCount                ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.615      ; 1.327      ;
; -0.580 ; y[0]                       ; Draw3by3:inst2|s.EraseNModifyCoordinates ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.644      ; 1.357      ;
; -0.572 ; y[0]                       ; Draw3by3:inst2|color[1]                  ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.610      ; 1.331      ;
; -0.570 ; y[0]                       ; Draw3by3:inst2|s.changeNumber            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.345      ;
; -0.568 ; y[0]                       ; Draw3by3:inst2|erased                    ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.612      ; 1.337      ;
; -0.567 ; y[0]                       ; Draw3by3:inst2|countY[2]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.634      ; 1.360      ;
; -0.550 ; y[0]                       ; Draw3by3:inst2|xC[0]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.826      ; 1.569      ;
; -0.545 ; y[0]                       ; Draw3by3:inst2|timeReduced               ; y[0]                       ; CLOCK_50    ; -0.500       ; 1.642      ; 0.890      ;
; -0.534 ; y[0]                       ; Draw3by3:inst2|number[0]                 ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.648      ; 1.407      ;
; -0.529 ; y[0]                       ; Draw3by3:inst2|yC[0]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.826      ; 1.590      ;
; -0.510 ; y[0]                       ; Draw3by3:inst2|enCursor[0]               ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.641      ; 1.424      ;
; -0.493 ; y[0]                       ; Lose:inst11|xLose[0]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.664      ; 1.464      ;
; -0.493 ; y[0]                       ; Lose:inst11|xLose[5]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.664      ; 1.464      ;
; -0.493 ; y[0]                       ; Lose:inst11|xLose[7]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.664      ; 1.464      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[8]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[5]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[12]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[7]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[4]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[11]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[10]           ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[6]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[9]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[3]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[2]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[0]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.492 ; y[0]                       ; Draw3by3:inst2|cycle_count[1]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.622      ; 1.423      ;
; -0.481 ; y[0]                       ; Draw3by3:inst2|yCursorDraw[2]            ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.650      ; 1.462      ;
; -0.479 ; y[0]                       ; Draw3by3:inst2|numCount[1]               ; y[0]                       ; CLOCK_50    ; -0.500       ; 1.631      ; 0.945      ;
; -0.475 ; y[0]                       ; Draw3by3:inst2|numCount[2]               ; y[0]                       ; CLOCK_50    ; -0.500       ; 1.631      ; 0.949      ;
; -0.474 ; y[0]                       ; Draw3by3:inst2|xC[2]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.831      ; 1.650      ;
; -0.474 ; y[0]                       ; Draw3by3:inst2|xC[5]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.831      ; 1.650      ;
; -0.474 ; y[0]                       ; Draw3by3:inst2|xC[7]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.831      ; 1.650      ;
; -0.474 ; y[0]                       ; Draw3by3:inst2|xC[6]                     ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.831      ; 1.650      ;
; -0.474 ; y[0]                       ; Draw3by3:inst2|numCount[0]               ; y[0]                       ; CLOCK_50    ; -0.500       ; 1.631      ; 0.950      ;
; -0.471 ; y[0]                       ; Draw3by3:inst2|yCursor[6]                ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.650      ; 1.472      ;
; -0.471 ; y[0]                       ; Draw3by3:inst2|yCursor[0]                ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.650      ; 1.472      ;
; -0.467 ; y[0]                       ; Draw3by3:inst2|yCursor[1]                ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.650      ; 1.476      ;
; -0.467 ; y[0]                       ; Draw3by3:inst2|yCursor[5]                ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.650      ; 1.476      ;
; -0.467 ; y[0]                       ; Draw3by3:inst2|yCursor[4]                ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.650      ; 1.476      ;
; -0.467 ; y[0]                       ; Draw3by3:inst2|yCursor[2]                ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.650      ; 1.476      ;
; -0.467 ; y[0]                       ; Draw3by3:inst2|yCursor[3]                ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.650      ; 1.476      ;
; -0.454 ; y[0]                       ; Draw3by3:inst2|xCursor[7]                ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.619      ; 1.458      ;
; -0.452 ; y[0]                       ; Green:inst1|x1[0]                        ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.509      ;
; -0.452 ; y[0]                       ; Green:inst1|x1[1]                        ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.509      ;
; -0.452 ; y[0]                       ; Green:inst1|x1[2]                        ; y[0]                       ; CLOCK_50    ; 0.000        ; 1.668      ; 1.509      ;
+--------+----------------------------+------------------------------------------+----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Draw3by3:inst2|enCursor[0]'                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------+-----------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node   ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-----------+----------------------------+----------------------------+--------------+------------+------------+
; -1.209 ; y[0]                                                                                      ; x_[4]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.171      ; 1.103      ;
; -1.182 ; y[0]                                                                                      ; color_[0] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.253      ; 1.212      ;
; -1.170 ; y[0]                                                                                      ; x_[0]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.200      ; 1.171      ;
; -1.147 ; y[0]                                                                                      ; x_[1]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.225      ; 1.219      ;
; -1.121 ; y[0]                                                                                      ; x_[2]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.244      ; 1.264      ;
; -0.927 ; y[0]                                                                                      ; x_[7]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.244      ; 1.458      ;
; -0.917 ; y[0]                                                                                      ; x_[6]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.241      ; 1.465      ;
; -0.916 ; y[0]                                                                                      ; x_[5]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.242      ; 1.467      ;
; -0.906 ; y[0]                                                                                      ; color_[2] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.270      ; 1.505      ;
; -0.876 ; y[0]                                                                                      ; x_[3]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.201      ; 1.466      ;
; -0.861 ; y[0]                                                                                      ; y_[4]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.253      ; 1.533      ;
; -0.852 ; y[0]                                                                                      ; y_[3]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.255      ; 1.544      ;
; -0.811 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[3]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.201      ; 1.531      ;
; -0.784 ; Draw3by3:inst2|enCursor[0]                                                                ; color_[0] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.253      ; 1.610      ;
; -0.755 ; y[0]                                                                                      ; y_[2]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.254      ; 1.640      ;
; -0.750 ; y[0]                                                                                      ; y_[0]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.255      ; 1.646      ;
; -0.734 ; y[0]                                                                                      ; color_[1] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.270      ; 1.677      ;
; -0.709 ; y[0]                                                                                      ; y_[1]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.254      ; 1.686      ;
; -0.709 ; y[0]                                                                                      ; x_[4]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.171      ; 1.103      ;
; -0.682 ; y[0]                                                                                      ; color_[0] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.253      ; 1.212      ;
; -0.670 ; y[0]                                                                                      ; x_[0]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.200      ; 1.171      ;
; -0.656 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[2]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.244      ; 1.729      ;
; -0.649 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[5]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.242      ; 1.734      ;
; -0.647 ; y[0]                                                                                      ; x_[1]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.225      ; 1.219      ;
; -0.637 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[3]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.255      ; 1.759      ;
; -0.622 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[0]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.200      ; 1.719      ;
; -0.621 ; y[0]                                                                                      ; x_[2]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.244      ; 1.264      ;
; -0.603 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[1]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.225      ; 1.763      ;
; -0.515 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[0]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.255      ; 1.881      ;
; -0.461 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[1]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.254      ; 1.934      ;
; -0.458 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[4]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.171      ; 1.854      ;
; -0.427 ; y[0]                                                                                      ; x_[7]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.244      ; 1.458      ;
; -0.422 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[7]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.244      ; 1.963      ;
; -0.417 ; Draw3by3:inst2|enCursor[0]                                                                ; color_[2] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.270      ; 1.994      ;
; -0.417 ; y[0]                                                                                      ; x_[6]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.241      ; 1.465      ;
; -0.416 ; y[0]                                                                                      ; x_[5]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.242      ; 1.467      ;
; -0.407 ; Draw3by3:inst2|enCursor[0]                                                                ; color_[1] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.270      ; 2.004      ;
; -0.406 ; y[0]                                                                                      ; color_[2] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.270      ; 1.505      ;
; -0.376 ; y[0]                                                                                      ; x_[3]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.201      ; 1.466      ;
; -0.361 ; y[0]                                                                                      ; y_[4]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.253      ; 1.533      ;
; -0.352 ; y[0]                                                                                      ; y_[3]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.255      ; 1.544      ;
; -0.340 ; y[0]                                                                                      ; y_[6]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.253      ; 2.054      ;
; -0.325 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[6]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.241      ; 2.057      ;
; -0.325 ; y[0]                                                                                      ; y_[5]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.252      ; 2.068      ;
; -0.320 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[4]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.253      ; 2.074      ;
; -0.311 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[3]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.201      ; 1.531      ;
; -0.284 ; Draw3by3:inst2|enCursor[0]                                                                ; color_[0] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.253      ; 1.610      ;
; -0.279 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[6]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.253      ; 2.115      ;
; -0.255 ; y[0]                                                                                      ; y_[2]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.254      ; 1.640      ;
; -0.250 ; y[0]                                                                                      ; y_[0]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.255      ; 1.646      ;
; -0.234 ; y[0]                                                                                      ; color_[1] ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.270      ; 1.677      ;
; -0.233 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[2]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.254      ; 2.162      ;
; -0.209 ; y[0]                                                                                      ; y_[1]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.254      ; 1.686      ;
; -0.188 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[5]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 2.252      ; 2.205      ;
; -0.156 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[2]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.244      ; 1.729      ;
; -0.149 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[5]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.242      ; 1.734      ;
; -0.137 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[3]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.255      ; 1.759      ;
; -0.122 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[0]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.200      ; 1.719      ;
; -0.103 ; Draw3by3:inst2|enCursor[0]                                                                ; x_[1]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.225      ; 1.763      ;
; -0.015 ; Draw3by3:inst2|enCursor[0]                                                                ; y_[0]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.255      ; 1.881      ;
; 0.039  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[1]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.254      ; 1.934      ;
; 0.042  ; Draw3by3:inst2|enCursor[0]                                                                ; x_[4]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.171      ; 1.854      ;
; 0.078  ; Draw3by3:inst2|enCursor[0]                                                                ; x_[7]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.244      ; 1.963      ;
; 0.083  ; Draw3by3:inst2|enCursor[0]                                                                ; color_[2] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.270      ; 1.994      ;
; 0.093  ; Draw3by3:inst2|enCursor[0]                                                                ; color_[1] ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.270      ; 2.004      ;
; 0.160  ; y[0]                                                                                      ; y_[6]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.253      ; 2.054      ;
; 0.175  ; Draw3by3:inst2|enCursor[0]                                                                ; x_[6]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.241      ; 2.057      ;
; 0.175  ; y[0]                                                                                      ; y_[5]     ; y[0]                       ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.252      ; 2.068      ;
; 0.180  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[4]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.253      ; 2.074      ;
; 0.221  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[6]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.253      ; 2.115      ;
; 0.256  ; Won:inst5|xWon[5]                                                                         ; x_[5]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.575      ; 0.831      ;
; 0.267  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[2]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.254      ; 2.162      ;
; 0.312  ; Draw3by3:inst2|enCursor[0]                                                                ; y_[5]     ; Draw3by3:inst2|enCursor[0] ; Draw3by3:inst2|enCursor[0] ; -0.500       ; 2.252      ; 2.205      ;
; 0.315  ; Won:inst5|xWon[7]                                                                         ; x_[7]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.577      ; 0.892      ;
; 0.318  ; Won:inst5|xWon[6]                                                                         ; x_[6]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.574      ; 0.892      ;
; 0.330  ; Lose:inst11|xLose[5]                                                                      ; x_[5]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.578      ; 0.908      ;
; 0.382  ; Lose:inst11|xLose[7]                                                                      ; x_[7]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.580      ; 0.962      ;
; 0.408  ; Won:inst5|yWon[2]                                                                         ; y_[2]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.587      ; 0.995      ;
; 0.453  ; Lose:inst11|yLose[2]                                                                      ; y_[2]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.590      ; 1.043      ;
; 0.507  ; Green:inst1|x1[1]                                                                         ; x_[1]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.557      ; 1.064      ;
; 0.510  ; Draw3by3:inst2|colorCursor[1]                                                             ; color_[1] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.605      ; 1.115      ;
; 0.536  ; Lose:inst11|xLose[6]                                                                      ; x_[6]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.581      ; 1.117      ;
; 0.549  ; Won:inst5|xWon[2]                                                                         ; x_[2]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.577      ; 1.126      ;
; 0.563  ; Won:inst5|xWon[3]                                                                         ; x_[3]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.534      ; 1.097      ;
; 0.580  ; Green:inst1|x1[6]                                                                         ; x_[6]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.573      ; 1.153      ;
; 0.587  ; Green:inst1|color1[1]                                                                     ; color_[1] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.602      ; 1.189      ;
; 0.597  ; Green:inst1|x1[7]                                                                         ; x_[7]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.583      ; 1.180      ;
; 0.626  ; y[1]                                                                                      ; color_[0] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.444      ; 1.070      ;
; 0.628  ; y[1]                                                                                      ; color_[1] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.461      ; 1.089      ;
; 0.629  ; Green:inst1|color1[2]                                                                     ; color_[2] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.602      ; 1.231      ;
; 0.634  ; Won:inst5|xWon[1]                                                                         ; x_[1]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.558      ; 1.192      ;
; 0.669  ; Lose:inst11|yLose[0]                                                                      ; y_[0]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.591      ; 1.260      ;
; 0.678  ; Lose:inst11|xLose[0]                                                                      ; x_[0]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.536      ; 1.214      ;
; 0.698  ; Draw3by3:inst2|xCursor[4]                                                                 ; x_[4]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.552      ; 1.250      ;
; 0.709  ; ROM:inst6|altsyncram:altsyncram_component|altsyncram_fl71:auto_generated|address_reg_a[2] ; color_[2] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.614      ; 1.323      ;
; 0.726  ; Green:inst1|x1[5]                                                                         ; x_[5]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.574      ; 1.300      ;
; 0.731  ; Lose:inst11|xLose[3]                                                                      ; x_[3]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.541      ; 1.272      ;
; 0.731  ; Won:inst5|xWon[0]                                                                         ; x_[0]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.533      ; 1.264      ;
; 0.732  ; Start:inst8|xStart[5]                                                                     ; x_[5]     ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.574      ; 1.306      ;
; 0.739  ; Draw3by3:inst2|color[0]                                                                   ; color_[0] ; CLOCK_50                   ; Draw3by3:inst2|enCursor[0] ; 0.000        ; 0.611      ; 1.350      ;
+--------+-------------------------------------------------------------------------------------------+-----------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.239 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.328 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.481      ;
; 0.358 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.363 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.375 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.382 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.534      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.418 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.623      ;
; 0.422 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.627      ;
; 0.434 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.067      ; 0.639      ;
; 0.445 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.598      ;
; 0.491 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.507 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.665      ;
; 0.508 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.660      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.515 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.522 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.674      ;
; 0.523 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.749      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.748      ;
; 0.550 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.757      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.553 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.756      ;
; 0.554 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.761      ;
; 0.556 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.764      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 0.699      ;
; 0.557 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.559 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.766      ;
; 0.560 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.712      ;
; 0.561 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.769      ;
; 0.565 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 0.762      ;
; 0.566 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.711      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.772      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.725      ;
; 0.572 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.780      ;
; 0.577 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.059      ; 0.774      ;
; 0.577 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.729      ;
; 0.578 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.730      ;
; 0.586 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.738      ;
; 0.588 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.796      ;
; 0.590 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.796      ;
; 0.591 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.748      ;
; 0.592 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.744      ;
; 0.593 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 0.785      ;
; 0.593 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.799      ;
; 0.594 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.746      ;
; 0.594 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.798      ;
; 0.594 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.798      ;
; 0.600 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.744      ;
; 0.601 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.603 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.755      ;
; 0.606 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.608 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.812      ;
; 0.612 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.764      ;
; 0.613 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.765      ;
; 0.615 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.821      ;
; 0.617 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.769      ;
; 0.620 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.772      ;
; 0.627 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.826      ;
; 0.629 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.636 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.638 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.638 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.641 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.794      ;
; 0.642 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 0.845      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.652 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.804      ;
; 0.655 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.665 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 0.809      ;
; 0.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.821      ;
; 0.670 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.821      ;
; 0.672 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.876      ;
; 0.672 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.824      ;
; 0.673 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.825      ;
; 0.679 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.887      ;
; 0.685 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.838      ;
; 0.687 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.839      ;
; 0.690 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.064      ; 0.892      ;
; 0.690 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.896      ;
; 0.690 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.842      ;
; 0.694 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.845      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Draw3by3:inst2|enCursor[0]'                                                                  ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                   ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~3|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~3|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~3|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~3|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4clkctrl|inclk[0]  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4clkctrl|outclk    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; Mux24~4|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~4|datad            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; Mux24~4|datad            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[0]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[0]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[0]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[1]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[1]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[1]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[2]                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; color_[2]                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; color_[2]|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; inst2|enCursor[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; inst2|enCursor[0]|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[0]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[0]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[1]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[1]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[1]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[1]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[2]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[2]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[2]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[2]|datac              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[3]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[3]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[3]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[3]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[4]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[4]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[4]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[4]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[5]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[5]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[6]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[6]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[6]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[6]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[7]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; x_[7]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[7]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; x_[7]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[0]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[0]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[0]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[1]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[1]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[1]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[1]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[2]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[2]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[2]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[3]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[3]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[3]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[3]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[4]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[4]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[4]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[4]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[5]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[5]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[5]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[6]                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Rise       ; y_[6]                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[6]|datad              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Draw3by3:inst2|enCursor[0] ; Fall       ; y_[6]|datad              ;
+-------+--------------+----------------+------------------+----------------------------+------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'y[0]'                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux21~0clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux21~0clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux21~0clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux21~0clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux21~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux21~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux21~0|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux21~0|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~3|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~3|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~3|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~3|datab                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~4clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; Mux24~4clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~4clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; Mux24~4clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~4clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; Mux24~4clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~4clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; Mux24~4clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~4|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; Mux24~4|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~4|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; Mux24~4|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~4|dataa                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~4|dataa                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux24~4|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux24~4|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux27~0clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux27~0clkctrl|inclk[0]        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux27~0clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux27~0clkctrl|outclk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux27~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux27~0|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux27~0|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux27~0|datad                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux29~1|combout                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux29~1|combout                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Mux29~1|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Mux29~1|datac                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[0]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[0]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[0]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[1]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[1]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[1]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[2]                           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[2]                           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; Y[2]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; Y[2]|datad                     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[0]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[0]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[1]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[1]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[2]                      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; color_[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; color_[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; color_[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; color_[2]|datac                ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; controlTimer.001_976           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; controlTimer.001_976           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; controlTimer.001_976|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; controlTimer.001_976|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; controlTimer.011_970           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; controlTimer.011_970           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; controlTimer.011_970|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; controlTimer.011_970|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; controlTimer.111_964           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; controlTimer.111_964           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; controlTimer.111_964|datad     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; controlTimer.111_964|datad     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; inst8|Equal0~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; inst8|Equal0~0clkctrl|inclk[0] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; inst8|Equal0~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; inst8|Equal0~0clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; inst8|Equal0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; inst8|Equal0~0|combout         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; inst8|Equal0~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; inst8|Equal0~0|datad           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Fall       ; l                              ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Fall       ; l                              ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; y[0]  ; Rise       ; lev[2]                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; y[0]  ; Rise       ; lev[2]                         ;
+-------+--------------+----------------+------------------+-------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.009  ; 3.009  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.009  ; 3.009  ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; 2.156  ; 2.156  ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 2.310  ; 2.310  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -0.165 ; -0.165 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; -0.165 ; -0.165 ; Rise       ; CLOCK_50        ;
; SW[*]     ; y[0]       ; 0.009  ; 0.009  ; Rise       ; y[0]            ;
;  SW[1]    ; y[0]       ; 0.009  ; 0.009  ; Rise       ; y[0]            ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.932 ; -1.932 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.932 ; -1.932 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; -2.036 ; -2.036 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -2.190 ; -2.190 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.357  ; 0.357  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.357  ; 0.357  ; Rise       ; CLOCK_50        ;
; SW[*]     ; y[0]       ; 0.363  ; 0.363  ; Rise       ; y[0]            ;
;  SW[1]    ; y[0]       ; 0.363  ; 0.363  ; Rise       ; y[0]            ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 5.054 ; 5.054 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 4.833 ; 4.833 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 5.054 ; 5.054 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 6.354 ; 6.354 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 6.354 ; 6.354 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.955 ; 3.955 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.085 ; 4.085 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.075 ; 4.075 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.246 ; 4.246 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.236 ; 4.236 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.216 ; 4.216 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.204 ; 4.204 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.083 ; 3.083 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.680 ; 3.680 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.680 ; 3.680 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.670 ; 3.670 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.670 ; 3.670 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.777 ; 3.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.739 ; 3.739 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.759 ; 3.759 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.771 ; 3.771 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.719 ; 2.719 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.934 ; 4.934 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.714 ; 4.714 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.634 ; 4.634 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.634 ; 4.634 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.644 ; 4.644 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.644 ; 4.644 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.842 ; 4.842 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.924 ; 4.924 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.934 ; 4.934 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.914 ; 4.914 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.914 ; 4.914 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.736 ; 2.736 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; y[0]       ; 6.091 ; 6.091 ; Rise       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ; 3.551 ;       ; Rise       ; y[0]                                  ;
;  LEDG[3]  ; y[0]       ; 6.091 ; 6.091 ; Rise       ; y[0]                                  ;
;  LEDG[4]  ; y[0]       ; 5.815 ; 5.815 ; Rise       ; y[0]                                  ;
;  LEDG[5]  ; y[0]       ; 5.513 ; 5.513 ; Rise       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 6.062 ; 6.062 ; Rise       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 4.212 ; 4.212 ; Rise       ; y[0]                                  ;
;  LEDR[1]  ; y[0]       ; 5.904 ; 5.904 ; Rise       ; y[0]                                  ;
;  LEDR[2]  ; y[0]       ; 6.062 ; 6.062 ; Rise       ; y[0]                                  ;
; LEDG[*]   ; y[0]       ;       ; 3.551 ; Fall       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ;       ; 3.551 ; Fall       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 6.103 ; 6.103 ; Fall       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 4.212 ; 4.212 ; Fall       ; y[0]                                  ;
;  LEDR[16] ; y[0]       ; 6.103 ; 6.103 ; Fall       ; y[0]                                  ;
;  LEDR[17] ; y[0]       ; 5.693 ; 5.693 ; Fall       ; y[0]                                  ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 4.833 ; 4.833 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 4.833 ; 4.833 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 5.054 ; 5.054 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 6.143 ; 6.143 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 6.143 ; 6.143 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 2.616 ; 2.616 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.616 ; 2.616 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.616 ; 2.616 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.746 ; 2.746 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.736 ; 2.736 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.907 ; 2.907 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.897 ; 2.897 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.877 ; 2.877 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.877 ; 2.877 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.865 ; 2.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.865 ; 2.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.083 ; 3.083 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.912 ; 2.912 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.922 ; 2.922 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.922 ; 2.922 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.912 ; 2.912 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.912 ; 2.912 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.019 ; 3.019 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.019 ; 3.019 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.981 ; 2.981 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.001 ; 3.001 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.013 ; 3.013 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.013 ; 3.013 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.719 ; 2.719 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.088 ; 3.088 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.168 ; 3.168 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.088 ; 3.088 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.088 ; 3.088 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.098 ; 3.098 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.098 ; 3.098 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.296 ; 3.296 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.378 ; 3.378 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.388 ; 3.388 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.368 ; 3.368 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.368 ; 3.368 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.736 ; 2.736 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; y[0]       ; 3.551 ; 5.513 ; Rise       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ; 3.551 ;       ; Rise       ; y[0]                                  ;
;  LEDG[3]  ; y[0]       ; 6.091 ; 6.091 ; Rise       ; y[0]                                  ;
;  LEDG[4]  ; y[0]       ; 5.815 ; 5.815 ; Rise       ; y[0]                                  ;
;  LEDG[5]  ; y[0]       ; 5.513 ; 5.513 ; Rise       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 4.212 ; 4.212 ; Rise       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 4.212 ; 4.212 ; Rise       ; y[0]                                  ;
;  LEDR[1]  ; y[0]       ; 5.904 ; 5.904 ; Rise       ; y[0]                                  ;
;  LEDR[2]  ; y[0]       ; 6.062 ; 6.062 ; Rise       ; y[0]                                  ;
; LEDG[*]   ; y[0]       ;       ; 3.551 ; Fall       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ;       ; 3.551 ; Fall       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 4.212 ; 4.212 ; Fall       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 4.212 ; 4.212 ; Fall       ; y[0]                                  ;
;  LEDR[16] ; y[0]       ; 6.103 ; 6.103 ; Fall       ; y[0]                                  ;
;  LEDR[17] ; y[0]       ; 5.693 ; 5.693 ; Fall       ; y[0]                                  ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+----------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                  ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                       ; -7.056    ; -4.937   ; N/A      ; N/A     ; 0.500               ;
;  CLOCK_50                              ; -6.966    ; -2.521   ; N/A      ; N/A     ; 7.620               ;
;  Draw3by3:inst2|enCursor[0]            ; -6.469    ; -1.999   ; N/A      ; N/A     ; 0.500               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 32.913    ; 0.239    ; N/A      ; N/A     ; 17.873              ;
;  y[0]                                  ; -7.056    ; -4.937   ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS                        ; -1826.387 ; -144.566 ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -1613.526 ; -96.237  ; N/A      ; N/A     ; 0.000               ;
;  Draw3by3:inst2|enCursor[0]            ; -85.895   ; -21.343  ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000     ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  y[0]                                  ; -126.966  ; -51.090  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+-----------+----------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 5.611 ; 5.611 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 5.611 ; 5.611 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; 3.920 ; 3.920 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 4.260 ; 4.260 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.123 ; 0.123 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.123 ; 0.123 ; Rise       ; CLOCK_50        ;
; SW[*]     ; y[0]       ; 0.510 ; 0.510 ; Rise       ; y[0]            ;
;  SW[1]    ; y[0]       ; 0.510 ; 0.510 ; Rise       ; y[0]            ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.932 ; -1.932 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.932 ; -1.932 ; Rise       ; CLOCK_50        ;
; PS2_CLK   ; CLOCK_50   ; -2.036 ; -2.036 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -2.190 ; -2.190 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 0.511  ; 0.511  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.511  ; 0.511  ; Rise       ; CLOCK_50        ;
; SW[*]     ; y[0]       ; 0.368  ; 0.368  ; Rise       ; y[0]            ;
;  SW[1]    ; y[0]       ; 0.368  ; 0.368  ; Rise       ; y[0]            ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+-----------+------------+--------+--------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 9.576  ; 9.576  ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 8.996  ; 8.996  ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 9.576  ; 9.576  ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 12.578 ; 12.578 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 12.578 ; 12.578 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 8.755  ; 8.755  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.206  ; 8.206  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.206  ; 8.206  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.485  ; 8.485  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.475  ; 8.475  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.755  ; 8.755  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.745  ; 8.745  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.725  ; 8.725  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.725  ; 8.725  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.712  ; 8.712  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.712  ; 8.712  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 6.166  ; 6.166  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937  ;        ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 7.710  ; 7.710  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.490  ; 7.490  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.490  ; 7.490  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.480  ; 7.480  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.480  ; 7.480  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.710  ; 7.710  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.710  ; 7.710  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 7.674  ; 7.674  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 7.694  ; 7.694  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 7.705  ; 7.705  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 7.705  ; 7.705  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.385  ; 5.385  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 10.294 ; 10.294 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.806  ; 9.806  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.627  ; 9.627  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.627  ; 9.627  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.637  ; 9.637  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.637  ; 9.637  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 10.071 ; 10.071 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 10.284 ; 10.284 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 10.294 ; 10.294 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 10.274 ; 10.274 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 10.274 ; 10.274 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 5.428  ; 5.428  ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;        ; 2.937  ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; y[0]       ; 11.972 ; 11.972 ; Rise       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ; 6.733  ;        ; Rise       ; y[0]                                  ;
;  LEDG[3]  ; y[0]       ; 11.972 ; 11.972 ; Rise       ; y[0]                                  ;
;  LEDG[4]  ; y[0]       ; 11.116 ; 11.116 ; Rise       ; y[0]                                  ;
;  LEDG[5]  ; y[0]       ; 10.485 ; 10.485 ; Rise       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 11.823 ; 11.823 ; Rise       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 8.537  ; 8.537  ; Rise       ; y[0]                                  ;
;  LEDR[1]  ; y[0]       ; 11.419 ; 11.419 ; Rise       ; y[0]                                  ;
;  LEDR[2]  ; y[0]       ; 11.823 ; 11.823 ; Rise       ; y[0]                                  ;
; LEDG[*]   ; y[0]       ;        ; 6.733  ; Fall       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ;        ; 6.733  ; Fall       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 11.769 ; 11.769 ; Fall       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 8.537  ; 8.537  ; Fall       ; y[0]                                  ;
;  LEDR[16] ; y[0]       ; 11.769 ; 11.769 ; Fall       ; y[0]                                  ;
;  LEDR[17] ; y[0]       ; 10.939 ; 10.939 ; Fall       ; y[0]                                  ;
+-----------+------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; LEDG[*]   ; CLOCK_50   ; 4.833 ; 4.833 ; Rise       ; CLOCK_50                              ;
;  LEDG[1]  ; CLOCK_50   ; 4.833 ; 4.833 ; Rise       ; CLOCK_50                              ;
;  LEDG[2]  ; CLOCK_50   ; 5.054 ; 5.054 ; Rise       ; CLOCK_50                              ;
; LEDR[*]   ; CLOCK_50   ; 6.143 ; 6.143 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]  ; CLOCK_50   ; 6.143 ; 6.143 ; Rise       ; CLOCK_50                              ;
; VGA_B[*]  ; CLOCK_50   ; 2.616 ; 2.616 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.616 ; 2.616 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.616 ; 2.616 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.746 ; 2.746 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.736 ; 2.736 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.907 ; 2.907 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.897 ; 2.897 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.877 ; 2.877 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.877 ; 2.877 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.865 ; 2.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.865 ; 2.865 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 3.083 ; 3.083 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.912 ; 2.912 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.922 ; 2.922 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.922 ; 2.922 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.912 ; 2.912 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.912 ; 2.912 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.019 ; 3.019 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.019 ; 3.019 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.981 ; 2.981 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.001 ; 3.001 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.013 ; 3.013 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.013 ; 3.013 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.719 ; 2.719 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 3.088 ; 3.088 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 3.168 ; 3.168 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 3.088 ; 3.088 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 3.088 ; 3.088 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 3.098 ; 3.098 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 3.098 ; 3.098 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 3.296 ; 3.296 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 3.378 ; 3.378 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 3.388 ; 3.388 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 3.368 ; 3.368 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 3.368 ; 3.368 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.736 ; 2.736 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; y[0]       ; 3.551 ; 5.513 ; Rise       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ; 3.551 ;       ; Rise       ; y[0]                                  ;
;  LEDG[3]  ; y[0]       ; 6.091 ; 6.091 ; Rise       ; y[0]                                  ;
;  LEDG[4]  ; y[0]       ; 5.815 ; 5.815 ; Rise       ; y[0]                                  ;
;  LEDG[5]  ; y[0]       ; 5.513 ; 5.513 ; Rise       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 4.212 ; 4.212 ; Rise       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 4.212 ; 4.212 ; Rise       ; y[0]                                  ;
;  LEDR[1]  ; y[0]       ; 5.904 ; 5.904 ; Rise       ; y[0]                                  ;
;  LEDR[2]  ; y[0]       ; 6.062 ; 6.062 ; Rise       ; y[0]                                  ;
; LEDG[*]   ; y[0]       ;       ; 3.551 ; Fall       ; y[0]                                  ;
;  LEDG[0]  ; y[0]       ;       ; 3.551 ; Fall       ; y[0]                                  ;
; LEDR[*]   ; y[0]       ; 4.212 ; 4.212 ; Fall       ; y[0]                                  ;
;  LEDR[0]  ; y[0]       ; 4.212 ; 4.212 ; Fall       ; y[0]                                  ;
;  LEDR[16] ; y[0]       ; 6.103 ; 6.103 ; Fall       ; y[0]                                  ;
;  LEDR[17] ; y[0]       ; 5.693 ; 5.693 ; Fall       ; y[0]                                  ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 169235   ; 0        ; 0        ; 0        ;
; Draw3by3:inst2|enCursor[0]            ; CLOCK_50                              ; 40861    ; 1        ; 0        ; 0        ;
; y[0]                                  ; CLOCK_50                              ; 41900    ; 41356    ; 0        ; 0        ;
; CLOCK_50                              ; Draw3by3:inst2|enCursor[0]            ; 1319     ; 0        ; 0        ; 0        ;
; Draw3by3:inst2|enCursor[0]            ; Draw3by3:inst2|enCursor[0]            ; 24       ; 24       ; 0        ; 0        ;
; y[0]                                  ; Draw3by3:inst2|enCursor[0]            ; 88       ; 88       ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; y[0]                                  ; 2862     ; 0        ; 2640     ; 0        ;
; Draw3by3:inst2|enCursor[0]            ; y[0]                                  ; 48       ; 48       ; 48       ; 48       ;
; y[0]                                  ; y[0]                                  ; 207      ; 182      ; 177      ; 177      ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 169235   ; 0        ; 0        ; 0        ;
; Draw3by3:inst2|enCursor[0]            ; CLOCK_50                              ; 40861    ; 1        ; 0        ; 0        ;
; y[0]                                  ; CLOCK_50                              ; 41900    ; 41356    ; 0        ; 0        ;
; CLOCK_50                              ; Draw3by3:inst2|enCursor[0]            ; 1319     ; 0        ; 0        ; 0        ;
; Draw3by3:inst2|enCursor[0]            ; Draw3by3:inst2|enCursor[0]            ; 24       ; 24       ; 0        ; 0        ;
; y[0]                                  ; Draw3by3:inst2|enCursor[0]            ; 88       ; 88       ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; y[0]                                  ; 2862     ; 0        ; 2640     ; 0        ;
; Draw3by3:inst2|enCursor[0]            ; y[0]                                  ; 48       ; 48       ; 48       ; 48       ;
; y[0]                                  ; y[0]                                  ; 207      ; 182      ; 177      ; 177      ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 45    ; 45   ;
; Unconstrained Output Port Paths ; 257   ; 257  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 02 14:44:09 2013
Info: Command: quartus_sta testPattern -c testPattern
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "color_[2]|combout" is a latch
    Warning (335094): Node "x_[0]|combout" is a latch
    Warning (335094): Node "x_[1]|combout" is a latch
    Warning (335094): Node "x_[2]|combout" is a latch
    Warning (335094): Node "x_[3]|combout" is a latch
    Warning (335094): Node "x_[4]|combout" is a latch
    Warning (335094): Node "x_[5]|combout" is a latch
    Warning (335094): Node "y_[0]|combout" is a latch
    Warning (335094): Node "x_[6]|combout" is a latch
    Warning (335094): Node "y_[1]|combout" is a latch
    Warning (335094): Node "x_[7]|combout" is a latch
    Warning (335094): Node "y_[2]|combout" is a latch
    Warning (335094): Node "y_[3]|combout" is a latch
    Warning (335094): Node "y_[4]|combout" is a latch
    Warning (335094): Node "y_[5]|combout" is a latch
    Warning (335094): Node "y_[6]|combout" is a latch
    Warning (335094): Node "Y[1]|combout" is a latch
    Warning (335094): Node "Y[2]|combout" is a latch
    Warning (335094): Node "Y[0]|combout" is a latch
    Warning (335094): Node "controlTimer.111_964|combout" is a latch
    Warning (335094): Node "controlTimer.011_970|combout" is a latch
    Warning (335094): Node "controlTimer.001_976|combout" is a latch
    Warning (335094): Node "lev[2]|combout" is a latch
    Warning (335094): Node "level.011_1271|combout" is a latch
    Warning (335094): Node "level.001_1284|combout" is a latch
    Warning (335094): Node "timerSpeedReg[7]|combout" is a latch
    Warning (335094): Node "timerSpeedReg[13]|combout" is a latch
    Warning (335094): Node "timerSpeedReg[6]|combout" is a latch
    Warning (335094): Node "timerSpeedReg[9]|combout" is a latch
    Warning (335094): Node "timerSpeedReg[17]|combout" is a latch
    Warning (335094): Node "nReg[2]|combout" is a latch
    Warning (335094): Node "nReg[1]|combout" is a latch
    Warning (335094): Node "color_[1]|combout" is a latch
    Warning (335094): Node "color_[0]|combout" is a latch
    Warning (335094): Node "l|combout" is a latch
    Warning (335094): Node "w|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'testPattern.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Draw3by3:inst2|enCursor[0] Draw3by3:inst2|enCursor[0]
    Info (332105): create_clock -period 1.000 -name y[0] y[0]
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "nReg[0]~0|combout"
    Warning (332126): Node "nReg[0]~0|dataa"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux21~0  from: datab  to: combout
    Info (332098): Cell: Mux24~3  from: datad  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.056
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.056      -126.966 y[0] 
    Info (332119):    -6.966     -1613.526 CLOCK_50 
    Info (332119):    -6.469       -85.895 Draw3by3:inst2|enCursor[0] 
    Info (332119):    32.913         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -4.937
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.937       -51.090 y[0] 
    Info (332119):    -2.521       -60.501 CLOCK_50 
    Info (332119):    -1.999       -21.343 Draw3by3:inst2|enCursor[0] 
    Info (332119):     0.517         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 Draw3by3:inst2|enCursor[0] 
    Info (332119):     0.500         0.000 y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 63 output pins without output pin load capacitance assignment
    Info (306007): Pin "PS2_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "PS2_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux21~0  from: datab  to: combout
    Info (332098): Cell: Mux24~3  from: datad  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.630
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.630       -48.864 y[0] 
    Info (332119):    -3.093       -29.540 Draw3by3:inst2|enCursor[0] 
    Info (332119):    -2.589      -570.255 CLOCK_50 
    Info (332119):    36.814         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.698
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.698       -32.632 y[0] 
    Info (332119):    -1.567       -96.237 CLOCK_50 
    Info (332119):    -1.209       -15.697 Draw3by3:inst2|enCursor[0] 
    Info (332119):     0.239         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.500         0.000 Draw3by3:inst2|enCursor[0] 
    Info (332119):     0.500         0.000 y[0] 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 306 megabytes
    Info: Processing ended: Mon Dec 02 14:44:16 2013
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


