<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.13">
  <compounddef id="stm32f10x__dma_8h" kind="file" language="C++">
    <compoundname>stm32f10x_dma.h</compoundname>
    <includes refid="stm32f10x_8h" local="yes">stm32f10x.h</includes>
    <includedby refid="stm32f10x__conf_8h" local="yes">C:/Users/anilj/Desktop/cmsis/sorc/include/stm32f10x_conf.h</includedby>
    <includedby refid="stm32f10x__dma_8c" local="yes">C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c</includedby>
    <incdepgraph>
      <node id="587">
        <label>system_stm32f10x.h</label>
        <link refid="system__stm32f10x_8h"/>
      </node>
      <node id="584">
        <label>stdint.h</label>
      </node>
      <node id="583">
        <label>core_cm3.h</label>
        <link refid="core__cm3_8h"/>
        <childnode refid="584" relation="include">
        </childnode>
        <childnode refid="585" relation="include">
        </childnode>
        <childnode refid="586" relation="include">
        </childnode>
      </node>
      <node id="586">
        <label>core_cmFunc.h</label>
        <link refid="core__cm_func_8h"/>
      </node>
      <node id="581">
        <label>C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h</label>
        <link refid="stm32f10x__dma_8h"/>
        <childnode refid="582" relation="include">
        </childnode>
      </node>
      <node id="585">
        <label>core_cmInstr.h</label>
        <link refid="core__cm_instr_8h"/>
      </node>
      <node id="582">
        <label>stm32f10x.h</label>
        <link refid="stm32f10x_8h"/>
        <childnode refid="583" relation="include">
        </childnode>
        <childnode refid="587" relation="include">
        </childnode>
        <childnode refid="584" relation="include">
        </childnode>
      </node>
    </incdepgraph>
    <invincdepgraph>
      <node id="589">
        <label>C:/Users/anilj/Desktop/cmsis/sorc/include/stm32f10x_conf.h</label>
        <link refid="stm32f10x__conf_8h"/>
      </node>
      <node id="588">
        <label>C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h</label>
        <link refid="stm32f10x__dma_8h"/>
        <childnode refid="589" relation="include">
        </childnode>
        <childnode refid="590" relation="include">
        </childnode>
      </node>
      <node id="590">
        <label>C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c</label>
        <link refid="stm32f10x__dma_8c"/>
      </node>
    </invincdepgraph>
    <innerclass refid="struct_d_m_a___init_type_def" prot="public">DMA_InitTypeDef</innerclass>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___d_m_a___exported___constants_1gabcab9fa1c48b148703a8f41c1d99e0c8" prot="public" static="no">
        <name>IS_DMA_ALL_PERIPH</name>
        <param><defname>PERIPH</defname></param>
        <initializer>(((PERIPH) == <ref refid="group___peripheral__declaration_1gac83c5be824be1c02716e2522e80ddf7a" kindref="member">DMA1_Channel1</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1ga23d7631dd10c645e06971b2543ba2949" kindref="member">DMA1_Channel2</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1gacf7b6093a37b306d7f1f50b2f200f0d0" kindref="member">DMA1_Channel3</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1gad2c42743316bf64da557130061b1f56a" kindref="member">DMA1_Channel4</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1ga06ff98ddef3c962795d2e2444004abff" kindref="member">DMA1_Channel5</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1gac013c4376e4797831b5ddd2a09519df8" kindref="member">DMA1_Channel6</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1ga4f9c23b3d1add93ed206b5c9afa5cda3" kindref="member">DMA1_Channel7</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1gad86c75e1ff89e03e15570f47962865c8" kindref="member">DMA2_Channel1</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1ga316024020799373b9d8e35c316c74f24" kindref="member">DMA2_Channel2</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1ga6dca52a79587e0ca9a5d669048b4c7eb" kindref="member">DMA2_Channel3</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1ga612b396657695191ad740b0b59bc9f12" kindref="member">DMA2_Channel4</ref>) || \
                                   ((PERIPH) == <ref refid="group___peripheral__declaration_1ga521c13b7d0f82a6897d47995da392750" kindref="member">DMA2_Channel5</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="95" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="95" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__data__transfer__direction_1ga51567b748ddac277743c65c20275971a" prot="public" static="no">
        <name>DMA_DIR_PeripheralDST</name>
        <initializer>((uint32_t)0x00000010)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="112" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="112" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__data__transfer__direction_1ga5ce120a044359410136695a2c05df68e" prot="public" static="no">
        <name>DMA_DIR_PeripheralSRC</name>
        <initializer>((uint32_t)0x00000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="113" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="113" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__data__transfer__direction_1gaaad13d2b5808e32a35a2d21bcdbb2296" prot="public" static="no">
        <name>IS_DMA_DIR</name>
        <param><defname>DIR</defname></param>
        <initializer>(((DIR) == <ref refid="group___d_m_a__data__transfer__direction_1ga51567b748ddac277743c65c20275971a" kindref="member">DMA_DIR_PeripheralDST</ref>) || \
                         ((DIR) == <ref refid="group___d_m_a__data__transfer__direction_1ga5ce120a044359410136695a2c05df68e" kindref="member">DMA_DIR_PeripheralSRC</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="114" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="114" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__peripheral__incremented__mode_1gaf7921ea423fb60701a091c508cd0f33a" prot="public" static="no">
        <name>DMA_PeripheralInc_Enable</name>
        <initializer>((uint32_t)0x00000040)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="124" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__peripheral__incremented__mode_1ga0fe3ff9c67bec802dd239fd17c3dbd31" prot="public" static="no">
        <name>DMA_PeripheralInc_Disable</name>
        <initializer>((uint32_t)0x00000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="125" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="125" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__peripheral__incremented__mode_1ga28762105b3f567c16ba79a47e68ff0fa" prot="public" static="no">
        <name>IS_DMA_PERIPHERAL_INC_STATE</name>
        <param><defname>STATE</defname></param>
        <initializer>(((STATE) == <ref refid="group___d_m_a__peripheral__incremented__mode_1gaf7921ea423fb60701a091c508cd0f33a" kindref="member">DMA_PeripheralInc_Enable</ref>) || \
                                            ((STATE) == <ref refid="group___d_m_a__peripheral__incremented__mode_1ga0fe3ff9c67bec802dd239fd17c3dbd31" kindref="member">DMA_PeripheralInc_Disable</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="126" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__memory__incremented__mode_1ga4e8cb23d039c74bbbf365d7678835bbb" prot="public" static="no">
        <name>DMA_MemoryInc_Enable</name>
        <initializer>((uint32_t)0x00000080)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="136" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="136" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__memory__incremented__mode_1ga795a277c997048783a383b026f19a5ab" prot="public" static="no">
        <name>DMA_MemoryInc_Disable</name>
        <initializer>((uint32_t)0x00000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="137" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="137" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__memory__incremented__mode_1gaa880f39d499d1e80449cf80381e4eb67" prot="public" static="no">
        <name>IS_DMA_MEMORY_INC_STATE</name>
        <param><defname>STATE</defname></param>
        <initializer>(((STATE) == <ref refid="group___d_m_a__memory__incremented__mode_1ga4e8cb23d039c74bbbf365d7678835bbb" kindref="member">DMA_MemoryInc_Enable</ref>) || \
                                        ((STATE) == <ref refid="group___d_m_a__memory__incremented__mode_1ga795a277c997048783a383b026f19a5ab" kindref="member">DMA_MemoryInc_Disable</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="138" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="138" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__peripheral__data__size_1ga7577035ae4ff413164000227a8cea346" prot="public" static="no">
        <name>DMA_PeripheralDataSize_Byte</name>
        <initializer>((uint32_t)0x00000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="148" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="148" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__peripheral__data__size_1gab1988e5005ee65c261018f62866e4585" prot="public" static="no">
        <name>DMA_PeripheralDataSize_HalfWord</name>
        <initializer>((uint32_t)0x00000100)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="149" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="149" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__peripheral__data__size_1ga516ea7a40945d8325fe73e079b245ea1" prot="public" static="no">
        <name>DMA_PeripheralDataSize_Word</name>
        <initializer>((uint32_t)0x00000200)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="150" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="150" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__peripheral__data__size_1gad7916e0ae55cdf5efdfa68a09a028037" prot="public" static="no">
        <name>IS_DMA_PERIPHERAL_DATA_SIZE</name>
        <param><defname>SIZE</defname></param>
        <initializer>(((SIZE) == <ref refid="group___d_m_a__peripheral__data__size_1ga7577035ae4ff413164000227a8cea346" kindref="member">DMA_PeripheralDataSize_Byte</ref>) || \
                                           ((SIZE) == <ref refid="group___d_m_a__peripheral__data__size_1gab1988e5005ee65c261018f62866e4585" kindref="member">DMA_PeripheralDataSize_HalfWord</ref>) || \
                                           ((SIZE) == <ref refid="group___d_m_a__peripheral__data__size_1ga516ea7a40945d8325fe73e079b245ea1" kindref="member">DMA_PeripheralDataSize_Word</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="151" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="151" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__memory__data__size_1gad6093bccb60ff9adf81e21c73c58ba17" prot="public" static="no">
        <name>DMA_MemoryDataSize_Byte</name>
        <initializer>((uint32_t)0x00000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="162" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="162" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__memory__data__size_1ga74c9b4e547f5eaaf35d4fd3d01ed5741" prot="public" static="no">
        <name>DMA_MemoryDataSize_HalfWord</name>
        <initializer>((uint32_t)0x00000400)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="163" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="163" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__memory__data__size_1gaff403722a6f82d4b34c9ef306507bb98" prot="public" static="no">
        <name>DMA_MemoryDataSize_Word</name>
        <initializer>((uint32_t)0x00000800)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="164" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="164" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__memory__data__size_1gac9e3748cebcb16d4ae4206d562bc804c" prot="public" static="no">
        <name>IS_DMA_MEMORY_DATA_SIZE</name>
        <param><defname>SIZE</defname></param>
        <initializer>(((SIZE) == <ref refid="group___d_m_a__memory__data__size_1gad6093bccb60ff9adf81e21c73c58ba17" kindref="member">DMA_MemoryDataSize_Byte</ref>) || \
                                       ((SIZE) == <ref refid="group___d_m_a__memory__data__size_1ga74c9b4e547f5eaaf35d4fd3d01ed5741" kindref="member">DMA_MemoryDataSize_HalfWord</ref>) || \
                                       ((SIZE) == <ref refid="group___d_m_a__memory__data__size_1gaff403722a6f82d4b34c9ef306507bb98" kindref="member">DMA_MemoryDataSize_Word</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="165" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="165" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__circular__normal__mode_1ga36327b14c302098fbc5823ac3f1ae020" prot="public" static="no">
        <name>DMA_Mode_Circular</name>
        <initializer>((uint32_t)0x00000020)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="176" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="176" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__circular__normal__mode_1ga36400f5b5095f1102ede4760d7a5959c" prot="public" static="no">
        <name>DMA_Mode_Normal</name>
        <initializer>((uint32_t)0x00000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="177" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="177" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__circular__normal__mode_1gad88ee5030574d6a573904378fb62c7ac" prot="public" static="no">
        <name>IS_DMA_MODE</name>
        <param><defname>MODE</defname></param>
        <initializer>(((MODE) == <ref refid="group___d_m_a__circular__normal__mode_1ga36327b14c302098fbc5823ac3f1ae020" kindref="member">DMA_Mode_Circular</ref>) || ((MODE) == <ref refid="group___d_m_a__circular__normal__mode_1ga36400f5b5095f1102ede4760d7a5959c" kindref="member">DMA_Mode_Normal</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="178" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="178" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__priority__level_1gadccd2f8b2ac24ba4fd485dd5b9b48671" prot="public" static="no">
        <name>DMA_Priority_VeryHigh</name>
        <initializer>((uint32_t)0x00003000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="187" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="187" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__priority__level_1gae2441c0b4d4ba9945a6f4f7d08045a8e" prot="public" static="no">
        <name>DMA_Priority_High</name>
        <initializer>((uint32_t)0x00002000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="188" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="188" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__priority__level_1ga8e0d4a958f4288c6c759945789490f38" prot="public" static="no">
        <name>DMA_Priority_Medium</name>
        <initializer>((uint32_t)0x00001000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="189" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="189" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__priority__level_1gaf414e0aa8dd42aee6f83f88ab6175179" prot="public" static="no">
        <name>DMA_Priority_Low</name>
        <initializer>((uint32_t)0x00000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="190" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="190" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__priority__level_1gaa1cae2ab458948511596467c87cd02b6" prot="public" static="no">
        <name>IS_DMA_PRIORITY</name>
        <param><defname>PRIORITY</defname></param>
        <initializer>(((PRIORITY) == <ref refid="group___d_m_a__priority__level_1gadccd2f8b2ac24ba4fd485dd5b9b48671" kindref="member">DMA_Priority_VeryHigh</ref>) || \
                                   ((PRIORITY) == <ref refid="group___d_m_a__priority__level_1gae2441c0b4d4ba9945a6f4f7d08045a8e" kindref="member">DMA_Priority_High</ref>) || \
                                   ((PRIORITY) == <ref refid="group___d_m_a__priority__level_1ga8e0d4a958f4288c6c759945789490f38" kindref="member">DMA_Priority_Medium</ref>) || \
                                   ((PRIORITY) == <ref refid="group___d_m_a__priority__level_1gaf414e0aa8dd42aee6f83f88ab6175179" kindref="member">DMA_Priority_Low</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="191" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="191" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__memory__to__memory_1ga046a1de15235c254c0511c08cae3065a" prot="public" static="no">
        <name>DMA_M2M_Enable</name>
        <initializer>((uint32_t)0x00004000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="203" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="203" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__memory__to__memory_1ga86e0a7076f0badd509fac6576f3b5355" prot="public" static="no">
        <name>DMA_M2M_Disable</name>
        <initializer>((uint32_t)0x00000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="204" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="204" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__memory__to__memory_1gae0241d6265efc45f87b113cf44e50c06" prot="public" static="no">
        <name>IS_DMA_M2M_STATE</name>
        <param><defname>STATE</defname></param>
        <initializer>(((STATE) == <ref refid="group___d_m_a__memory__to__memory_1ga046a1de15235c254c0511c08cae3065a" kindref="member">DMA_M2M_Enable</ref>) || ((STATE) == <ref refid="group___d_m_a__memory__to__memory_1ga86e0a7076f0badd509fac6576f3b5355" kindref="member">DMA_M2M_Disable</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="205" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="205" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga06e83dd277e0d3e5635cf8ce8dfd6e16" prot="public" static="no">
        <name>DMA_IT_TC</name>
        <initializer>((uint32_t)0x00000002)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="215" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="215" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gadf11c572b9797e04a14b105fdc2e5f66" prot="public" static="no">
        <name>DMA_IT_HT</name>
        <initializer>((uint32_t)0x00000004)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="216" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="216" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gaf9d92649d2a0146f663ff253d8f3b59e" prot="public" static="no">
        <name>DMA_IT_TE</name>
        <initializer>((uint32_t)0x00000008)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="217" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="217" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga47f6af7da302c19aba24516037d305e7" prot="public" static="no">
        <name>IS_DMA_CONFIG_IT</name>
        <param><defname>IT</defname></param>
        <initializer>((((IT) &amp; 0xFFFFFFF1) == 0x00) &amp;&amp; ((IT) != 0x00))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="218" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="218" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga017d35f4f6fbf5689ef39af7227bc5b0" prot="public" static="no">
        <name>DMA1_IT_GL1</name>
        <initializer>((uint32_t)0x00000001)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="220" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="220" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga783532083dcc6e9752feb2e982ce7426" prot="public" static="no">
        <name>DMA1_IT_TC1</name>
        <initializer>((uint32_t)0x00000002)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="221" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="221" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gaea8c98e79c8cb420c81f7380a4c8e1da" prot="public" static="no">
        <name>DMA1_IT_HT1</name>
        <initializer>((uint32_t)0x00000004)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="222" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="222" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga0121b479efafe485719d14634a02d542" prot="public" static="no">
        <name>DMA1_IT_TE1</name>
        <initializer>((uint32_t)0x00000008)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="223" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="223" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga183f3044b39da5e3b3c688239086f836" prot="public" static="no">
        <name>DMA1_IT_GL2</name>
        <initializer>((uint32_t)0x00000010)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="224" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="224" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga14171253268d69143102594cde56b0e1" prot="public" static="no">
        <name>DMA1_IT_TC2</name>
        <initializer>((uint32_t)0x00000020)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="225" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="225" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gab2d608582c350ed00412f7a09fe10ae7" prot="public" static="no">
        <name>DMA1_IT_HT2</name>
        <initializer>((uint32_t)0x00000040)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="226" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="226" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga24e2ed429ff0c0b03c7fec8f4bc8bcc8" prot="public" static="no">
        <name>DMA1_IT_TE2</name>
        <initializer>((uint32_t)0x00000080)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="227" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="227" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga3e71e661eb2ebab146b48b3aee5ad9b1" prot="public" static="no">
        <name>DMA1_IT_GL3</name>
        <initializer>((uint32_t)0x00000100)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="228" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="228" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga37c375d4e3d681efecddc9f25c0c7bcd" prot="public" static="no">
        <name>DMA1_IT_TC3</name>
        <initializer>((uint32_t)0x00000200)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="229" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="229" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga1e3b12ceb8ba5b8d129d5bdee21904de" prot="public" static="no">
        <name>DMA1_IT_HT3</name>
        <initializer>((uint32_t)0x00000400)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="230" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="230" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga54e8f93512a446fcaf2b10cd92f81379" prot="public" static="no">
        <name>DMA1_IT_TE3</name>
        <initializer>((uint32_t)0x00000800)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="231" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="231" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga24d5f98faba722d1ab54812ee7ad8eea" prot="public" static="no">
        <name>DMA1_IT_GL4</name>
        <initializer>((uint32_t)0x00001000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="232" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="232" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga4f6dd1c5092ca262f38c8bb8a7dc2986" prot="public" static="no">
        <name>DMA1_IT_TC4</name>
        <initializer>((uint32_t)0x00002000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="233" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="233" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga1e74c117ead07f4a8749e076316cf9d0" prot="public" static="no">
        <name>DMA1_IT_HT4</name>
        <initializer>((uint32_t)0x00004000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="234" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="234" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga48c3fecb70662a786f32d5cea0a894f8" prot="public" static="no">
        <name>DMA1_IT_TE4</name>
        <initializer>((uint32_t)0x00008000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="235" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="235" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga6a8d925c490ea6e7eaf9fbceea9774f6" prot="public" static="no">
        <name>DMA1_IT_GL5</name>
        <initializer>((uint32_t)0x00010000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="236" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="236" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gaf916fe8154ad4a956eec66ecfe0e7e36" prot="public" static="no">
        <name>DMA1_IT_TC5</name>
        <initializer>((uint32_t)0x00020000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="237" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="237" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga3ddcb696d05b414be7a533993efa849f" prot="public" static="no">
        <name>DMA1_IT_HT5</name>
        <initializer>((uint32_t)0x00040000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="238" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="238" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga7c1f1a465bd0e9755e5fbf2cd7054528" prot="public" static="no">
        <name>DMA1_IT_TE5</name>
        <initializer>((uint32_t)0x00080000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="239" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="239" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga623e986da940dbdbc4155f0c1fc4eae8" prot="public" static="no">
        <name>DMA1_IT_GL6</name>
        <initializer>((uint32_t)0x00100000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="240" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="240" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga466bad6bf0a2c115aee96d2a1e3b8ddf" prot="public" static="no">
        <name>DMA1_IT_TC6</name>
        <initializer>((uint32_t)0x00200000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="241" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="241" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga0a86890a8aa84b5c4f12f1684850fa91" prot="public" static="no">
        <name>DMA1_IT_HT6</name>
        <initializer>((uint32_t)0x00400000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="242" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="242" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga2bbf515c1154a5ad359cbd0ace724e64" prot="public" static="no">
        <name>DMA1_IT_TE6</name>
        <initializer>((uint32_t)0x00800000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="243" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="243" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga3df39a2f922a5f33ebf1ba3f1adfc15d" prot="public" static="no">
        <name>DMA1_IT_GL7</name>
        <initializer>((uint32_t)0x01000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="244" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="244" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga17efb3180f536c295853e64e5ca508c2" prot="public" static="no">
        <name>DMA1_IT_TC7</name>
        <initializer>((uint32_t)0x02000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="245" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="245" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga9f8a6dd7fc4978c95cbd9de63c85bc37" prot="public" static="no">
        <name>DMA1_IT_HT7</name>
        <initializer>((uint32_t)0x04000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="246" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="246" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga1261e2bfa461a8097603b7737eb7698c" prot="public" static="no">
        <name>DMA1_IT_TE7</name>
        <initializer>((uint32_t)0x08000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="247" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="247" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gafe096e037c0b7cc498cdb993d32e06c5" prot="public" static="no">
        <name>DMA2_IT_GL1</name>
        <initializer>((uint32_t)0x10000001)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="249" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="249" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga2b6a86186eb56749032aa18b9baff850" prot="public" static="no">
        <name>DMA2_IT_TC1</name>
        <initializer>((uint32_t)0x10000002)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="250" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="250" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gab9544576514917f9a1fcbb3100c3c2ae" prot="public" static="no">
        <name>DMA2_IT_HT1</name>
        <initializer>((uint32_t)0x10000004)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="251" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="251" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga912b0a1e7104dc70d25ca1a33338b6eb" prot="public" static="no">
        <name>DMA2_IT_TE1</name>
        <initializer>((uint32_t)0x10000008)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="252" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="252" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gad1b225f7053b88eeee62e5ed1801b5c3" prot="public" static="no">
        <name>DMA2_IT_GL2</name>
        <initializer>((uint32_t)0x10000010)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="253" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="253" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga174df6fdfa25046c1481ede66ff1eb6d" prot="public" static="no">
        <name>DMA2_IT_TC2</name>
        <initializer>((uint32_t)0x10000020)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="254" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="254" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gaf1cb017935477795a7bfb0d1a271e69a" prot="public" static="no">
        <name>DMA2_IT_HT2</name>
        <initializer>((uint32_t)0x10000040)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="255" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="255" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga5f32004b492a225495c9c1dcd5002042" prot="public" static="no">
        <name>DMA2_IT_TE2</name>
        <initializer>((uint32_t)0x10000080)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="256" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="256" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga9876a20bc7ae5ccff6d4e62a8b767070" prot="public" static="no">
        <name>DMA2_IT_GL3</name>
        <initializer>((uint32_t)0x10000100)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="257" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="257" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga249abc1068e8979f52d7d867b5de5a75" prot="public" static="no">
        <name>DMA2_IT_TC3</name>
        <initializer>((uint32_t)0x10000200)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="258" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="258" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gab3c0d024e03f9fdca539710c7e528904" prot="public" static="no">
        <name>DMA2_IT_HT3</name>
        <initializer>((uint32_t)0x10000400)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="259" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="259" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga2fd4ce5d7e2d67c05379f826ae1b1da6" prot="public" static="no">
        <name>DMA2_IT_TE3</name>
        <initializer>((uint32_t)0x10000800)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="260" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="260" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga004761fbcd7dba2f242639b2992ada17" prot="public" static="no">
        <name>DMA2_IT_GL4</name>
        <initializer>((uint32_t)0x10001000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="261" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="261" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga54b6716e82894f76c87926afe2a65f30" prot="public" static="no">
        <name>DMA2_IT_TC4</name>
        <initializer>((uint32_t)0x10002000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="262" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="262" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga4aa775a2f1e10783bd43911ad65bb28b" prot="public" static="no">
        <name>DMA2_IT_HT4</name>
        <initializer>((uint32_t)0x10004000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="263" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="263" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga54dfd8a41ad683f01e3103e6473a7aff" prot="public" static="no">
        <name>DMA2_IT_TE4</name>
        <initializer>((uint32_t)0x10008000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="264" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="264" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga2205d7e002767d98f7aa206634374082" prot="public" static="no">
        <name>DMA2_IT_GL5</name>
        <initializer>((uint32_t)0x10010000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="265" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="265" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gaa1134531a0aeb8daeb516985562129b0" prot="public" static="no">
        <name>DMA2_IT_TC5</name>
        <initializer>((uint32_t)0x10020000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="266" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="266" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga4c1e0d1572267c1d48d787009148e3ef" prot="public" static="no">
        <name>DMA2_IT_HT5</name>
        <initializer>((uint32_t)0x10040000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="267" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="267" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gad47115e9a4d0d3f5d9101097983b5525" prot="public" static="no">
        <name>DMA2_IT_TE5</name>
        <initializer>((uint32_t)0x10080000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="268" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="268" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1ga390481b083355ed774b04f70a42f0dfb" prot="public" static="no">
        <name>IS_DMA_CLEAR_IT</name>
        <param><defname>IT</defname></param>
        <initializer>(((((IT) &amp; 0xF0000000) == 0x00) || (((IT) &amp; 0xEFF00000) == 0x00)) &amp;&amp; ((IT) != 0x00))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="270" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="270" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__interrupts__definition_1gaaafa1bd74bc5e78e276c731faa8eed22" prot="public" static="no">
        <name>IS_DMA_GET_IT</name>
        <param><defname>IT</defname></param>
        <initializer>(((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga017d35f4f6fbf5689ef39af7227bc5b0" kindref="member">DMA1_IT_GL1</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga783532083dcc6e9752feb2e982ce7426" kindref="member">DMA1_IT_TC1</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1gaea8c98e79c8cb420c81f7380a4c8e1da" kindref="member">DMA1_IT_HT1</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga0121b479efafe485719d14634a02d542" kindref="member">DMA1_IT_TE1</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga183f3044b39da5e3b3c688239086f836" kindref="member">DMA1_IT_GL2</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga14171253268d69143102594cde56b0e1" kindref="member">DMA1_IT_TC2</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1gab2d608582c350ed00412f7a09fe10ae7" kindref="member">DMA1_IT_HT2</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga24e2ed429ff0c0b03c7fec8f4bc8bcc8" kindref="member">DMA1_IT_TE2</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga3e71e661eb2ebab146b48b3aee5ad9b1" kindref="member">DMA1_IT_GL3</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga37c375d4e3d681efecddc9f25c0c7bcd" kindref="member">DMA1_IT_TC3</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga1e3b12ceb8ba5b8d129d5bdee21904de" kindref="member">DMA1_IT_HT3</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga54e8f93512a446fcaf2b10cd92f81379" kindref="member">DMA1_IT_TE3</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga24d5f98faba722d1ab54812ee7ad8eea" kindref="member">DMA1_IT_GL4</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga4f6dd1c5092ca262f38c8bb8a7dc2986" kindref="member">DMA1_IT_TC4</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga1e74c117ead07f4a8749e076316cf9d0" kindref="member">DMA1_IT_HT4</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga48c3fecb70662a786f32d5cea0a894f8" kindref="member">DMA1_IT_TE4</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga6a8d925c490ea6e7eaf9fbceea9774f6" kindref="member">DMA1_IT_GL5</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1gaf916fe8154ad4a956eec66ecfe0e7e36" kindref="member">DMA1_IT_TC5</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga3ddcb696d05b414be7a533993efa849f" kindref="member">DMA1_IT_HT5</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga7c1f1a465bd0e9755e5fbf2cd7054528" kindref="member">DMA1_IT_TE5</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga623e986da940dbdbc4155f0c1fc4eae8" kindref="member">DMA1_IT_GL6</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga466bad6bf0a2c115aee96d2a1e3b8ddf" kindref="member">DMA1_IT_TC6</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga0a86890a8aa84b5c4f12f1684850fa91" kindref="member">DMA1_IT_HT6</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga2bbf515c1154a5ad359cbd0ace724e64" kindref="member">DMA1_IT_TE6</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga3df39a2f922a5f33ebf1ba3f1adfc15d" kindref="member">DMA1_IT_GL7</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga17efb3180f536c295853e64e5ca508c2" kindref="member">DMA1_IT_TC7</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga9f8a6dd7fc4978c95cbd9de63c85bc37" kindref="member">DMA1_IT_HT7</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga1261e2bfa461a8097603b7737eb7698c" kindref="member">DMA1_IT_TE7</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1gafe096e037c0b7cc498cdb993d32e06c5" kindref="member">DMA2_IT_GL1</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga2b6a86186eb56749032aa18b9baff850" kindref="member">DMA2_IT_TC1</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1gab9544576514917f9a1fcbb3100c3c2ae" kindref="member">DMA2_IT_HT1</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga912b0a1e7104dc70d25ca1a33338b6eb" kindref="member">DMA2_IT_TE1</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1gad1b225f7053b88eeee62e5ed1801b5c3" kindref="member">DMA2_IT_GL2</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga174df6fdfa25046c1481ede66ff1eb6d" kindref="member">DMA2_IT_TC2</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1gaf1cb017935477795a7bfb0d1a271e69a" kindref="member">DMA2_IT_HT2</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga5f32004b492a225495c9c1dcd5002042" kindref="member">DMA2_IT_TE2</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga9876a20bc7ae5ccff6d4e62a8b767070" kindref="member">DMA2_IT_GL3</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga249abc1068e8979f52d7d867b5de5a75" kindref="member">DMA2_IT_TC3</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1gab3c0d024e03f9fdca539710c7e528904" kindref="member">DMA2_IT_HT3</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga2fd4ce5d7e2d67c05379f826ae1b1da6" kindref="member">DMA2_IT_TE3</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga004761fbcd7dba2f242639b2992ada17" kindref="member">DMA2_IT_GL4</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga54b6716e82894f76c87926afe2a65f30" kindref="member">DMA2_IT_TC4</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga4aa775a2f1e10783bd43911ad65bb28b" kindref="member">DMA2_IT_HT4</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga54dfd8a41ad683f01e3103e6473a7aff" kindref="member">DMA2_IT_TE4</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga2205d7e002767d98f7aa206634374082" kindref="member">DMA2_IT_GL5</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1gaa1134531a0aeb8daeb516985562129b0" kindref="member">DMA2_IT_TC5</ref>) || \
                           ((IT) == <ref refid="group___d_m_a__interrupts__definition_1ga4c1e0d1572267c1d48d787009148e3ef" kindref="member">DMA2_IT_HT5</ref>) || ((IT) == <ref refid="group___d_m_a__interrupts__definition_1gad47115e9a4d0d3f5d9101097983b5525" kindref="member">DMA2_IT_TE5</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="272" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="272" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gad1ac00f031065682ac125f6f9be061e6" prot="public" static="no">
        <name>DMA1_FLAG_GL1</name>
        <initializer>((uint32_t)0x00000001)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="304" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="304" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gaa9b4d1112bcfd34136007b813a11187e" prot="public" static="no">
        <name>DMA1_FLAG_TC1</name>
        <initializer>((uint32_t)0x00000002)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="305" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="305" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga9c806b96cfdcebddb64f70d13ad32270" prot="public" static="no">
        <name>DMA1_FLAG_HT1</name>
        <initializer>((uint32_t)0x00000004)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="306" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="306" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gae30157801ac1460dab86a8f54cfd3479" prot="public" static="no">
        <name>DMA1_FLAG_TE1</name>
        <initializer>((uint32_t)0x00000008)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="307" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="307" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gad27b8a0cf554638d78fb67a010c0419b" prot="public" static="no">
        <name>DMA1_FLAG_GL2</name>
        <initializer>((uint32_t)0x00000010)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="308" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="308" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga0eff24f7e6b2b874328d531ee9315b20" prot="public" static="no">
        <name>DMA1_FLAG_TC2</name>
        <initializer>((uint32_t)0x00000020)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="309" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="309" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gae154ffd90ebaec11f9ed1be00e69f149" prot="public" static="no">
        <name>DMA1_FLAG_HT2</name>
        <initializer>((uint32_t)0x00000040)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="310" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="310" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga23bfb917d32a8dd5a96d343ef5f6ea46" prot="public" static="no">
        <name>DMA1_FLAG_TE2</name>
        <initializer>((uint32_t)0x00000080)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="311" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="311" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gaf3eccffb15e5b64611774b22f8b43e91" prot="public" static="no">
        <name>DMA1_FLAG_GL3</name>
        <initializer>((uint32_t)0x00000100)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="312" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="312" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga0490d6c6fca12f4bcc61ef69e3fbdd93" prot="public" static="no">
        <name>DMA1_FLAG_TC3</name>
        <initializer>((uint32_t)0x00000200)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="313" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="313" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga9c801c1702fcc41b74bb7397ce80a8fc" prot="public" static="no">
        <name>DMA1_FLAG_HT3</name>
        <initializer>((uint32_t)0x00000400)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="314" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="314" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gaa0b3d86f09829d0388273f0cd51698cc" prot="public" static="no">
        <name>DMA1_FLAG_TE3</name>
        <initializer>((uint32_t)0x00000800)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="315" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="315" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gace751c9c8aa57b154d61865625cca25b" prot="public" static="no">
        <name>DMA1_FLAG_GL4</name>
        <initializer>((uint32_t)0x00001000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="316" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="316" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga78f2798eca161493d5dc6058f65b0f17" prot="public" static="no">
        <name>DMA1_FLAG_TC4</name>
        <initializer>((uint32_t)0x00002000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="317" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="317" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga12ad5a2c8cd9778fecf88d1dab7626d4" prot="public" static="no">
        <name>DMA1_FLAG_HT4</name>
        <initializer>((uint32_t)0x00004000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="318" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="318" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga53beafec27ed89735e83fc7577a00d39" prot="public" static="no">
        <name>DMA1_FLAG_TE4</name>
        <initializer>((uint32_t)0x00008000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="319" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="319" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga173d8dadcbf3d96911a43eedf53bd64e" prot="public" static="no">
        <name>DMA1_FLAG_GL5</name>
        <initializer>((uint32_t)0x00010000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="320" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="320" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga438d3577b5b5b6c2c0cf1008296c23bb" prot="public" static="no">
        <name>DMA1_FLAG_TC5</name>
        <initializer>((uint32_t)0x00020000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="321" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="321" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga648a2eb0b008ab009f03d207596c3cd7" prot="public" static="no">
        <name>DMA1_FLAG_HT5</name>
        <initializer>((uint32_t)0x00040000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="322" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="322" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga17b9793d2f78c683f7c48ba4f7fa2e70" prot="public" static="no">
        <name>DMA1_FLAG_TE5</name>
        <initializer>((uint32_t)0x00080000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="323" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="323" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gab21d0196f89435f61bedd03d53edc093" prot="public" static="no">
        <name>DMA1_FLAG_GL6</name>
        <initializer>((uint32_t)0x00100000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="324" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="324" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga85276600ddf436d4f268199e0df9c54a" prot="public" static="no">
        <name>DMA1_FLAG_TC6</name>
        <initializer>((uint32_t)0x00200000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="325" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="325" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga0d594cb12f86f19c9562d82c3ca505bc" prot="public" static="no">
        <name>DMA1_FLAG_HT6</name>
        <initializer>((uint32_t)0x00400000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="326" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="326" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga231e156a0e27f7b2271ea44ca90c237d" prot="public" static="no">
        <name>DMA1_FLAG_TE6</name>
        <initializer>((uint32_t)0x00800000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="327" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="327" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga37e5e27ca5bf6f3211d2effda2ca7646" prot="public" static="no">
        <name>DMA1_FLAG_GL7</name>
        <initializer>((uint32_t)0x01000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="328" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="328" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga327907756920f193d5d57d8cca845ad6" prot="public" static="no">
        <name>DMA1_FLAG_TC7</name>
        <initializer>((uint32_t)0x02000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="329" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="329" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga1a7cbf9dffa4fc5ef1cedb46ea446387" prot="public" static="no">
        <name>DMA1_FLAG_HT7</name>
        <initializer>((uint32_t)0x04000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="330" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="330" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga8b967e41e2d2dcc6d638a664f8e0900c" prot="public" static="no">
        <name>DMA1_FLAG_TE7</name>
        <initializer>((uint32_t)0x08000000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="331" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="331" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga34b82697f14e2fa9f7abeb4c43502822" prot="public" static="no">
        <name>DMA2_FLAG_GL1</name>
        <initializer>((uint32_t)0x10000001)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="333" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="333" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga828c97967dbdb48d267ed0f0c4e9b8a5" prot="public" static="no">
        <name>DMA2_FLAG_TC1</name>
        <initializer>((uint32_t)0x10000002)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="334" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="334" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga2264376d92756f07122883c8f3359258" prot="public" static="no">
        <name>DMA2_FLAG_HT1</name>
        <initializer>((uint32_t)0x10000004)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="335" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="335" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga415793b309369076a9d797ad0757a9c1" prot="public" static="no">
        <name>DMA2_FLAG_TE1</name>
        <initializer>((uint32_t)0x10000008)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="336" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="336" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gaa646f1ffc4468931a748ecff6440d40f" prot="public" static="no">
        <name>DMA2_FLAG_GL2</name>
        <initializer>((uint32_t)0x10000010)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="337" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="337" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga7da2f61b8c67923904312796fd76def3" prot="public" static="no">
        <name>DMA2_FLAG_TC2</name>
        <initializer>((uint32_t)0x10000020)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="338" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="338" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gaa4ecfdaca0509737af68143d23d0267c" prot="public" static="no">
        <name>DMA2_FLAG_HT2</name>
        <initializer>((uint32_t)0x10000040)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="339" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="339" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga3d396b14851e789ad549126da55b7f3f" prot="public" static="no">
        <name>DMA2_FLAG_TE2</name>
        <initializer>((uint32_t)0x10000080)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="340" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="340" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga4c56bb0c92db51e9147b122f2dff1c0a" prot="public" static="no">
        <name>DMA2_FLAG_GL3</name>
        <initializer>((uint32_t)0x10000100)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="341" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="341" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga3b704db8a45d4410509f3552e8b2095f" prot="public" static="no">
        <name>DMA2_FLAG_TC3</name>
        <initializer>((uint32_t)0x10000200)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="342" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="342" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga1af48c549d9aa04e8161cb8b398ef39c" prot="public" static="no">
        <name>DMA2_FLAG_HT3</name>
        <initializer>((uint32_t)0x10000400)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="343" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="343" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gacdf472c665395a07681a7d499ac0f0bb" prot="public" static="no">
        <name>DMA2_FLAG_TE3</name>
        <initializer>((uint32_t)0x10000800)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="344" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="344" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga624ff69707b76813a2170e4b1e0bda71" prot="public" static="no">
        <name>DMA2_FLAG_GL4</name>
        <initializer>((uint32_t)0x10001000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="345" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="345" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gad4f76b7a22233dbb9daaad448c431165" prot="public" static="no">
        <name>DMA2_FLAG_TC4</name>
        <initializer>((uint32_t)0x10002000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="346" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="346" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga3dde40e2dbcdb12e4c1a2a2b5a8b3a60" prot="public" static="no">
        <name>DMA2_FLAG_HT4</name>
        <initializer>((uint32_t)0x10004000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="347" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="347" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gac1178b804cad45fe82236dbd2c25cc64" prot="public" static="no">
        <name>DMA2_FLAG_TE4</name>
        <initializer>((uint32_t)0x10008000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="348" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="348" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gab0468b7a6e2fbdd5428da87252865623" prot="public" static="no">
        <name>DMA2_FLAG_GL5</name>
        <initializer>((uint32_t)0x10010000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="349" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="349" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga5ba4dce652a1a29bedbd7d8dc35ca4ec" prot="public" static="no">
        <name>DMA2_FLAG_TC5</name>
        <initializer>((uint32_t)0x10020000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="350" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="350" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga23aabf34428e04d7b46368e0b595a4d5" prot="public" static="no">
        <name>DMA2_FLAG_HT5</name>
        <initializer>((uint32_t)0x10040000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="351" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="351" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1gae57659b4349d03eb70db63bb2aa40505" prot="public" static="no">
        <name>DMA2_FLAG_TE5</name>
        <initializer>((uint32_t)0x10080000)</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="352" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="352" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga4b33e418489c9a3c9adcbdbaca93e4a3" prot="public" static="no">
        <name>IS_DMA_CLEAR_FLAG</name>
        <param><defname>FLAG</defname></param>
        <initializer>(((((FLAG) &amp; 0xF0000000) == 0x00) || (((FLAG) &amp; 0xEFF00000) == 0x00)) &amp;&amp; ((FLAG) != 0x00))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="354" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="354" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a__flags__definition_1ga98e421aa0a15fbeecb4cab3612985676" prot="public" static="no">
        <name>IS_DMA_GET_FLAG</name>
        <param><defname>FLAG</defname></param>
        <initializer>(((FLAG) == <ref refid="group___d_m_a__flags__definition_1gad1ac00f031065682ac125f6f9be061e6" kindref="member">DMA1_FLAG_GL1</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gaa9b4d1112bcfd34136007b813a11187e" kindref="member">DMA1_FLAG_TC1</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga9c806b96cfdcebddb64f70d13ad32270" kindref="member">DMA1_FLAG_HT1</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gae30157801ac1460dab86a8f54cfd3479" kindref="member">DMA1_FLAG_TE1</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gad27b8a0cf554638d78fb67a010c0419b" kindref="member">DMA1_FLAG_GL2</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga0eff24f7e6b2b874328d531ee9315b20" kindref="member">DMA1_FLAG_TC2</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gae154ffd90ebaec11f9ed1be00e69f149" kindref="member">DMA1_FLAG_HT2</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga23bfb917d32a8dd5a96d343ef5f6ea46" kindref="member">DMA1_FLAG_TE2</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gaf3eccffb15e5b64611774b22f8b43e91" kindref="member">DMA1_FLAG_GL3</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga0490d6c6fca12f4bcc61ef69e3fbdd93" kindref="member">DMA1_FLAG_TC3</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga9c801c1702fcc41b74bb7397ce80a8fc" kindref="member">DMA1_FLAG_HT3</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gaa0b3d86f09829d0388273f0cd51698cc" kindref="member">DMA1_FLAG_TE3</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gace751c9c8aa57b154d61865625cca25b" kindref="member">DMA1_FLAG_GL4</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga78f2798eca161493d5dc6058f65b0f17" kindref="member">DMA1_FLAG_TC4</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga12ad5a2c8cd9778fecf88d1dab7626d4" kindref="member">DMA1_FLAG_HT4</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga53beafec27ed89735e83fc7577a00d39" kindref="member">DMA1_FLAG_TE4</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga173d8dadcbf3d96911a43eedf53bd64e" kindref="member">DMA1_FLAG_GL5</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga438d3577b5b5b6c2c0cf1008296c23bb" kindref="member">DMA1_FLAG_TC5</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga648a2eb0b008ab009f03d207596c3cd7" kindref="member">DMA1_FLAG_HT5</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga17b9793d2f78c683f7c48ba4f7fa2e70" kindref="member">DMA1_FLAG_TE5</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gab21d0196f89435f61bedd03d53edc093" kindref="member">DMA1_FLAG_GL6</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga85276600ddf436d4f268199e0df9c54a" kindref="member">DMA1_FLAG_TC6</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga0d594cb12f86f19c9562d82c3ca505bc" kindref="member">DMA1_FLAG_HT6</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga231e156a0e27f7b2271ea44ca90c237d" kindref="member">DMA1_FLAG_TE6</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga37e5e27ca5bf6f3211d2effda2ca7646" kindref="member">DMA1_FLAG_GL7</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga327907756920f193d5d57d8cca845ad6" kindref="member">DMA1_FLAG_TC7</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga1a7cbf9dffa4fc5ef1cedb46ea446387" kindref="member">DMA1_FLAG_HT7</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga8b967e41e2d2dcc6d638a664f8e0900c" kindref="member">DMA1_FLAG_TE7</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga34b82697f14e2fa9f7abeb4c43502822" kindref="member">DMA2_FLAG_GL1</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga828c97967dbdb48d267ed0f0c4e9b8a5" kindref="member">DMA2_FLAG_TC1</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga2264376d92756f07122883c8f3359258" kindref="member">DMA2_FLAG_HT1</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga415793b309369076a9d797ad0757a9c1" kindref="member">DMA2_FLAG_TE1</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gaa646f1ffc4468931a748ecff6440d40f" kindref="member">DMA2_FLAG_GL2</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga7da2f61b8c67923904312796fd76def3" kindref="member">DMA2_FLAG_TC2</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gaa4ecfdaca0509737af68143d23d0267c" kindref="member">DMA2_FLAG_HT2</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga3d396b14851e789ad549126da55b7f3f" kindref="member">DMA2_FLAG_TE2</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga4c56bb0c92db51e9147b122f2dff1c0a" kindref="member">DMA2_FLAG_GL3</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga3b704db8a45d4410509f3552e8b2095f" kindref="member">DMA2_FLAG_TC3</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga1af48c549d9aa04e8161cb8b398ef39c" kindref="member">DMA2_FLAG_HT3</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gacdf472c665395a07681a7d499ac0f0bb" kindref="member">DMA2_FLAG_TE3</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga624ff69707b76813a2170e4b1e0bda71" kindref="member">DMA2_FLAG_GL4</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gad4f76b7a22233dbb9daaad448c431165" kindref="member">DMA2_FLAG_TC4</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga3dde40e2dbcdb12e4c1a2a2b5a8b3a60" kindref="member">DMA2_FLAG_HT4</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gac1178b804cad45fe82236dbd2c25cc64" kindref="member">DMA2_FLAG_TE4</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gab0468b7a6e2fbdd5428da87252865623" kindref="member">DMA2_FLAG_GL5</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga5ba4dce652a1a29bedbd7d8dc35ca4ec" kindref="member">DMA2_FLAG_TC5</ref>) || \
                               ((FLAG) == <ref refid="group___d_m_a__flags__definition_1ga23aabf34428e04d7b46368e0b595a4d5" kindref="member">DMA2_FLAG_HT5</ref>) || ((FLAG) == <ref refid="group___d_m_a__flags__definition_1gae57659b4349d03eb70db63bb2aa40505" kindref="member">DMA2_FLAG_TE5</ref>))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="356" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="356" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___d_m_a___buffer___size_1ga72ef4033bb3bc2cdfdbe579083b05e32" prot="public" static="no">
        <name>IS_DMA_BUFFER_SIZE</name>
        <param><defname>SIZE</defname></param>
        <initializer>(((SIZE) &gt;= 0x1) &amp;&amp; ((SIZE) &lt; 0x10000))</initializer>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="388" column="9" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" bodystart="388" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="func">
      <memberdef kind="function" id="group___d_m_a___exported___functions_1ga21ca0d50b13e502db5ab5feb484f9ece" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void DMA_DeInit</definition>
        <argsstring>(DMA_Channel_TypeDef *DMAy_Channelx)</argsstring>
        <name>DMA_DeInit</name>
        <param>
          <type><ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref> *</type>
          <declname>DMAy_Channelx</declname>
        </param>
        <briefdescription>
<para>Deinitializes the DMAy Channelx registers to their default reset values. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMAy_Channelx</parametername>
</parameternamelist>
<parameterdescription>
<para>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="410" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="108" bodyend="191"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___d_m_a___exported___constants_1gabcab9fa1c48b148703a8f41c1d99e0c8" compoundref="stm32f10x__dma_8h" startline="95">IS_DMA_ALL_PERIPH</references>
        <references refid="struct_d_m_a___channel___type_def_1aa4938d438293f76ff6d9a262715c23eb" compoundref="stm32f10x_8h" startline="800">DMA_Channel_TypeDef::CCR</references>
        <references refid="group___peripheral___registers___bits___definition_1ga387640bb30564cbc9479b9e4207d75a9" compoundref="stm32f10x_8h" startline="3463">DMA_CCR1_EN</references>
        <references refid="struct_d_m_a___channel___type_def_1af1c675e412fb96e38b6b4630b88c5676" compoundref="stm32f10x_8h" startline="801">DMA_Channel_TypeDef::CNDTR</references>
        <references refid="struct_d_m_a___channel___type_def_1a8ce1c9c2742eaaa0e97ddbb3a06154cc" compoundref="stm32f10x_8h" startline="802">DMA_Channel_TypeDef::CPAR</references>
        <references refid="struct_d_m_a___channel___type_def_1a7a9886b5f9e0edaf5ced3d1870b33ad7" compoundref="stm32f10x_8h" startline="803">DMA_Channel_TypeDef::CMAR</references>
        <references refid="group___peripheral__declaration_1gac83c5be824be1c02716e2522e80ddf7a" compoundref="stm32f10x_8h" startline="1431">DMA1_Channel1</references>
        <references refid="group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9" compoundref="stm32f10x_8h" startline="1429">DMA1</references>
        <references refid="group___d_m_a___private___defines_1ga76177263f2b9878765606f3bb8b9cc64" compoundref="stm32f10x__dma_8c" startline="48">DMA1_Channel1_IT_Mask</references>
        <references refid="group___peripheral__declaration_1ga23d7631dd10c645e06971b2543ba2949" compoundref="stm32f10x_8h" startline="1432">DMA1_Channel2</references>
        <references refid="group___d_m_a___private___defines_1ga255d8869e69919c3b5c434088239ae8c" compoundref="stm32f10x__dma_8c" startline="49">DMA1_Channel2_IT_Mask</references>
        <references refid="group___peripheral__declaration_1gacf7b6093a37b306d7f1f50b2f200f0d0" compoundref="stm32f10x_8h" startline="1433">DMA1_Channel3</references>
        <references refid="group___d_m_a___private___defines_1gabbe4f28c48dc0c3b678cbf4a4fd79e54" compoundref="stm32f10x__dma_8c" startline="50">DMA1_Channel3_IT_Mask</references>
        <references refid="group___peripheral__declaration_1gad2c42743316bf64da557130061b1f56a" compoundref="stm32f10x_8h" startline="1434">DMA1_Channel4</references>
        <references refid="group___d_m_a___private___defines_1ga6b67cd69dbebc4d39a13b3d863a4122b" compoundref="stm32f10x__dma_8c" startline="51">DMA1_Channel4_IT_Mask</references>
        <references refid="group___peripheral__declaration_1ga06ff98ddef3c962795d2e2444004abff" compoundref="stm32f10x_8h" startline="1435">DMA1_Channel5</references>
        <references refid="group___d_m_a___private___defines_1ga44192309991b50231e3af515bf27bef7" compoundref="stm32f10x__dma_8c" startline="52">DMA1_Channel5_IT_Mask</references>
        <references refid="group___peripheral__declaration_1gac013c4376e4797831b5ddd2a09519df8" compoundref="stm32f10x_8h" startline="1436">DMA1_Channel6</references>
        <references refid="group___d_m_a___private___defines_1ga4d6e7845da3456440a947a86e1827244" compoundref="stm32f10x__dma_8c" startline="53">DMA1_Channel6_IT_Mask</references>
        <references refid="group___peripheral__declaration_1ga4f9c23b3d1add93ed206b5c9afa5cda3" compoundref="stm32f10x_8h" startline="1437">DMA1_Channel7</references>
        <references refid="group___d_m_a___private___defines_1ga510bb442153092ff35e73dcaa845d8d1" compoundref="stm32f10x__dma_8c" startline="54">DMA1_Channel7_IT_Mask</references>
        <references refid="group___peripheral__declaration_1gad86c75e1ff89e03e15570f47962865c8" compoundref="stm32f10x_8h" startline="1438">DMA2_Channel1</references>
        <references refid="group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d" compoundref="stm32f10x_8h" startline="1430">DMA2</references>
        <references refid="group___d_m_a___private___defines_1ga1a8a861830805d87d8f487920525125d" compoundref="stm32f10x__dma_8c" startline="57">DMA2_Channel1_IT_Mask</references>
        <references refid="group___peripheral__declaration_1ga316024020799373b9d8e35c316c74f24" compoundref="stm32f10x_8h" startline="1439">DMA2_Channel2</references>
        <references refid="group___d_m_a___private___defines_1ga93ffc8595a8b0f1410b9e8a348fcd480" compoundref="stm32f10x__dma_8c" startline="58">DMA2_Channel2_IT_Mask</references>
        <references refid="group___peripheral__declaration_1ga6dca52a79587e0ca9a5d669048b4c7eb" compoundref="stm32f10x_8h" startline="1440">DMA2_Channel3</references>
        <references refid="group___d_m_a___private___defines_1ga96bd8d986420e19b3ce94bd67a48b24a" compoundref="stm32f10x__dma_8c" startline="59">DMA2_Channel3_IT_Mask</references>
        <references refid="group___peripheral__declaration_1ga612b396657695191ad740b0b59bc9f12" compoundref="stm32f10x_8h" startline="1441">DMA2_Channel4</references>
        <references refid="group___d_m_a___private___defines_1gae844f9b933a07a6f75472c3f849cbb5c" compoundref="stm32f10x__dma_8c" startline="60">DMA2_Channel4_IT_Mask</references>
        <references refid="group___peripheral__declaration_1ga521c13b7d0f82a6897d47995da392750" compoundref="stm32f10x_8h" startline="1442">DMA2_Channel5</references>
        <references refid="group___d_m_a___private___defines_1gaedaf3e94d362754266807d6ccbab2e3e" compoundref="stm32f10x__dma_8c" startline="61">DMA2_Channel5_IT_Mask</references>
      </memberdef>
      <memberdef kind="function" id="group___d_m_a___exported___functions_1ga7c3d1b9dc041f8e5f2cfc8d5dd858278" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void DMA_Init</definition>
        <argsstring>(DMA_Channel_TypeDef *DMAy_Channelx, DMA_InitTypeDef *DMA_InitStruct)</argsstring>
        <name>DMA_Init</name>
        <param>
          <type><ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref> *</type>
          <declname>DMAy_Channelx</declname>
        </param>
        <param>
          <type><ref refid="struct_d_m_a___init_type_def" kindref="compound">DMA_InitTypeDef</ref> *</type>
          <declname>DMA_InitStruct</declname>
        </param>
        <briefdescription>
<para>Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMAy_Channelx</parametername>
</parameternamelist>
<parameterdescription>
<para>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>DMA_InitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>pointer to a <ref refid="struct_d_m_a___init_type_def" kindref="compound">DMA_InitTypeDef</ref> structure that contains the configuration information for the specified DMA Channel. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="411" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="202" bodyend="251"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___d_m_a___exported___constants_1gabcab9fa1c48b148703a8f41c1d99e0c8" compoundref="stm32f10x__dma_8h" startline="95">IS_DMA_ALL_PERIPH</references>
        <references refid="group___d_m_a__data__transfer__direction_1gaaad13d2b5808e32a35a2d21bcdbb2296" compoundref="stm32f10x__dma_8h" startline="114">IS_DMA_DIR</references>
        <references refid="struct_d_m_a___init_type_def_1a91b47435ccf4a40efa97bbbe631789e1" compoundref="stm32f10x__dma_8h" startline="56">DMA_InitTypeDef::DMA_DIR</references>
        <references refid="group___d_m_a___buffer___size_1ga72ef4033bb3bc2cdfdbe579083b05e32" compoundref="stm32f10x__dma_8h" startline="388">IS_DMA_BUFFER_SIZE</references>
        <references refid="struct_d_m_a___init_type_def_1a999df57215b28b3b1b3b6836c4952ca5" compoundref="stm32f10x__dma_8h" startline="59">DMA_InitTypeDef::DMA_BufferSize</references>
        <references refid="group___d_m_a__peripheral__incremented__mode_1ga28762105b3f567c16ba79a47e68ff0fa" compoundref="stm32f10x__dma_8h" startline="126">IS_DMA_PERIPHERAL_INC_STATE</references>
        <references refid="struct_d_m_a___init_type_def_1ad4d427790f9a089ca0257a358fc263c2" compoundref="stm32f10x__dma_8h" startline="63">DMA_InitTypeDef::DMA_PeripheralInc</references>
        <references refid="group___d_m_a__memory__incremented__mode_1gaa880f39d499d1e80449cf80381e4eb67" compoundref="stm32f10x__dma_8h" startline="138">IS_DMA_MEMORY_INC_STATE</references>
        <references refid="struct_d_m_a___init_type_def_1aaf69c680a297ec01a2ed613289e691a1" compoundref="stm32f10x__dma_8h" startline="66">DMA_InitTypeDef::DMA_MemoryInc</references>
        <references refid="group___d_m_a__peripheral__data__size_1gad7916e0ae55cdf5efdfa68a09a028037" compoundref="stm32f10x__dma_8h" startline="151">IS_DMA_PERIPHERAL_DATA_SIZE</references>
        <references refid="struct_d_m_a___init_type_def_1afb46aaadfb80a7e19277c868bd252554" compoundref="stm32f10x__dma_8h" startline="69">DMA_InitTypeDef::DMA_PeripheralDataSize</references>
        <references refid="group___d_m_a__memory__data__size_1gac9e3748cebcb16d4ae4206d562bc804c" compoundref="stm32f10x__dma_8h" startline="165">IS_DMA_MEMORY_DATA_SIZE</references>
        <references refid="struct_d_m_a___init_type_def_1a74bb71921c4d198d6cf1979c120f694f" compoundref="stm32f10x__dma_8h" startline="72">DMA_InitTypeDef::DMA_MemoryDataSize</references>
        <references refid="group___d_m_a__circular__normal__mode_1gad88ee5030574d6a573904378fb62c7ac" compoundref="stm32f10x__dma_8h" startline="178">IS_DMA_MODE</references>
        <references refid="struct_d_m_a___init_type_def_1a8adbe6f3e46471d109afaa3111dce220" compoundref="stm32f10x__dma_8h" startline="75">DMA_InitTypeDef::DMA_Mode</references>
        <references refid="group___d_m_a__priority__level_1gaa1cae2ab458948511596467c87cd02b6" compoundref="stm32f10x__dma_8h" startline="191">IS_DMA_PRIORITY</references>
        <references refid="struct_d_m_a___init_type_def_1ab9a17bd51778478cbd728c868206dca0" compoundref="stm32f10x__dma_8h" startline="80">DMA_InitTypeDef::DMA_Priority</references>
        <references refid="group___d_m_a__memory__to__memory_1gae0241d6265efc45f87b113cf44e50c06" compoundref="stm32f10x__dma_8h" startline="205">IS_DMA_M2M_STATE</references>
        <references refid="struct_d_m_a___init_type_def_1a57944cc447e6fcde4e9aa6229d3b4c5d" compoundref="stm32f10x__dma_8h" startline="83">DMA_InitTypeDef::DMA_M2M</references>
        <references refid="struct_d_m_a___channel___type_def_1aa4938d438293f76ff6d9a262715c23eb" compoundref="stm32f10x_8h" startline="800">DMA_Channel_TypeDef::CCR</references>
        <references refid="group___d_m_a___private___defines_1gac2c71cc75907c7c3467907e766dc4188" compoundref="stm32f10x__dma_8c" startline="67">CCR_CLEAR_Mask</references>
        <references refid="struct_d_m_a___channel___type_def_1af1c675e412fb96e38b6b4630b88c5676" compoundref="stm32f10x_8h" startline="801">DMA_Channel_TypeDef::CNDTR</references>
        <references refid="struct_d_m_a___channel___type_def_1a8ce1c9c2742eaaa0e97ddbb3a06154cc" compoundref="stm32f10x_8h" startline="802">DMA_Channel_TypeDef::CPAR</references>
        <references refid="struct_d_m_a___init_type_def_1a232af556de7c2eec9a82d448730bd86d" compoundref="stm32f10x__dma_8h" startline="52">DMA_InitTypeDef::DMA_PeripheralBaseAddr</references>
        <references refid="struct_d_m_a___channel___type_def_1a7a9886b5f9e0edaf5ced3d1870b33ad7" compoundref="stm32f10x_8h" startline="803">DMA_Channel_TypeDef::CMAR</references>
        <references refid="struct_d_m_a___init_type_def_1a41e7d463f0cfbcedf3170d7d27d088df" compoundref="stm32f10x__dma_8h" startline="54">DMA_InitTypeDef::DMA_MemoryBaseAddr</references>
      </memberdef>
      <memberdef kind="function" id="group___d_m_a___exported___functions_1ga0f7f95f750a90a6824f4e9b6f58adc7e" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void DMA_StructInit</definition>
        <argsstring>(DMA_InitTypeDef *DMA_InitStruct)</argsstring>
        <name>DMA_StructInit</name>
        <param>
          <type><ref refid="struct_d_m_a___init_type_def" kindref="compound">DMA_InitTypeDef</ref> *</type>
          <declname>DMA_InitStruct</declname>
        </param>
        <briefdescription>
<para>Fills each DMA_InitStruct member with its default value. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMA_InitStruct</parametername>
</parameternamelist>
<parameterdescription>
<para>: pointer to a <ref refid="struct_d_m_a___init_type_def" kindref="compound">DMA_InitTypeDef</ref> structure which will be initialized. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="412" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="259" bodyend="284"/>
        <references refid="struct_d_m_a___init_type_def_1a232af556de7c2eec9a82d448730bd86d" compoundref="stm32f10x__dma_8h" startline="52">DMA_InitTypeDef::DMA_PeripheralBaseAddr</references>
        <references refid="struct_d_m_a___init_type_def_1a41e7d463f0cfbcedf3170d7d27d088df" compoundref="stm32f10x__dma_8h" startline="54">DMA_InitTypeDef::DMA_MemoryBaseAddr</references>
        <references refid="struct_d_m_a___init_type_def_1a91b47435ccf4a40efa97bbbe631789e1" compoundref="stm32f10x__dma_8h" startline="56">DMA_InitTypeDef::DMA_DIR</references>
        <references refid="group___d_m_a__data__transfer__direction_1ga5ce120a044359410136695a2c05df68e" compoundref="stm32f10x__dma_8h" startline="113">DMA_DIR_PeripheralSRC</references>
        <references refid="struct_d_m_a___init_type_def_1a999df57215b28b3b1b3b6836c4952ca5" compoundref="stm32f10x__dma_8h" startline="59">DMA_InitTypeDef::DMA_BufferSize</references>
        <references refid="struct_d_m_a___init_type_def_1ad4d427790f9a089ca0257a358fc263c2" compoundref="stm32f10x__dma_8h" startline="63">DMA_InitTypeDef::DMA_PeripheralInc</references>
        <references refid="group___d_m_a__peripheral__incremented__mode_1ga0fe3ff9c67bec802dd239fd17c3dbd31" compoundref="stm32f10x__dma_8h" startline="125">DMA_PeripheralInc_Disable</references>
        <references refid="struct_d_m_a___init_type_def_1aaf69c680a297ec01a2ed613289e691a1" compoundref="stm32f10x__dma_8h" startline="66">DMA_InitTypeDef::DMA_MemoryInc</references>
        <references refid="group___d_m_a__memory__incremented__mode_1ga795a277c997048783a383b026f19a5ab" compoundref="stm32f10x__dma_8h" startline="137">DMA_MemoryInc_Disable</references>
        <references refid="struct_d_m_a___init_type_def_1afb46aaadfb80a7e19277c868bd252554" compoundref="stm32f10x__dma_8h" startline="69">DMA_InitTypeDef::DMA_PeripheralDataSize</references>
        <references refid="group___d_m_a__peripheral__data__size_1ga7577035ae4ff413164000227a8cea346" compoundref="stm32f10x__dma_8h" startline="148">DMA_PeripheralDataSize_Byte</references>
        <references refid="struct_d_m_a___init_type_def_1a74bb71921c4d198d6cf1979c120f694f" compoundref="stm32f10x__dma_8h" startline="72">DMA_InitTypeDef::DMA_MemoryDataSize</references>
        <references refid="group___d_m_a__memory__data__size_1gad6093bccb60ff9adf81e21c73c58ba17" compoundref="stm32f10x__dma_8h" startline="162">DMA_MemoryDataSize_Byte</references>
        <references refid="struct_d_m_a___init_type_def_1a8adbe6f3e46471d109afaa3111dce220" compoundref="stm32f10x__dma_8h" startline="75">DMA_InitTypeDef::DMA_Mode</references>
        <references refid="group___d_m_a__circular__normal__mode_1ga36400f5b5095f1102ede4760d7a5959c" compoundref="stm32f10x__dma_8h" startline="177">DMA_Mode_Normal</references>
        <references refid="struct_d_m_a___init_type_def_1ab9a17bd51778478cbd728c868206dca0" compoundref="stm32f10x__dma_8h" startline="80">DMA_InitTypeDef::DMA_Priority</references>
        <references refid="group___d_m_a__priority__level_1gaf414e0aa8dd42aee6f83f88ab6175179" compoundref="stm32f10x__dma_8h" startline="190">DMA_Priority_Low</references>
        <references refid="struct_d_m_a___init_type_def_1a57944cc447e6fcde4e9aa6229d3b4c5d" compoundref="stm32f10x__dma_8h" startline="83">DMA_InitTypeDef::DMA_M2M</references>
        <references refid="group___d_m_a__memory__to__memory_1ga86e0a7076f0badd509fac6576f3b5355" compoundref="stm32f10x__dma_8h" startline="204">DMA_M2M_Disable</references>
      </memberdef>
      <memberdef kind="function" id="group___d_m_a___exported___functions_1ga8e7cb6b9ae5f142e2961df879cdaba65" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void DMA_Cmd</definition>
        <argsstring>(DMA_Channel_TypeDef *DMAy_Channelx, FunctionalState NewState)</argsstring>
        <name>DMA_Cmd</name>
        <param>
          <type><ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref> *</type>
          <declname>DMAy_Channelx</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Enables or disables the specified DMAy Channelx. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMAy_Channelx</parametername>
</parameternamelist>
<parameterdescription>
<para>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the DMAy Channelx. This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="413" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="294" bodyend="310"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___d_m_a___exported___constants_1gabcab9fa1c48b148703a8f41c1d99e0c8" compoundref="stm32f10x__dma_8h" startline="95">IS_DMA_ALL_PERIPH</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_d_m_a___channel___type_def_1aa4938d438293f76ff6d9a262715c23eb" compoundref="stm32f10x_8h" startline="800">DMA_Channel_TypeDef::CCR</references>
        <references refid="group___peripheral___registers___bits___definition_1ga387640bb30564cbc9479b9e4207d75a9" compoundref="stm32f10x_8h" startline="3463">DMA_CCR1_EN</references>
      </memberdef>
      <memberdef kind="function" id="group___d_m_a___exported___functions_1ga0bb60360be9cd57f96399be2f3b5eb2b" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void DMA_ITConfig</definition>
        <argsstring>(DMA_Channel_TypeDef *DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)</argsstring>
        <name>DMA_ITConfig</name>
        <param>
          <type><ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref> *</type>
          <declname>DMAy_Channelx</declname>
        </param>
        <param>
          <type>uint32_t</type>
          <declname>DMA_IT</declname>
        </param>
        <param>
          <type><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref></type>
          <declname>NewState</declname>
        </param>
        <briefdescription>
<para>Enables or disables the specified DMAy Channelx interrupts. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMAy_Channelx</parametername>
</parameternamelist>
<parameterdescription>
<para>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>DMA_IT</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the DMA interrupts sources to be enabled or disabled. This parameter can be any combination of the following values: <itemizedlist>
<listitem><para>DMA_IT_TC: Transfer complete interrupt mask </para></listitem>
<listitem><para>DMA_IT_HT: Half transfer interrupt mask </para></listitem>
<listitem><para>DMA_IT_TE: Transfer error interrupt mask </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>NewState</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of the specified DMA interrupts. This parameter can be: ENABLE or DISABLE. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="414" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="326" bodyend="342"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___d_m_a___exported___constants_1gabcab9fa1c48b148703a8f41c1d99e0c8" compoundref="stm32f10x__dma_8h" startline="95">IS_DMA_ALL_PERIPH</references>
        <references refid="group___d_m_a__interrupts__definition_1ga47f6af7da302c19aba24516037d305e7" compoundref="stm32f10x__dma_8h" startline="218">IS_DMA_CONFIG_IT</references>
        <references refid="group___exported__types_1gaffaf7c3f537d7a3370b1bbdda67a2bf6" compoundref="stm32f10x_8h" startline="522">IS_FUNCTIONAL_STATE</references>
        <references refid="group___exported__types_1ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d" compoundref="stm32f10x_8h" startline="521">DISABLE</references>
        <references refid="struct_d_m_a___channel___type_def_1aa4938d438293f76ff6d9a262715c23eb" compoundref="stm32f10x_8h" startline="800">DMA_Channel_TypeDef::CCR</references>
      </memberdef>
      <memberdef kind="function" id="group___d_m_a___exported___functions_1gade5d9e532814eaa46514cb385fdff709" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void DMA_SetCurrDataCounter</definition>
        <argsstring>(DMA_Channel_TypeDef *DMAy_Channelx, uint16_t DataNumber)</argsstring>
        <name>DMA_SetCurrDataCounter</name>
        <param>
          <type><ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref> *</type>
          <declname>DMAy_Channelx</declname>
        </param>
        <param>
          <type>uint16_t</type>
          <declname>DataNumber</declname>
        </param>
        <briefdescription>
<para>Sets the number of data units in the current DMAy Channelx transfer. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMAy_Channelx</parametername>
</parameternamelist>
<parameterdescription>
<para>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </para></parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>DataNumber</parametername>
</parameternamelist>
<parameterdescription>
<para>The number of data units in the current DMAy Channelx transfer. </para></parameterdescription>
</parameteritem>
</parameterlist>
<simplesect kind="note"><para>This function can only be used when the DMAy_Channelx is disabled. </para></simplesect>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None.</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="415" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="353" bodyend="361"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___d_m_a___exported___constants_1gabcab9fa1c48b148703a8f41c1d99e0c8" compoundref="stm32f10x__dma_8h" startline="95">IS_DMA_ALL_PERIPH</references>
        <references refid="struct_d_m_a___channel___type_def_1af1c675e412fb96e38b6b4630b88c5676" compoundref="stm32f10x_8h" startline="801">DMA_Channel_TypeDef::CNDTR</references>
      </memberdef>
      <memberdef kind="function" id="group___d_m_a___exported___functions_1ga511b4c402d1ff32d53f28736956cac5d" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>uint16_t</type>
        <definition>uint16_t DMA_GetCurrDataCounter</definition>
        <argsstring>(DMA_Channel_TypeDef *DMAy_Channelx)</argsstring>
        <name>DMA_GetCurrDataCounter</name>
        <param>
          <type><ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref> *</type>
          <declname>DMAy_Channelx</declname>
        </param>
        <briefdescription>
<para>Returns the number of remaining data units in the current DMAy Channelx transfer. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMAy_Channelx</parametername>
</parameternamelist>
<parameterdescription>
<para>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>number of remaining data units in the current DMAy Channelx transfer. </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="416" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="371" bodyend="377"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___d_m_a___exported___constants_1gabcab9fa1c48b148703a8f41c1d99e0c8" compoundref="stm32f10x__dma_8h" startline="95">IS_DMA_ALL_PERIPH</references>
        <references refid="struct_d_m_a___channel___type_def_1af1c675e412fb96e38b6b4630b88c5676" compoundref="stm32f10x_8h" startline="801">DMA_Channel_TypeDef::CNDTR</references>
      </memberdef>
      <memberdef kind="function" id="group___d_m_a___exported___functions_1gafb30b7a891834c267eefd5d30b688a9f" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group___exported__types_1ga89136caac2e14c55151f527ac02daaff" kindref="member">FlagStatus</ref></type>
        <definition>FlagStatus DMA_GetFlagStatus</definition>
        <argsstring>(uint32_t DMAy_FLAG)</argsstring>
        <name>DMA_GetFlagStatus</name>
        <param>
          <type>uint32_t</type>
          <declname>DMAy_FLAG</declname>
        </param>
        <briefdescription>
<para>Checks whether the specified DMAy Channelx flag is set or not. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMAy_FLAG</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the flag to check. This parameter can be one of the following values: <itemizedlist>
<listitem><para>DMA1_FLAG_GL1: DMA1 Channel1 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL2: DMA1 Channel2 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL3: DMA1 Channel3 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL4: DMA1 Channel4 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL5: DMA1 Channel5 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL6: DMA1 Channel6 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL7: DMA1 Channel7 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. </para></listitem>
<listitem><para>DMA2_FLAG_GL1: DMA2 Channel1 global flag. </para></listitem>
<listitem><para>DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. </para></listitem>
<listitem><para>DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. </para></listitem>
<listitem><para>DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. </para></listitem>
<listitem><para>DMA2_FLAG_GL2: DMA2 Channel2 global flag. </para></listitem>
<listitem><para>DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. </para></listitem>
<listitem><para>DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. </para></listitem>
<listitem><para>DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. </para></listitem>
<listitem><para>DMA2_FLAG_GL3: DMA2 Channel3 global flag. </para></listitem>
<listitem><para>DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. </para></listitem>
<listitem><para>DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. </para></listitem>
<listitem><para>DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. </para></listitem>
<listitem><para>DMA2_FLAG_GL4: DMA2 Channel4 global flag. </para></listitem>
<listitem><para>DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. </para></listitem>
<listitem><para>DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. </para></listitem>
<listitem><para>DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. </para></listitem>
<listitem><para>DMA2_FLAG_GL5: DMA2 Channel5 global flag. </para></listitem>
<listitem><para>DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. </para></listitem>
<listitem><para>DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. </para></listitem>
<listitem><para>DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of DMAy_FLAG (SET or RESET). </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="417" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="433" bodyend="467"/>
        <references refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" compoundref="stm32f10x_8h" startline="519">RESET</references>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___d_m_a__flags__definition_1ga98e421aa0a15fbeecb4cab3612985676" compoundref="stm32f10x__dma_8h" startline="356">IS_DMA_GET_FLAG</references>
        <references refid="group___d_m_a___private___defines_1ga2be62bf481cd44de9ab604efe5595ff6" compoundref="stm32f10x__dma_8c" startline="64">FLAG_Mask</references>
        <references refid="group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d" compoundref="stm32f10x_8h" startline="1430">DMA2</references>
        <references refid="group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9" compoundref="stm32f10x_8h" startline="1429">DMA1</references>
        <references refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792" compoundref="stm32f10x_8h" startline="519">SET</references>
      </memberdef>
      <memberdef kind="function" id="group___d_m_a___exported___functions_1ga25cdca360f309c8ceb7c206cd9ad9119" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void DMA_ClearFlag</definition>
        <argsstring>(uint32_t DMAy_FLAG)</argsstring>
        <name>DMA_ClearFlag</name>
        <param>
          <type>uint32_t</type>
          <declname>DMAy_FLAG</declname>
        </param>
        <briefdescription>
<para>Clears the DMAy Channelx&apos;s pending flags. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMAy_FLAG</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the flag to clear. This parameter can be any combination (for the same DMA) of the following values: <itemizedlist>
<listitem><para>DMA1_FLAG_GL1: DMA1 Channel1 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL2: DMA1 Channel2 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL3: DMA1 Channel3 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL4: DMA1 Channel4 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL5: DMA1 Channel5 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL6: DMA1 Channel6 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. </para></listitem>
<listitem><para>DMA1_FLAG_GL7: DMA1 Channel7 global flag. </para></listitem>
<listitem><para>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </para></listitem>
<listitem><para>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </para></listitem>
<listitem><para>DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. </para></listitem>
<listitem><para>DMA2_FLAG_GL1: DMA2 Channel1 global flag. </para></listitem>
<listitem><para>DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. </para></listitem>
<listitem><para>DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. </para></listitem>
<listitem><para>DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. </para></listitem>
<listitem><para>DMA2_FLAG_GL2: DMA2 Channel2 global flag. </para></listitem>
<listitem><para>DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. </para></listitem>
<listitem><para>DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. </para></listitem>
<listitem><para>DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. </para></listitem>
<listitem><para>DMA2_FLAG_GL3: DMA2 Channel3 global flag. </para></listitem>
<listitem><para>DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. </para></listitem>
<listitem><para>DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. </para></listitem>
<listitem><para>DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. </para></listitem>
<listitem><para>DMA2_FLAG_GL4: DMA2 Channel4 global flag. </para></listitem>
<listitem><para>DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. </para></listitem>
<listitem><para>DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. </para></listitem>
<listitem><para>DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. </para></listitem>
<listitem><para>DMA2_FLAG_GL5: DMA2 Channel5 global flag. </para></listitem>
<listitem><para>DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. </para></listitem>
<listitem><para>DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. </para></listitem>
<listitem><para>DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="418" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="523" bodyend="539"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___d_m_a__flags__definition_1ga4b33e418489c9a3c9adcbdbaca93e4a3" compoundref="stm32f10x__dma_8h" startline="354">IS_DMA_CLEAR_FLAG</references>
        <references refid="group___d_m_a___private___defines_1ga2be62bf481cd44de9ab604efe5595ff6" compoundref="stm32f10x__dma_8c" startline="64">FLAG_Mask</references>
        <references refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" compoundref="stm32f10x_8h" startline="519">RESET</references>
        <references refid="group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d" compoundref="stm32f10x_8h" startline="1430">DMA2</references>
        <references refid="group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9" compoundref="stm32f10x_8h" startline="1429">DMA1</references>
      </memberdef>
      <memberdef kind="function" id="group___d_m_a___exported___functions_1ga9287331247150fe84d03ecd7ad8adb52" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type><ref refid="group___exported__types_1gaacbd7ed539db0aacd973a0f6eca34074" kindref="member">ITStatus</ref></type>
        <definition>ITStatus DMA_GetITStatus</definition>
        <argsstring>(uint32_t DMAy_IT)</argsstring>
        <name>DMA_GetITStatus</name>
        <param>
          <type>uint32_t</type>
          <declname>DMAy_IT</declname>
        </param>
        <briefdescription>
<para>Checks whether the specified DMAy Channelx interrupt has occurred or not. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMAy_IT</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the DMAy interrupt source to check. This parameter can be one of the following values: <itemizedlist>
<listitem><para>DMA1_IT_GL1: DMA1 Channel1 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL2: DMA1 Channel2 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL3: DMA1 Channel3 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL4: DMA1 Channel4 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL5: DMA1 Channel5 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL6: DMA1 Channel6 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL7: DMA1 Channel7 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. </para></listitem>
<listitem><para>DMA2_IT_GL1: DMA2 Channel1 global interrupt. </para></listitem>
<listitem><para>DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. </para></listitem>
<listitem><para>DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. </para></listitem>
<listitem><para>DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. </para></listitem>
<listitem><para>DMA2_IT_GL2: DMA2 Channel2 global interrupt. </para></listitem>
<listitem><para>DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. </para></listitem>
<listitem><para>DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. </para></listitem>
<listitem><para>DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. </para></listitem>
<listitem><para>DMA2_IT_GL3: DMA2 Channel3 global interrupt. </para></listitem>
<listitem><para>DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. </para></listitem>
<listitem><para>DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. </para></listitem>
<listitem><para>DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. </para></listitem>
<listitem><para>DMA2_IT_GL4: DMA2 Channel4 global interrupt. </para></listitem>
<listitem><para>DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. </para></listitem>
<listitem><para>DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. </para></listitem>
<listitem><para>DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. </para></listitem>
<listitem><para>DMA2_IT_GL5: DMA2 Channel5 global interrupt. </para></listitem>
<listitem><para>DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. </para></listitem>
<listitem><para>DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. </para></listitem>
<listitem><para>DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>new state of DMAy_IT (SET or RESET). </para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="419" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="595" bodyend="628"/>
        <references refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" compoundref="stm32f10x_8h" startline="519">RESET</references>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___d_m_a__interrupts__definition_1gaaafa1bd74bc5e78e276c731faa8eed22" compoundref="stm32f10x__dma_8h" startline="272">IS_DMA_GET_IT</references>
        <references refid="group___d_m_a___private___defines_1ga2be62bf481cd44de9ab604efe5595ff6" compoundref="stm32f10x__dma_8c" startline="64">FLAG_Mask</references>
        <references refid="group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d" compoundref="stm32f10x_8h" startline="1430">DMA2</references>
        <references refid="group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9" compoundref="stm32f10x_8h" startline="1429">DMA1</references>
        <references refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792" compoundref="stm32f10x_8h" startline="519">SET</references>
      </memberdef>
      <memberdef kind="function" id="group___d_m_a___exported___functions_1ga91a7340e5b334a942f3eb1e05ed5f67a" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type>void</type>
        <definition>void DMA_ClearITPendingBit</definition>
        <argsstring>(uint32_t DMAy_IT)</argsstring>
        <name>DMA_ClearITPendingBit</name>
        <param>
          <type>uint32_t</type>
          <declname>DMAy_IT</declname>
        </param>
        <briefdescription>
<para>Clears the DMAy Channelx&apos;s interrupt pending bits. </para>        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>DMAy_IT</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the DMAy interrupt pending bit to clear. This parameter can be any combination (for the same DMA) of the following values: <itemizedlist>
<listitem><para>DMA1_IT_GL1: DMA1 Channel1 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL2: DMA1 Channel2 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL3: DMA1 Channel3 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL4: DMA1 Channel4 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL5: DMA1 Channel5 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL6: DMA1 Channel6 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. </para></listitem>
<listitem><para>DMA1_IT_GL7: DMA1 Channel7 global interrupt. </para></listitem>
<listitem><para>DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. </para></listitem>
<listitem><para>DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. </para></listitem>
<listitem><para>DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. </para></listitem>
<listitem><para>DMA2_IT_GL1: DMA2 Channel1 global interrupt. </para></listitem>
<listitem><para>DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. </para></listitem>
<listitem><para>DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. </para></listitem>
<listitem><para>DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. </para></listitem>
<listitem><para>DMA2_IT_GL2: DMA2 Channel2 global interrupt. </para></listitem>
<listitem><para>DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. </para></listitem>
<listitem><para>DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. </para></listitem>
<listitem><para>DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. </para></listitem>
<listitem><para>DMA2_IT_GL3: DMA2 Channel3 global interrupt. </para></listitem>
<listitem><para>DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. </para></listitem>
<listitem><para>DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. </para></listitem>
<listitem><para>DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. </para></listitem>
<listitem><para>DMA2_IT_GL4: DMA2 Channel4 global interrupt. </para></listitem>
<listitem><para>DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. </para></listitem>
<listitem><para>DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. </para></listitem>
<listitem><para>DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. </para></listitem>
<listitem><para>DMA2_IT_GL5: DMA2 Channel5 global interrupt. </para></listitem>
<listitem><para>DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. </para></listitem>
<listitem><para>DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. </para></listitem>
<listitem><para>DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. </para></listitem>
</itemizedlist>
</para></parameterdescription>
</parameteritem>
</parameterlist>
<parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>None</parametername>
</parameternamelist>
<parameterdescription>
<para></para></parameterdescription>
</parameteritem>
</parameterlist>
</para>        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h" line="420" column="1" bodyfile="C:/Users/anilj/Desktop/cmsis/sorc/system/src/stm32f1-stdperiph/stm32f10x_dma.c" bodystart="684" bodyend="700"/>
        <references refid="stm32f10x__conf_8h_1a631dea7b230e600555f979c62af1de21" compoundref="stm32f10x__conf_8h" startline="72">assert_param</references>
        <references refid="group___d_m_a__interrupts__definition_1ga390481b083355ed774b04f70a42f0dfb" compoundref="stm32f10x__dma_8h" startline="270">IS_DMA_CLEAR_IT</references>
        <references refid="group___d_m_a___private___defines_1ga2be62bf481cd44de9ab604efe5595ff6" compoundref="stm32f10x__dma_8c" startline="64">FLAG_Mask</references>
        <references refid="group___exported__types_1gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05" compoundref="stm32f10x_8h" startline="519">RESET</references>
        <references refid="group___peripheral__declaration_1ga506520140eec1708bc7570c49bdf972d" compoundref="stm32f10x_8h" startline="1430">DMA2</references>
        <references refid="group___peripheral__declaration_1gacc16d2a5937f7585320a98f7f6b578f9" compoundref="stm32f10x_8h" startline="1429">DMA1</references>
      </memberdef>
      </sectiondef>
    <briefdescription>
<para>This file contains all the functions prototypes for the DMA firmware library. </para>    </briefdescription>
    <detaileddescription>
<para><simplesect kind="author"><para>MCD Application Team </para></simplesect>
<simplesect kind="version"><para>V3.5.0 </para></simplesect>
<simplesect kind="date"><para>11-March-2011 </para></simplesect>
<simplesect kind="attention"><para></para></simplesect>
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</para><para><heading level="2"><center><copy/> COPYRIGHT 2011 STMicroelectronics</center></heading>
</para>    </detaileddescription>
    <programlisting>
<codeline lineno="1"></codeline>
<codeline lineno="23"><highlight class="comment">/*<sp/>Define<sp/>to<sp/>prevent<sp/>recursive<sp/>inclusion<sp/>-------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="24"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__STM32F10x_DMA_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="25"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>__STM32F10x_DMA_H</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="26"><highlight class="normal"></highlight></codeline>
<codeline lineno="27"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="28"><highlight class="normal"><sp/></highlight><highlight class="keyword">extern</highlight><highlight class="normal"><sp/></highlight><highlight class="stringliteral">&quot;C&quot;</highlight><highlight class="normal"><sp/>{</highlight></codeline>
<codeline lineno="29"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="30"><highlight class="normal"></highlight></codeline>
<codeline lineno="31"><highlight class="normal"></highlight><highlight class="comment">/*<sp/>Includes<sp/>------------------------------------------------------------------*/</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="32"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;<ref refid="stm32f10x_8h" kindref="compound">stm32f10x.h</ref>&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="33"><highlight class="normal"></highlight></codeline>
<codeline lineno="50" refid="struct_d_m_a___init_type_def" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="51"><highlight class="normal">{</highlight></codeline>
<codeline lineno="52" refid="struct_d_m_a___init_type_def_1a232af556de7c2eec9a82d448730bd86d" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1a232af556de7c2eec9a82d448730bd86d" kindref="member">DMA_PeripheralBaseAddr</ref>;<sp/></highlight></codeline>
<codeline lineno="54" refid="struct_d_m_a___init_type_def_1a41e7d463f0cfbcedf3170d7d27d088df" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1a41e7d463f0cfbcedf3170d7d27d088df" kindref="member">DMA_MemoryBaseAddr</ref>;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="56" refid="struct_d_m_a___init_type_def_1a91b47435ccf4a40efa97bbbe631789e1" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1a91b47435ccf4a40efa97bbbe631789e1" kindref="member">DMA_DIR</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="59" refid="struct_d_m_a___init_type_def_1a999df57215b28b3b1b3b6836c4952ca5" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1a999df57215b28b3b1b3b6836c4952ca5" kindref="member">DMA_BufferSize</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="63" refid="struct_d_m_a___init_type_def_1ad4d427790f9a089ca0257a358fc263c2" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1ad4d427790f9a089ca0257a358fc263c2" kindref="member">DMA_PeripheralInc</ref>;<sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="66" refid="struct_d_m_a___init_type_def_1aaf69c680a297ec01a2ed613289e691a1" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1aaf69c680a297ec01a2ed613289e691a1" kindref="member">DMA_MemoryInc</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="69" refid="struct_d_m_a___init_type_def_1afb46aaadfb80a7e19277c868bd252554" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1afb46aaadfb80a7e19277c868bd252554" kindref="member">DMA_PeripheralDataSize</ref>;<sp/></highlight></codeline>
<codeline lineno="72" refid="struct_d_m_a___init_type_def_1a74bb71921c4d198d6cf1979c120f694f" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1a74bb71921c4d198d6cf1979c120f694f" kindref="member">DMA_MemoryDataSize</ref>;<sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="75" refid="struct_d_m_a___init_type_def_1a8adbe6f3e46471d109afaa3111dce220" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1a8adbe6f3e46471d109afaa3111dce220" kindref="member">DMA_Mode</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="80" refid="struct_d_m_a___init_type_def_1ab9a17bd51778478cbd728c868206dca0" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1ab9a17bd51778478cbd728c868206dca0" kindref="member">DMA_Priority</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="83" refid="struct_d_m_a___init_type_def_1a57944cc447e6fcde4e9aa6229d3b4c5d" refkind="member"><highlight class="normal"><sp/><sp/>uint32_t<sp/><ref refid="struct_d_m_a___init_type_def_1a57944cc447e6fcde4e9aa6229d3b4c5d" kindref="member">DMA_M2M</ref>;<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight></codeline>
<codeline lineno="85"><highlight class="normal">}<ref refid="struct_d_m_a___init_type_def" kindref="compound">DMA_InitTypeDef</ref>;</highlight></codeline>
<codeline lineno="86"><highlight class="normal"></highlight></codeline>
<codeline lineno="95" refid="group___d_m_a___exported___constants_1gabcab9fa1c48b148703a8f41c1d99e0c8" refkind="member"><highlight class="preprocessor">#define<sp/>IS_DMA_ALL_PERIPH(PERIPH)<sp/>(((PERIPH)<sp/>==<sp/>DMA1_Channel1)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="96"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA1_Channel2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="97"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA1_Channel3)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="98"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA1_Channel4)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="99"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA1_Channel5)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="100"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA1_Channel6)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="101"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA1_Channel7)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="102"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA2_Channel1)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="103"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA2_Channel2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="104"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA2_Channel3)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="105"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA2_Channel4)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="106"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PERIPH)<sp/>==<sp/>DMA2_Channel5))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="107"><highlight class="normal"></highlight></codeline>
<codeline lineno="112" refid="group___d_m_a__data__transfer__direction_1ga51567b748ddac277743c65c20275971a" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_DIR_PeripheralDST<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000010)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="113" refid="group___d_m_a__data__transfer__direction_1ga5ce120a044359410136695a2c05df68e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_DIR_PeripheralSRC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="114" refid="group___d_m_a__data__transfer__direction_1gaaad13d2b5808e32a35a2d21bcdbb2296" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_DIR(DIR)<sp/>(((DIR)<sp/>==<sp/>DMA_DIR_PeripheralDST)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="115"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((DIR)<sp/>==<sp/>DMA_DIR_PeripheralSRC))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="116"><highlight class="normal"></highlight></codeline>
<codeline lineno="124" refid="group___d_m_a__peripheral__incremented__mode_1gaf7921ea423fb60701a091c508cd0f33a" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_PeripheralInc_Enable<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000040)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="125" refid="group___d_m_a__peripheral__incremented__mode_1ga0fe3ff9c67bec802dd239fd17c3dbd31" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_PeripheralInc_Disable<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="126" refid="group___d_m_a__peripheral__incremented__mode_1ga28762105b3f567c16ba79a47e68ff0fa" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_PERIPHERAL_INC_STATE(STATE)<sp/>(((STATE)<sp/>==<sp/>DMA_PeripheralInc_Enable)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="127"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((STATE)<sp/>==<sp/>DMA_PeripheralInc_Disable))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="128"><highlight class="normal"></highlight></codeline>
<codeline lineno="136" refid="group___d_m_a__memory__incremented__mode_1ga4e8cb23d039c74bbbf365d7678835bbb" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_MemoryInc_Enable<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000080)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="137" refid="group___d_m_a__memory__incremented__mode_1ga795a277c997048783a383b026f19a5ab" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_MemoryInc_Disable<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="138" refid="group___d_m_a__memory__incremented__mode_1gaa880f39d499d1e80449cf80381e4eb67" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_MEMORY_INC_STATE(STATE)<sp/>(((STATE)<sp/>==<sp/>DMA_MemoryInc_Enable)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="139"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((STATE)<sp/>==<sp/>DMA_MemoryInc_Disable))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="140"><highlight class="normal"></highlight></codeline>
<codeline lineno="148" refid="group___d_m_a__peripheral__data__size_1ga7577035ae4ff413164000227a8cea346" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_PeripheralDataSize_Byte<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="149" refid="group___d_m_a__peripheral__data__size_1gab1988e5005ee65c261018f62866e4585" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_PeripheralDataSize_HalfWord<sp/><sp/><sp/><sp/>((uint32_t)0x00000100)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="150" refid="group___d_m_a__peripheral__data__size_1ga516ea7a40945d8325fe73e079b245ea1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_PeripheralDataSize_Word<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000200)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="151" refid="group___d_m_a__peripheral__data__size_1gad7916e0ae55cdf5efdfa68a09a028037" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_PERIPHERAL_DATA_SIZE(SIZE)<sp/>(((SIZE)<sp/>==<sp/>DMA_PeripheralDataSize_Byte)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="152"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((SIZE)<sp/>==<sp/>DMA_PeripheralDataSize_HalfWord)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="153"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((SIZE)<sp/>==<sp/>DMA_PeripheralDataSize_Word))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="154"><highlight class="normal"></highlight></codeline>
<codeline lineno="162" refid="group___d_m_a__memory__data__size_1gad6093bccb60ff9adf81e21c73c58ba17" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_MemoryDataSize_Byte<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="163" refid="group___d_m_a__memory__data__size_1ga74c9b4e547f5eaaf35d4fd3d01ed5741" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_MemoryDataSize_HalfWord<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000400)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="164" refid="group___d_m_a__memory__data__size_1gaff403722a6f82d4b34c9ef306507bb98" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_MemoryDataSize_Word<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000800)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="165" refid="group___d_m_a__memory__data__size_1gac9e3748cebcb16d4ae4206d562bc804c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_MEMORY_DATA_SIZE(SIZE)<sp/>(((SIZE)<sp/>==<sp/>DMA_MemoryDataSize_Byte)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="166"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((SIZE)<sp/>==<sp/>DMA_MemoryDataSize_HalfWord)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="167"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((SIZE)<sp/>==<sp/>DMA_MemoryDataSize_Word))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="168"><highlight class="normal"></highlight></codeline>
<codeline lineno="176" refid="group___d_m_a__circular__normal__mode_1ga36327b14c302098fbc5823ac3f1ae020" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_Mode_Circular<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000020)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="177" refid="group___d_m_a__circular__normal__mode_1ga36400f5b5095f1102ede4760d7a5959c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_Mode_Normal<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="178" refid="group___d_m_a__circular__normal__mode_1gad88ee5030574d6a573904378fb62c7ac" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_MODE(MODE)<sp/>(((MODE)<sp/>==<sp/>DMA_Mode_Circular)<sp/>||<sp/>((MODE)<sp/>==<sp/>DMA_Mode_Normal))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="179"><highlight class="normal"></highlight></codeline>
<codeline lineno="187" refid="group___d_m_a__priority__level_1gadccd2f8b2ac24ba4fd485dd5b9b48671" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_Priority_VeryHigh<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00003000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="188" refid="group___d_m_a__priority__level_1gae2441c0b4d4ba9945a6f4f7d08045a8e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_Priority_High<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00002000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="189" refid="group___d_m_a__priority__level_1ga8e0d4a958f4288c6c759945789490f38" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_Priority_Medium<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00001000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="190" refid="group___d_m_a__priority__level_1gaf414e0aa8dd42aee6f83f88ab6175179" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_Priority_Low<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="191" refid="group___d_m_a__priority__level_1gaa1cae2ab458948511596467c87cd02b6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_PRIORITY(PRIORITY)<sp/>(((PRIORITY)<sp/>==<sp/>DMA_Priority_VeryHigh)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="192"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PRIORITY)<sp/>==<sp/>DMA_Priority_High)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="193"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PRIORITY)<sp/>==<sp/>DMA_Priority_Medium)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="194"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((PRIORITY)<sp/>==<sp/>DMA_Priority_Low))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="195"><highlight class="normal"></highlight></codeline>
<codeline lineno="203" refid="group___d_m_a__memory__to__memory_1ga046a1de15235c254c0511c08cae3065a" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_M2M_Enable<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00004000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="204" refid="group___d_m_a__memory__to__memory_1ga86e0a7076f0badd509fac6576f3b5355" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_M2M_Disable<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="205" refid="group___d_m_a__memory__to__memory_1gae0241d6265efc45f87b113cf44e50c06" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_M2M_STATE(STATE)<sp/>(((STATE)<sp/>==<sp/>DMA_M2M_Enable)<sp/>||<sp/>((STATE)<sp/>==<sp/>DMA_M2M_Disable))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="206"><highlight class="normal"></highlight></codeline>
<codeline lineno="215" refid="group___d_m_a__interrupts__definition_1ga06e83dd277e0d3e5635cf8ce8dfd6e16" refkind="member"><highlight class="preprocessor">#define<sp/>DMA_IT_TC<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000002)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="216" refid="group___d_m_a__interrupts__definition_1gadf11c572b9797e04a14b105fdc2e5f66" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_IT_HT<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000004)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="217" refid="group___d_m_a__interrupts__definition_1gaf9d92649d2a0146f663ff253d8f3b59e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA_IT_TE<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000008)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="218" refid="group___d_m_a__interrupts__definition_1ga47f6af7da302c19aba24516037d305e7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_CONFIG_IT(IT)<sp/>((((IT)<sp/>&amp;<sp/>0xFFFFFFF1)<sp/>==<sp/>0x00)<sp/>&amp;&amp;<sp/>((IT)<sp/>!=<sp/>0x00))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="219"><highlight class="normal"></highlight></codeline>
<codeline lineno="220" refid="group___d_m_a__interrupts__definition_1ga017d35f4f6fbf5689ef39af7227bc5b0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_GL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000001)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="221" refid="group___d_m_a__interrupts__definition_1ga783532083dcc6e9752feb2e982ce7426" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TC1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000002)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="222" refid="group___d_m_a__interrupts__definition_1gaea8c98e79c8cb420c81f7380a4c8e1da" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_HT1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000004)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="223" refid="group___d_m_a__interrupts__definition_1ga0121b479efafe485719d14634a02d542" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TE1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000008)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="224" refid="group___d_m_a__interrupts__definition_1ga183f3044b39da5e3b3c688239086f836" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_GL2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000010)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="225" refid="group___d_m_a__interrupts__definition_1ga14171253268d69143102594cde56b0e1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TC2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000020)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="226" refid="group___d_m_a__interrupts__definition_1gab2d608582c350ed00412f7a09fe10ae7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_HT2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000040)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="227" refid="group___d_m_a__interrupts__definition_1ga24e2ed429ff0c0b03c7fec8f4bc8bcc8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TE2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000080)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="228" refid="group___d_m_a__interrupts__definition_1ga3e71e661eb2ebab146b48b3aee5ad9b1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_GL3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000100)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="229" refid="group___d_m_a__interrupts__definition_1ga37c375d4e3d681efecddc9f25c0c7bcd" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TC3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000200)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="230" refid="group___d_m_a__interrupts__definition_1ga1e3b12ceb8ba5b8d129d5bdee21904de" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_HT3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000400)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="231" refid="group___d_m_a__interrupts__definition_1ga54e8f93512a446fcaf2b10cd92f81379" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TE3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000800)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="232" refid="group___d_m_a__interrupts__definition_1ga24d5f98faba722d1ab54812ee7ad8eea" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_GL4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00001000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="233" refid="group___d_m_a__interrupts__definition_1ga4f6dd1c5092ca262f38c8bb8a7dc2986" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TC4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00002000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="234" refid="group___d_m_a__interrupts__definition_1ga1e74c117ead07f4a8749e076316cf9d0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_HT4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00004000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="235" refid="group___d_m_a__interrupts__definition_1ga48c3fecb70662a786f32d5cea0a894f8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TE4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00008000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="236" refid="group___d_m_a__interrupts__definition_1ga6a8d925c490ea6e7eaf9fbceea9774f6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_GL5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00010000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="237" refid="group___d_m_a__interrupts__definition_1gaf916fe8154ad4a956eec66ecfe0e7e36" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TC5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00020000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="238" refid="group___d_m_a__interrupts__definition_1ga3ddcb696d05b414be7a533993efa849f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_HT5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00040000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="239" refid="group___d_m_a__interrupts__definition_1ga7c1f1a465bd0e9755e5fbf2cd7054528" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TE5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00080000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="240" refid="group___d_m_a__interrupts__definition_1ga623e986da940dbdbc4155f0c1fc4eae8" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_GL6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00100000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="241" refid="group___d_m_a__interrupts__definition_1ga466bad6bf0a2c115aee96d2a1e3b8ddf" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TC6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00200000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="242" refid="group___d_m_a__interrupts__definition_1ga0a86890a8aa84b5c4f12f1684850fa91" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_HT6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00400000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="243" refid="group___d_m_a__interrupts__definition_1ga2bbf515c1154a5ad359cbd0ace724e64" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TE6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00800000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="244" refid="group___d_m_a__interrupts__definition_1ga3df39a2f922a5f33ebf1ba3f1adfc15d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_GL7<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x01000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="245" refid="group___d_m_a__interrupts__definition_1ga17efb3180f536c295853e64e5ca508c2" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TC7<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x02000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="246" refid="group___d_m_a__interrupts__definition_1ga9f8a6dd7fc4978c95cbd9de63c85bc37" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_HT7<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x04000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="247" refid="group___d_m_a__interrupts__definition_1ga1261e2bfa461a8097603b7737eb7698c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_IT_TE7<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x08000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="248"><highlight class="normal"></highlight></codeline>
<codeline lineno="249" refid="group___d_m_a__interrupts__definition_1gafe096e037c0b7cc498cdb993d32e06c5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_GL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000001)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="250" refid="group___d_m_a__interrupts__definition_1ga2b6a86186eb56749032aa18b9baff850" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_TC1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000002)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="251" refid="group___d_m_a__interrupts__definition_1gab9544576514917f9a1fcbb3100c3c2ae" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_HT1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000004)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="252" refid="group___d_m_a__interrupts__definition_1ga912b0a1e7104dc70d25ca1a33338b6eb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_TE1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000008)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="253" refid="group___d_m_a__interrupts__definition_1gad1b225f7053b88eeee62e5ed1801b5c3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_GL2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000010)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="254" refid="group___d_m_a__interrupts__definition_1ga174df6fdfa25046c1481ede66ff1eb6d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_TC2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000020)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="255" refid="group___d_m_a__interrupts__definition_1gaf1cb017935477795a7bfb0d1a271e69a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_HT2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000040)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="256" refid="group___d_m_a__interrupts__definition_1ga5f32004b492a225495c9c1dcd5002042" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_TE2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000080)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="257" refid="group___d_m_a__interrupts__definition_1ga9876a20bc7ae5ccff6d4e62a8b767070" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_GL3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000100)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="258" refid="group___d_m_a__interrupts__definition_1ga249abc1068e8979f52d7d867b5de5a75" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_TC3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000200)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="259" refid="group___d_m_a__interrupts__definition_1gab3c0d024e03f9fdca539710c7e528904" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_HT3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000400)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="260" refid="group___d_m_a__interrupts__definition_1ga2fd4ce5d7e2d67c05379f826ae1b1da6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_TE3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000800)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="261" refid="group___d_m_a__interrupts__definition_1ga004761fbcd7dba2f242639b2992ada17" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_GL4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10001000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="262" refid="group___d_m_a__interrupts__definition_1ga54b6716e82894f76c87926afe2a65f30" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_TC4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10002000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="263" refid="group___d_m_a__interrupts__definition_1ga4aa775a2f1e10783bd43911ad65bb28b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_HT4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10004000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="264" refid="group___d_m_a__interrupts__definition_1ga54dfd8a41ad683f01e3103e6473a7aff" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_TE4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10008000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="265" refid="group___d_m_a__interrupts__definition_1ga2205d7e002767d98f7aa206634374082" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_GL5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10010000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="266" refid="group___d_m_a__interrupts__definition_1gaa1134531a0aeb8daeb516985562129b0" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_TC5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10020000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="267" refid="group___d_m_a__interrupts__definition_1ga4c1e0d1572267c1d48d787009148e3ef" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_HT5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10040000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="268" refid="group___d_m_a__interrupts__definition_1gad47115e9a4d0d3f5d9101097983b5525" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_IT_TE5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10080000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="269"><highlight class="normal"></highlight></codeline>
<codeline lineno="270" refid="group___d_m_a__interrupts__definition_1ga390481b083355ed774b04f70a42f0dfb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_CLEAR_IT(IT)<sp/>(((((IT)<sp/>&amp;<sp/>0xF0000000)<sp/>==<sp/>0x00)<sp/>||<sp/>(((IT)<sp/>&amp;<sp/>0xEFF00000)<sp/>==<sp/>0x00))<sp/>&amp;&amp;<sp/>((IT)<sp/>!=<sp/>0x00))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="271"><highlight class="normal"></highlight></codeline>
<codeline lineno="272" refid="group___d_m_a__interrupts__definition_1gaaafa1bd74bc5e78e276c731faa8eed22" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_GET_IT(IT)<sp/>(((IT)<sp/>==<sp/>DMA1_IT_GL1)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TC1)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="273"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_HT1)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TE1)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="274"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_GL2)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TC2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="275"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_HT2)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TE2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="276"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_GL3)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TC3)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="277"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_HT3)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TE3)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="278"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_GL4)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TC4)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="279"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_HT4)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TE4)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="280"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_GL5)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TC5)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="281"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_HT5)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TE5)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="282"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_GL6)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TC6)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="283"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_HT6)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TE6)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="284"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_GL7)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TC7)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="285"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA1_IT_HT7)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA1_IT_TE7)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="286"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA2_IT_GL1)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA2_IT_TC1)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="287"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA2_IT_HT1)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA2_IT_TE1)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="288"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA2_IT_GL2)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA2_IT_TC2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="289"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA2_IT_HT2)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA2_IT_TE2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="290"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA2_IT_GL3)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA2_IT_TC3)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="291"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA2_IT_HT3)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA2_IT_TE3)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="292"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA2_IT_GL4)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA2_IT_TC4)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="293"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA2_IT_HT4)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA2_IT_TE4)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="294"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA2_IT_GL5)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA2_IT_TC5)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="295"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((IT)<sp/>==<sp/>DMA2_IT_HT5)<sp/>||<sp/>((IT)<sp/>==<sp/>DMA2_IT_TE5))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="296"><highlight class="normal"></highlight></codeline>
<codeline lineno="304" refid="group___d_m_a__flags__definition_1gad1ac00f031065682ac125f6f9be061e6" refkind="member"><highlight class="preprocessor">#define<sp/>DMA1_FLAG_GL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000001)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="305" refid="group___d_m_a__flags__definition_1gaa9b4d1112bcfd34136007b813a11187e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TC1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000002)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="306" refid="group___d_m_a__flags__definition_1ga9c806b96cfdcebddb64f70d13ad32270" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_HT1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000004)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="307" refid="group___d_m_a__flags__definition_1gae30157801ac1460dab86a8f54cfd3479" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TE1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000008)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="308" refid="group___d_m_a__flags__definition_1gad27b8a0cf554638d78fb67a010c0419b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_GL2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000010)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="309" refid="group___d_m_a__flags__definition_1ga0eff24f7e6b2b874328d531ee9315b20" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TC2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000020)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="310" refid="group___d_m_a__flags__definition_1gae154ffd90ebaec11f9ed1be00e69f149" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_HT2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000040)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="311" refid="group___d_m_a__flags__definition_1ga23bfb917d32a8dd5a96d343ef5f6ea46" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TE2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000080)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="312" refid="group___d_m_a__flags__definition_1gaf3eccffb15e5b64611774b22f8b43e91" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_GL3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000100)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="313" refid="group___d_m_a__flags__definition_1ga0490d6c6fca12f4bcc61ef69e3fbdd93" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TC3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000200)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="314" refid="group___d_m_a__flags__definition_1ga9c801c1702fcc41b74bb7397ce80a8fc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_HT3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000400)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="315" refid="group___d_m_a__flags__definition_1gaa0b3d86f09829d0388273f0cd51698cc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TE3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00000800)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="316" refid="group___d_m_a__flags__definition_1gace751c9c8aa57b154d61865625cca25b" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_GL4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00001000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="317" refid="group___d_m_a__flags__definition_1ga78f2798eca161493d5dc6058f65b0f17" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TC4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00002000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="318" refid="group___d_m_a__flags__definition_1ga12ad5a2c8cd9778fecf88d1dab7626d4" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_HT4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00004000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="319" refid="group___d_m_a__flags__definition_1ga53beafec27ed89735e83fc7577a00d39" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TE4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00008000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="320" refid="group___d_m_a__flags__definition_1ga173d8dadcbf3d96911a43eedf53bd64e" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_GL5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00010000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="321" refid="group___d_m_a__flags__definition_1ga438d3577b5b5b6c2c0cf1008296c23bb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TC5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00020000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="322" refid="group___d_m_a__flags__definition_1ga648a2eb0b008ab009f03d207596c3cd7" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_HT5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00040000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="323" refid="group___d_m_a__flags__definition_1ga17b9793d2f78c683f7c48ba4f7fa2e70" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TE5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00080000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="324" refid="group___d_m_a__flags__definition_1gab21d0196f89435f61bedd03d53edc093" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_GL6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00100000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="325" refid="group___d_m_a__flags__definition_1ga85276600ddf436d4f268199e0df9c54a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TC6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00200000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="326" refid="group___d_m_a__flags__definition_1ga0d594cb12f86f19c9562d82c3ca505bc" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_HT6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00400000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="327" refid="group___d_m_a__flags__definition_1ga231e156a0e27f7b2271ea44ca90c237d" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TE6<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x00800000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="328" refid="group___d_m_a__flags__definition_1ga37e5e27ca5bf6f3211d2effda2ca7646" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_GL7<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x01000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="329" refid="group___d_m_a__flags__definition_1ga327907756920f193d5d57d8cca845ad6" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TC7<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x02000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="330" refid="group___d_m_a__flags__definition_1ga1a7cbf9dffa4fc5ef1cedb46ea446387" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_HT7<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x04000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="331" refid="group___d_m_a__flags__definition_1ga8b967e41e2d2dcc6d638a664f8e0900c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA1_FLAG_TE7<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x08000000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="332"><highlight class="normal"></highlight></codeline>
<codeline lineno="333" refid="group___d_m_a__flags__definition_1ga34b82697f14e2fa9f7abeb4c43502822" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_GL1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000001)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="334" refid="group___d_m_a__flags__definition_1ga828c97967dbdb48d267ed0f0c4e9b8a5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_TC1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000002)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="335" refid="group___d_m_a__flags__definition_1ga2264376d92756f07122883c8f3359258" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_HT1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000004)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="336" refid="group___d_m_a__flags__definition_1ga415793b309369076a9d797ad0757a9c1" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_TE1<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000008)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="337" refid="group___d_m_a__flags__definition_1gaa646f1ffc4468931a748ecff6440d40f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_GL2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000010)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="338" refid="group___d_m_a__flags__definition_1ga7da2f61b8c67923904312796fd76def3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_TC2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000020)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="339" refid="group___d_m_a__flags__definition_1gaa4ecfdaca0509737af68143d23d0267c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_HT2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000040)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="340" refid="group___d_m_a__flags__definition_1ga3d396b14851e789ad549126da55b7f3f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_TE2<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000080)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="341" refid="group___d_m_a__flags__definition_1ga4c56bb0c92db51e9147b122f2dff1c0a" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_GL3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000100)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="342" refid="group___d_m_a__flags__definition_1ga3b704db8a45d4410509f3552e8b2095f" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_TC3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000200)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="343" refid="group___d_m_a__flags__definition_1ga1af48c549d9aa04e8161cb8b398ef39c" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_HT3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000400)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="344" refid="group___d_m_a__flags__definition_1gacdf472c665395a07681a7d499ac0f0bb" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_TE3<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10000800)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="345" refid="group___d_m_a__flags__definition_1ga624ff69707b76813a2170e4b1e0bda71" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_GL4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10001000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="346" refid="group___d_m_a__flags__definition_1gad4f76b7a22233dbb9daaad448c431165" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_TC4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10002000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="347" refid="group___d_m_a__flags__definition_1ga3dde40e2dbcdb12e4c1a2a2b5a8b3a60" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_HT4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10004000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="348" refid="group___d_m_a__flags__definition_1gac1178b804cad45fe82236dbd2c25cc64" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_TE4<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10008000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="349" refid="group___d_m_a__flags__definition_1gab0468b7a6e2fbdd5428da87252865623" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_GL5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10010000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="350" refid="group___d_m_a__flags__definition_1ga5ba4dce652a1a29bedbd7d8dc35ca4ec" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_TC5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10020000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="351" refid="group___d_m_a__flags__definition_1ga23aabf34428e04d7b46368e0b595a4d5" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_HT5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10040000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="352" refid="group___d_m_a__flags__definition_1gae57659b4349d03eb70db63bb2aa40505" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>DMA2_FLAG_TE5<sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((uint32_t)0x10080000)</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="353"><highlight class="normal"></highlight></codeline>
<codeline lineno="354" refid="group___d_m_a__flags__definition_1ga4b33e418489c9a3c9adcbdbaca93e4a3" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_CLEAR_FLAG(FLAG)<sp/>(((((FLAG)<sp/>&amp;<sp/>0xF0000000)<sp/>==<sp/>0x00)<sp/>||<sp/>(((FLAG)<sp/>&amp;<sp/>0xEFF00000)<sp/>==<sp/>0x00))<sp/>&amp;&amp;<sp/>((FLAG)<sp/>!=<sp/>0x00))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="355"><highlight class="normal"></highlight></codeline>
<codeline lineno="356" refid="group___d_m_a__flags__definition_1ga98e421aa0a15fbeecb4cab3612985676" refkind="member"><highlight class="normal"></highlight><highlight class="preprocessor">#define<sp/>IS_DMA_GET_FLAG(FLAG)<sp/>(((FLAG)<sp/>==<sp/>DMA1_FLAG_GL1)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TC1)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="357"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_HT1)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TE1)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="358"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_GL2)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TC2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="359"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_HT2)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TE2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="360"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_GL3)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TC3)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="361"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_HT3)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TE3)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="362"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_GL4)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TC4)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="363"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_HT4)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TE4)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="364"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_GL5)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TC5)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="365"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_HT5)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TE5)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="366"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_GL6)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TC6)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="367"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_HT6)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TE6)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="368"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_GL7)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TC7)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="369"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_HT7)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA1_FLAG_TE7)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="370"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_GL1)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_TC1)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="371"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_HT1)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_TE1)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="372"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_GL2)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_TC2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="373"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_HT2)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_TE2)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="374"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_GL3)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_TC3)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="375"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_HT3)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_TE3)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="376"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_GL4)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_TC4)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="377"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_HT4)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_TE4)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="378"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_GL5)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_TC5)<sp/>||<sp/>\</highlight></codeline>
<codeline lineno="379"><highlight class="preprocessor"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_HT5)<sp/>||<sp/>((FLAG)<sp/>==<sp/>DMA2_FLAG_TE5))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="380"><highlight class="normal"></highlight></codeline>
<codeline lineno="388" refid="group___d_m_a___buffer___size_1ga72ef4033bb3bc2cdfdbe579083b05e32" refkind="member"><highlight class="preprocessor">#define<sp/>IS_DMA_BUFFER_SIZE(SIZE)<sp/>(((SIZE)<sp/>&gt;=<sp/>0x1)<sp/>&amp;&amp;<sp/>((SIZE)<sp/>&lt;<sp/>0x10000))</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="389"><highlight class="normal"></highlight></codeline>
<codeline lineno="410"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___d_m_a___exported___functions_1ga21ca0d50b13e502db5ab5feb484f9ece" kindref="member">DMA_DeInit</ref>(<ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref>*<sp/>DMAy_Channelx);</highlight></codeline>
<codeline lineno="411"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___d_m_a___exported___functions_1ga7c3d1b9dc041f8e5f2cfc8d5dd858278" kindref="member">DMA_Init</ref>(<ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref>*<sp/>DMAy_Channelx,<sp/><ref refid="struct_d_m_a___init_type_def" kindref="compound">DMA_InitTypeDef</ref>*<sp/>DMA_InitStruct);</highlight></codeline>
<codeline lineno="412"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___d_m_a___exported___functions_1ga0f7f95f750a90a6824f4e9b6f58adc7e" kindref="member">DMA_StructInit</ref>(<ref refid="struct_d_m_a___init_type_def" kindref="compound">DMA_InitTypeDef</ref>*<sp/>DMA_InitStruct);</highlight></codeline>
<codeline lineno="413"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___d_m_a___exported___functions_1ga8e7cb6b9ae5f142e2961df879cdaba65" kindref="member">DMA_Cmd</ref>(<ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref>*<sp/>DMAy_Channelx,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState);</highlight></codeline>
<codeline lineno="414"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___d_m_a___exported___functions_1ga0bb60360be9cd57f96399be2f3b5eb2b" kindref="member">DMA_ITConfig</ref>(<ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref>*<sp/>DMAy_Channelx,<sp/>uint32_t<sp/>DMA_IT,<sp/><ref refid="group___exported__types_1gac9a7e9a35d2513ec15c3b537aaa4fba1" kindref="member">FunctionalState</ref><sp/>NewState);</highlight></codeline>
<codeline lineno="415"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___d_m_a___exported___functions_1gade5d9e532814eaa46514cb385fdff709" kindref="member">DMA_SetCurrDataCounter</ref>(<ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref>*<sp/>DMAy_Channelx,<sp/>uint16_t<sp/>DataNumber);<sp/></highlight></codeline>
<codeline lineno="416"><highlight class="normal">uint16_t<sp/><ref refid="group___d_m_a___exported___functions_1ga511b4c402d1ff32d53f28736956cac5d" kindref="member">DMA_GetCurrDataCounter</ref>(<ref refid="struct_d_m_a___channel___type_def" kindref="compound">DMA_Channel_TypeDef</ref>*<sp/>DMAy_Channelx);</highlight></codeline>
<codeline lineno="417"><highlight class="normal"><ref refid="group___exported__types_1ga89136caac2e14c55151f527ac02daaff" kindref="member">FlagStatus</ref><sp/><ref refid="group___d_m_a___exported___functions_1gafb30b7a891834c267eefd5d30b688a9f" kindref="member">DMA_GetFlagStatus</ref>(uint32_t<sp/>DMAy_FLAG);</highlight></codeline>
<codeline lineno="418"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___d_m_a___exported___functions_1ga25cdca360f309c8ceb7c206cd9ad9119" kindref="member">DMA_ClearFlag</ref>(uint32_t<sp/>DMAy_FLAG);</highlight></codeline>
<codeline lineno="419"><highlight class="normal"><ref refid="group___exported__types_1gaacbd7ed539db0aacd973a0f6eca34074" kindref="member">ITStatus</ref><sp/><ref refid="group___d_m_a___exported___functions_1ga9287331247150fe84d03ecd7ad8adb52" kindref="member">DMA_GetITStatus</ref>(uint32_t<sp/>DMAy_IT);</highlight></codeline>
<codeline lineno="420"><highlight class="normal"></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="group___d_m_a___exported___functions_1ga91a7340e5b334a942f3eb1e05ed5f67a" kindref="member">DMA_ClearITPendingBit</ref>(uint32_t<sp/>DMAy_IT);</highlight></codeline>
<codeline lineno="421"><highlight class="normal"></highlight></codeline>
<codeline lineno="422"><highlight class="normal"></highlight><highlight class="preprocessor">#ifdef<sp/>__cplusplus</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="423"><highlight class="normal">}</highlight></codeline>
<codeline lineno="424"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="425"><highlight class="normal"></highlight></codeline>
<codeline lineno="426"><highlight class="normal"></highlight><highlight class="preprocessor">#endif<sp/></highlight><highlight class="comment">/*__STM32F10x_DMA_H<sp/>*/</highlight><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="427"><highlight class="normal"></highlight></codeline>
<codeline lineno="439"><highlight class="comment">/*******************<sp/>(C)<sp/>COPYRIGHT<sp/>2011<sp/>STMicroelectronics<sp/>*****END<sp/>OF<sp/>FILE****/</highlight><highlight class="normal"></highlight></codeline>
    </programlisting>
    <location file="C:/Users/anilj/Desktop/cmsis/sorc/system/include/stm32f1-stdperiph/stm32f10x_dma.h"/>
  </compounddef>
</doxygen>
