----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 07.08.2024 11:05:40
-- Design Name: 
-- Module Name: pck_log - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

package pck_log is
function log2( input :in natural ) return integer;

constant X_clk : integer := 1_000_000_000 ;

end  pck_log ;






package body  pck_log is
function log2( input :in natural ) return integer is
    variable temp       : integer := input ;
    variable return_val : integer := 0;
    
    begin 
    while temp > 1 loop 
        return_val := return_val +1 ;
        temp := temp /2 ;
    end loop;
    return return_val ;
end function ;
end package body pck_log ;