 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 02:31:01 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U176/X (SAEDRVT14_AO222_2)
                                                          0.08       3.62 f
  ex_stage_i/mult_i/sra_117/U121/X (SAEDRVT14_AO21_2)     0.04       3.66 f
  ex_stage_i/mult_i/sra_117/U120/X (SAEDRVT14_AO221_2)
                                                          0.04       3.71 f
  ex_stage_i/mult_i/sra_117/U87/X (SAEDRVT14_AO221_2)     0.05       3.76 f
  ex_stage_i/mult_i/sra_117/B[7] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.76 f
  ex_stage_i/mult_i/U95/X (SAEDRVT14_AO221_2)             0.05       3.81 f
  ex_stage_i/mult_i/result_o[7] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.81 f
  ex_stage_i/U36/X (SAEDRVT14_AO221_2)                    0.06       3.87 f
  ex_stage_i/regfile_alu_wdata_fw_o[7] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/regfile_alu_wdata_fw_i[7] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/U568/X (SAEDRVT14_AO221_2)                   0.06       3.93 f
  id_stage_i/U86/X (SAEDRVT14_AO22_2)                     0.05       3.99 f
  id_stage_i/U1345/X (SAEDRVT14_AO221_2)                  0.06       4.04 f
  id_stage_i/U833/X (SAEDRVT14_AN2_MM_2)                  0.04       4.08 f
  id_stage_i/U832/X (SAEDRVT14_AO221_2)                   0.05       4.13 f
  id_stage_i/U237/X (SAEDRVT14_AO22_2)                    0.05       4.18 f
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.18 f
  data arrival time                                                  4.18

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_31_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U176/X (SAEDRVT14_AO222_2)
                                                          0.08       3.62 f
  ex_stage_i/mult_i/sra_117/U121/X (SAEDRVT14_AO21_2)     0.04       3.66 f
  ex_stage_i/mult_i/sra_117/U120/X (SAEDRVT14_AO221_2)
                                                          0.04       3.71 f
  ex_stage_i/mult_i/sra_117/U87/X (SAEDRVT14_AO221_2)     0.05       3.76 f
  ex_stage_i/mult_i/sra_117/B[7] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.76 f
  ex_stage_i/mult_i/U95/X (SAEDRVT14_AO221_2)             0.05       3.81 f
  ex_stage_i/mult_i/result_o[7] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.81 f
  ex_stage_i/U36/X (SAEDRVT14_AO221_2)                    0.06       3.87 f
  ex_stage_i/regfile_alu_wdata_fw_o[7] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/regfile_alu_wdata_fw_i[7] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/U568/X (SAEDRVT14_AO221_2)                   0.06       3.93 f
  id_stage_i/U86/X (SAEDRVT14_AO22_2)                     0.05       3.99 f
  id_stage_i/U1345/X (SAEDRVT14_AO221_2)                  0.06       4.04 f
  id_stage_i/U833/X (SAEDRVT14_AN2_MM_2)                  0.04       4.08 f
  id_stage_i/U832/X (SAEDRVT14_AO221_2)                   0.05       4.13 f
  id_stage_i/U236/X (SAEDRVT14_AO22_2)                    0.05       4.18 f
  id_stage_i/mult_operand_b_ex_o_reg_31_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.18 f
  data arrival time                                                  4.18

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_31_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U176/X (SAEDRVT14_AO222_2)
                                                          0.08       3.62 f
  ex_stage_i/mult_i/sra_117/U121/X (SAEDRVT14_AO21_2)     0.04       3.66 f
  ex_stage_i/mult_i/sra_117/U120/X (SAEDRVT14_AO221_2)
                                                          0.04       3.71 f
  ex_stage_i/mult_i/sra_117/U87/X (SAEDRVT14_AO221_2)     0.05       3.76 f
  ex_stage_i/mult_i/sra_117/B[7] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.76 f
  ex_stage_i/mult_i/U95/X (SAEDRVT14_AO221_2)             0.05       3.81 f
  ex_stage_i/mult_i/result_o[7] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.81 f
  ex_stage_i/U36/X (SAEDRVT14_AO221_2)                    0.06       3.87 f
  ex_stage_i/regfile_alu_wdata_fw_o[7] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/regfile_alu_wdata_fw_i[7] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/U568/X (SAEDRVT14_AO221_2)                   0.06       3.93 f
  id_stage_i/U86/X (SAEDRVT14_AO22_2)                     0.05       3.99 f
  id_stage_i/U1345/X (SAEDRVT14_AO221_2)                  0.06       4.04 f
  id_stage_i/U833/X (SAEDRVT14_AN2_MM_2)                  0.04       4.08 f
  id_stage_i/U832/X (SAEDRVT14_AO221_2)                   0.05       4.13 f
  id_stage_i/U221/X (SAEDRVT14_AO22_2)                    0.05       4.18 f
  id_stage_i/alu_operand_b_ex_o_reg_31_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.18 f
  data arrival time                                                  4.18

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_31_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U186/X (SAEDRVT14_AO221_2)
                                                          0.06       3.61 f
  ex_stage_i/mult_i/sra_117/U3/X (SAEDRVT14_AO22_2)       0.05       3.66 f
  ex_stage_i/mult_i/sra_117/U144/X (SAEDRVT14_AO221_2)
                                                          0.04       3.71 f
  ex_stage_i/mult_i/sra_117/U103/X (SAEDRVT14_AO221_2)
                                                          0.05       3.76 f
  ex_stage_i/mult_i/sra_117/B[2] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.76 f
  ex_stage_i/mult_i/U93/X (SAEDRVT14_AO221_2)             0.05       3.81 f
  ex_stage_i/mult_i/result_o[2] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.81 f
  ex_stage_i/U32/X (SAEDRVT14_AO221_2)                    0.06       3.87 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/U592/X (SAEDRVT14_AO221_2)                   0.06       3.93 f
  id_stage_i/U81/X (SAEDRVT14_AO22_2)                     0.05       3.98 f
  id_stage_i/U1339/X (SAEDRVT14_AO221_2)                  0.06       4.04 f
  id_stage_i/U784/X (SAEDRVT14_AN2_MM_2)                  0.04       4.08 f
  id_stage_i/U783/X (SAEDRVT14_AO221_2)                   0.05       4.13 f
  id_stage_i/U227/X (SAEDRVT14_AO22_2)                    0.05       4.18 f
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.18 f
  data arrival time                                                  4.18

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U186/X (SAEDRVT14_AO221_2)
                                                          0.06       3.61 f
  ex_stage_i/mult_i/sra_117/U3/X (SAEDRVT14_AO22_2)       0.05       3.66 f
  ex_stage_i/mult_i/sra_117/U144/X (SAEDRVT14_AO221_2)
                                                          0.04       3.71 f
  ex_stage_i/mult_i/sra_117/U103/X (SAEDRVT14_AO221_2)
                                                          0.05       3.76 f
  ex_stage_i/mult_i/sra_117/B[2] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.76 f
  ex_stage_i/mult_i/U93/X (SAEDRVT14_AO221_2)             0.05       3.81 f
  ex_stage_i/mult_i/result_o[2] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.81 f
  ex_stage_i/U32/X (SAEDRVT14_AO221_2)                    0.06       3.87 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/U592/X (SAEDRVT14_AO221_2)                   0.06       3.93 f
  id_stage_i/U81/X (SAEDRVT14_AO22_2)                     0.05       3.98 f
  id_stage_i/U1339/X (SAEDRVT14_AO221_2)                  0.06       4.04 f
  id_stage_i/U784/X (SAEDRVT14_AN2_MM_2)                  0.04       4.08 f
  id_stage_i/U783/X (SAEDRVT14_AO221_2)                   0.05       4.13 f
  id_stage_i/U226/X (SAEDRVT14_AO22_2)                    0.05       4.18 f
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.18 f
  data arrival time                                                  4.18

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U186/X (SAEDRVT14_AO221_2)
                                                          0.06       3.61 f
  ex_stage_i/mult_i/sra_117/U3/X (SAEDRVT14_AO22_2)       0.05       3.66 f
  ex_stage_i/mult_i/sra_117/U144/X (SAEDRVT14_AO221_2)
                                                          0.04       3.71 f
  ex_stage_i/mult_i/sra_117/U103/X (SAEDRVT14_AO221_2)
                                                          0.05       3.76 f
  ex_stage_i/mult_i/sra_117/B[2] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.76 f
  ex_stage_i/mult_i/U93/X (SAEDRVT14_AO221_2)             0.05       3.81 f
  ex_stage_i/mult_i/result_o[2] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.81 f
  ex_stage_i/U32/X (SAEDRVT14_AO221_2)                    0.06       3.87 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/U592/X (SAEDRVT14_AO221_2)                   0.06       3.93 f
  id_stage_i/U81/X (SAEDRVT14_AO22_2)                     0.05       3.98 f
  id_stage_i/U1339/X (SAEDRVT14_AO221_2)                  0.06       4.04 f
  id_stage_i/U784/X (SAEDRVT14_AN2_MM_2)                  0.04       4.08 f
  id_stage_i/U783/X (SAEDRVT14_AO221_2)                   0.05       4.13 f
  id_stage_i/U216/X (SAEDRVT14_AO22_2)                    0.04       4.17 f
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.18 f
  data arrival time                                                  4.18

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U186/X (SAEDRVT14_AO221_2)
                                                          0.06       3.61 f
  ex_stage_i/mult_i/sra_117/U124/X (SAEDRVT14_AO21_2)     0.04       3.65 f
  ex_stage_i/mult_i/sra_117/U123/X (SAEDRVT14_AO221_2)
                                                          0.04       3.70 f
  ex_stage_i/mult_i/sra_117/U89/X (SAEDRVT14_AO221_2)     0.05       3.75 f
  ex_stage_i/mult_i/sra_117/B[6] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.75 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO221_2)             0.05       3.80 f
  ex_stage_i/mult_i/result_o[6] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.80 f
  ex_stage_i/U34/X (SAEDRVT14_AO221_2)                    0.06       3.86 f
  ex_stage_i/regfile_alu_wdata_fw_o[6] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.86 f
  id_stage_i/regfile_alu_wdata_fw_i[6] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.86 f
  id_stage_i/U567/X (SAEDRVT14_AO221_2)                   0.06       3.92 f
  id_stage_i/U85/X (SAEDRVT14_AO22_2)                     0.05       3.97 f
  id_stage_i/U1344/X (SAEDRVT14_AO221_2)                  0.06       4.03 f
  id_stage_i/U794/X (SAEDRVT14_AN2_MM_2)                  0.04       4.07 f
  id_stage_i/U792/X (SAEDRVT14_AO221_2)                   0.05       4.12 f
  id_stage_i/U235/X (SAEDRVT14_AO22_2)                    0.05       4.17 f
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.17 f
  data arrival time                                                  4.17

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U186/X (SAEDRVT14_AO221_2)
                                                          0.06       3.61 f
  ex_stage_i/mult_i/sra_117/U124/X (SAEDRVT14_AO21_2)     0.04       3.65 f
  ex_stage_i/mult_i/sra_117/U123/X (SAEDRVT14_AO221_2)
                                                          0.04       3.70 f
  ex_stage_i/mult_i/sra_117/U89/X (SAEDRVT14_AO221_2)     0.05       3.75 f
  ex_stage_i/mult_i/sra_117/B[6] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.75 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO221_2)             0.05       3.80 f
  ex_stage_i/mult_i/result_o[6] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.80 f
  ex_stage_i/U34/X (SAEDRVT14_AO221_2)                    0.06       3.86 f
  ex_stage_i/regfile_alu_wdata_fw_o[6] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.86 f
  id_stage_i/regfile_alu_wdata_fw_i[6] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.86 f
  id_stage_i/U567/X (SAEDRVT14_AO221_2)                   0.06       3.92 f
  id_stage_i/U85/X (SAEDRVT14_AO22_2)                     0.05       3.97 f
  id_stage_i/U1344/X (SAEDRVT14_AO221_2)                  0.06       4.03 f
  id_stage_i/U794/X (SAEDRVT14_AN2_MM_2)                  0.04       4.07 f
  id_stage_i/U792/X (SAEDRVT14_AO221_2)                   0.05       4.12 f
  id_stage_i/U234/X (SAEDRVT14_AO22_2)                    0.05       4.17 f
  id_stage_i/mult_operand_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.17 f
  data arrival time                                                  4.17

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_30_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U186/X (SAEDRVT14_AO221_2)
                                                          0.06       3.61 f
  ex_stage_i/mult_i/sra_117/U124/X (SAEDRVT14_AO21_2)     0.04       3.65 f
  ex_stage_i/mult_i/sra_117/U123/X (SAEDRVT14_AO221_2)
                                                          0.04       3.70 f
  ex_stage_i/mult_i/sra_117/U89/X (SAEDRVT14_AO221_2)     0.05       3.75 f
  ex_stage_i/mult_i/sra_117/B[6] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.75 f
  ex_stage_i/mult_i/U94/X (SAEDRVT14_AO221_2)             0.05       3.80 f
  ex_stage_i/mult_i/result_o[6] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.80 f
  ex_stage_i/U34/X (SAEDRVT14_AO221_2)                    0.06       3.86 f
  ex_stage_i/regfile_alu_wdata_fw_o[6] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.86 f
  id_stage_i/regfile_alu_wdata_fw_i[6] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.86 f
  id_stage_i/U567/X (SAEDRVT14_AO221_2)                   0.06       3.92 f
  id_stage_i/U85/X (SAEDRVT14_AO22_2)                     0.05       3.97 f
  id_stage_i/U1344/X (SAEDRVT14_AO221_2)                  0.06       4.03 f
  id_stage_i/U794/X (SAEDRVT14_AN2_MM_2)                  0.04       4.07 f
  id_stage_i/U792/X (SAEDRVT14_AO221_2)                   0.05       4.12 f
  id_stage_i/U220/X (SAEDRVT14_AO22_2)                    0.04       4.16 f
  id_stage_i/alu_operand_b_ex_o_reg_30_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.17 f
  data arrival time                                                  4.17

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_30_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U176/X (SAEDRVT14_AO222_2)
                                                          0.08       3.62 f
  ex_stage_i/mult_i/sra_117/U141/X (SAEDRVT14_AO221_2)
                                                          0.06       3.69 f
  ex_stage_i/mult_i/sra_117/U95/X (SAEDRVT14_AO221_2)     0.05       3.74 f
  ex_stage_i/mult_i/sra_117/B[3] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.74 f
  ex_stage_i/mult_i/U97/X (SAEDRVT14_AO221_2)             0.05       3.79 f
  ex_stage_i/mult_i/result_o[3] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.79 f
  ex_stage_i/U40/X (SAEDRVT14_AO221_2)                    0.06       3.85 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.85 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.85 f
  id_stage_i/U593/X (SAEDRVT14_AO221_2)                   0.06       3.91 f
  id_stage_i/U82/X (SAEDRVT14_AO22_2)                     0.05       3.96 f
  id_stage_i/U1340/X (SAEDRVT14_AO221_2)                  0.06       4.02 f
  id_stage_i/U786/X (SAEDRVT14_AN2_MM_2)                  0.04       4.06 f
  id_stage_i/U785/X (SAEDRVT14_AO221_2)                   0.05       4.11 f
  id_stage_i/U229/X (SAEDRVT14_AO22_2)                    0.05       4.16 f
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.16 f
  data arrival time                                                  4.16

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U176/X (SAEDRVT14_AO222_2)
                                                          0.08       3.62 f
  ex_stage_i/mult_i/sra_117/U141/X (SAEDRVT14_AO221_2)
                                                          0.06       3.69 f
  ex_stage_i/mult_i/sra_117/U95/X (SAEDRVT14_AO221_2)     0.05       3.74 f
  ex_stage_i/mult_i/sra_117/B[3] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.74 f
  ex_stage_i/mult_i/U97/X (SAEDRVT14_AO221_2)             0.05       3.79 f
  ex_stage_i/mult_i/result_o[3] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.79 f
  ex_stage_i/U40/X (SAEDRVT14_AO221_2)                    0.06       3.85 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.85 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.85 f
  id_stage_i/U593/X (SAEDRVT14_AO221_2)                   0.06       3.91 f
  id_stage_i/U82/X (SAEDRVT14_AO22_2)                     0.05       3.96 f
  id_stage_i/U1340/X (SAEDRVT14_AO221_2)                  0.06       4.02 f
  id_stage_i/U786/X (SAEDRVT14_AN2_MM_2)                  0.04       4.06 f
  id_stage_i/U785/X (SAEDRVT14_AO221_2)                   0.05       4.11 f
  id_stage_i/U228/X (SAEDRVT14_AO22_2)                    0.05       4.16 f
  id_stage_i/mult_operand_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.16 f
  data arrival time                                                  4.16

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U176/X (SAEDRVT14_AO222_2)
                                                          0.08       3.62 f
  ex_stage_i/mult_i/sra_117/U141/X (SAEDRVT14_AO221_2)
                                                          0.06       3.69 f
  ex_stage_i/mult_i/sra_117/U95/X (SAEDRVT14_AO221_2)     0.05       3.74 f
  ex_stage_i/mult_i/sra_117/B[3] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.74 f
  ex_stage_i/mult_i/U97/X (SAEDRVT14_AO221_2)             0.05       3.79 f
  ex_stage_i/mult_i/result_o[3] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.79 f
  ex_stage_i/U40/X (SAEDRVT14_AO221_2)                    0.06       3.85 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.85 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.85 f
  id_stage_i/U593/X (SAEDRVT14_AO221_2)                   0.06       3.91 f
  id_stage_i/U82/X (SAEDRVT14_AO22_2)                     0.05       3.96 f
  id_stage_i/U1340/X (SAEDRVT14_AO221_2)                  0.06       4.02 f
  id_stage_i/U786/X (SAEDRVT14_AN2_MM_2)                  0.04       4.06 f
  id_stage_i/U785/X (SAEDRVT14_AO221_2)                   0.05       4.11 f
  id_stage_i/U217/X (SAEDRVT14_AO22_2)                    0.04       4.15 f
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.16 f
  data arrival time                                                  4.16

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U184/X (SAEDRVT14_AN2_2)      0.03       3.57 f
  ex_stage_i/mult_i/sra_117/U128/X (SAEDRVT14_AN2_2)      0.03       3.60 f
  ex_stage_i/mult_i/sra_117/U127/X (SAEDRVT14_AO21_2)     0.03       3.63 f
  ex_stage_i/mult_i/sra_117/U126/X (SAEDRVT14_AO221_2)
                                                          0.04       3.68 f
  ex_stage_i/mult_i/sra_117/U91/X (SAEDRVT14_AO221_2)     0.05       3.73 f
  ex_stage_i/mult_i/sra_117/B[5] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.73 f
  ex_stage_i/mult_i/U91/X (SAEDRVT14_AO221_2)             0.05       3.78 f
  ex_stage_i/mult_i/result_o[5] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.78 f
  ex_stage_i/U28/X (SAEDRVT14_AO221_2)                    0.06       3.84 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/U566/X (SAEDRVT14_AO221_2)                   0.06       3.90 f
  id_stage_i/U84/X (SAEDRVT14_AO22_2)                     0.05       3.96 f
  id_stage_i/U1343/X (SAEDRVT14_AO221_2)                  0.06       4.01 f
  id_stage_i/U791/X (SAEDRVT14_AN2_MM_2)                  0.04       4.05 f
  id_stage_i/U790/X (SAEDRVT14_AO221_2)                   0.05       4.10 f
  id_stage_i/U233/X (SAEDRVT14_AO22_2)                    0.05       4.15 f
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.15 f
  data arrival time                                                  4.15

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U184/X (SAEDRVT14_AN2_2)      0.03       3.57 f
  ex_stage_i/mult_i/sra_117/U128/X (SAEDRVT14_AN2_2)      0.03       3.60 f
  ex_stage_i/mult_i/sra_117/U127/X (SAEDRVT14_AO21_2)     0.03       3.63 f
  ex_stage_i/mult_i/sra_117/U126/X (SAEDRVT14_AO221_2)
                                                          0.04       3.68 f
  ex_stage_i/mult_i/sra_117/U91/X (SAEDRVT14_AO221_2)     0.05       3.73 f
  ex_stage_i/mult_i/sra_117/B[5] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.73 f
  ex_stage_i/mult_i/U91/X (SAEDRVT14_AO221_2)             0.05       3.78 f
  ex_stage_i/mult_i/result_o[5] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.78 f
  ex_stage_i/U28/X (SAEDRVT14_AO221_2)                    0.06       3.84 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/U566/X (SAEDRVT14_AO221_2)                   0.06       3.90 f
  id_stage_i/U84/X (SAEDRVT14_AO22_2)                     0.05       3.96 f
  id_stage_i/U1343/X (SAEDRVT14_AO221_2)                  0.06       4.01 f
  id_stage_i/U791/X (SAEDRVT14_AN2_MM_2)                  0.04       4.05 f
  id_stage_i/U790/X (SAEDRVT14_AO221_2)                   0.05       4.10 f
  id_stage_i/U232/X (SAEDRVT14_AO22_2)                    0.05       4.15 f
  id_stage_i/mult_operand_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.15 f
  data arrival time                                                  4.15

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_29_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U184/X (SAEDRVT14_AN2_2)      0.03       3.57 f
  ex_stage_i/mult_i/sra_117/U128/X (SAEDRVT14_AN2_2)      0.03       3.60 f
  ex_stage_i/mult_i/sra_117/U127/X (SAEDRVT14_AO21_2)     0.03       3.63 f
  ex_stage_i/mult_i/sra_117/U126/X (SAEDRVT14_AO221_2)
                                                          0.04       3.68 f
  ex_stage_i/mult_i/sra_117/U91/X (SAEDRVT14_AO221_2)     0.05       3.73 f
  ex_stage_i/mult_i/sra_117/B[5] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.73 f
  ex_stage_i/mult_i/U91/X (SAEDRVT14_AO221_2)             0.05       3.78 f
  ex_stage_i/mult_i/result_o[5] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.78 f
  ex_stage_i/U28/X (SAEDRVT14_AO221_2)                    0.06       3.84 f
  ex_stage_i/regfile_alu_wdata_fw_o[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/regfile_alu_wdata_fw_i[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/U566/X (SAEDRVT14_AO221_2)                   0.06       3.90 f
  id_stage_i/U84/X (SAEDRVT14_AO22_2)                     0.05       3.96 f
  id_stage_i/U1343/X (SAEDRVT14_AO221_2)                  0.06       4.01 f
  id_stage_i/U791/X (SAEDRVT14_AN2_MM_2)                  0.04       4.05 f
  id_stage_i/U790/X (SAEDRVT14_AO221_2)                   0.05       4.10 f
  id_stage_i/U219/X (SAEDRVT14_AO22_2)                    0.04       4.14 f
  id_stage_i/alu_operand_b_ex_o_reg_29_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.15 f
  data arrival time                                                  4.15

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_29_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       3.45 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[32] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/U355/X (SAEDRVT14_AOI31_2)            0.04       3.49 r
  ex_stage_i/mult_i/U118/X (SAEDRVT14_INV_1P5)            0.02       3.51 f
  ex_stage_i/mult_i/sra_117/A[32] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/mult_i/sra_117/U163/X (SAEDRVT14_AO221_2)
                                                          0.06       3.57 f
  ex_stage_i/mult_i/sra_117/U4/X (SAEDRVT14_AO22_2)       0.05       3.63 f
  ex_stage_i/mult_i/sra_117/U146/X (SAEDRVT14_AO221_2)
                                                          0.04       3.67 f
  ex_stage_i/mult_i/sra_117/U132/X (SAEDRVT14_AO221_2)
                                                          0.05       3.73 f
  ex_stage_i/mult_i/sra_117/B[1] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.73 f
  ex_stage_i/mult_i/U92/X (SAEDRVT14_AO221_2)             0.05       3.78 f
  ex_stage_i/mult_i/result_o[1] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.78 f
  ex_stage_i/U30/X (SAEDRVT14_AO221_2)                    0.06       3.84 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/U591/X (SAEDRVT14_AO221_2)                   0.06       3.90 f
  id_stage_i/U80/X (SAEDRVT14_AO22_2)                     0.05       3.95 f
  id_stage_i/U1338/X (SAEDRVT14_AO221_2)                  0.06       4.01 f
  id_stage_i/U599/X (SAEDRVT14_AN2_MM_2)                  0.04       4.05 f
  id_stage_i/U598/X (SAEDRVT14_AO221_2)                   0.05       4.10 f
  id_stage_i/U225/X (SAEDRVT14_AO22_2)                    0.05       4.14 f
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.15 f
  data arrival time                                                  4.15

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       3.45 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[32] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/U355/X (SAEDRVT14_AOI31_2)            0.04       3.49 r
  ex_stage_i/mult_i/U118/X (SAEDRVT14_INV_1P5)            0.02       3.51 f
  ex_stage_i/mult_i/sra_117/A[32] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/mult_i/sra_117/U163/X (SAEDRVT14_AO221_2)
                                                          0.06       3.57 f
  ex_stage_i/mult_i/sra_117/U4/X (SAEDRVT14_AO22_2)       0.05       3.63 f
  ex_stage_i/mult_i/sra_117/U146/X (SAEDRVT14_AO221_2)
                                                          0.04       3.67 f
  ex_stage_i/mult_i/sra_117/U132/X (SAEDRVT14_AO221_2)
                                                          0.05       3.73 f
  ex_stage_i/mult_i/sra_117/B[1] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.73 f
  ex_stage_i/mult_i/U92/X (SAEDRVT14_AO221_2)             0.05       3.78 f
  ex_stage_i/mult_i/result_o[1] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.78 f
  ex_stage_i/U30/X (SAEDRVT14_AO221_2)                    0.06       3.84 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/U591/X (SAEDRVT14_AO221_2)                   0.06       3.90 f
  id_stage_i/U80/X (SAEDRVT14_AO22_2)                     0.05       3.95 f
  id_stage_i/U1338/X (SAEDRVT14_AO221_2)                  0.06       4.01 f
  id_stage_i/U599/X (SAEDRVT14_AN2_MM_2)                  0.04       4.05 f
  id_stage_i/U598/X (SAEDRVT14_AO221_2)                   0.05       4.10 f
  id_stage_i/U224/X (SAEDRVT14_AO22_2)                    0.05       4.14 f
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.15 f
  data arrival time                                                  4.15

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_15_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U176/X (SAEDRVT14_AO222_2)
                                                          0.08       3.62 f
  ex_stage_i/mult_i/sra_117/U121/X (SAEDRVT14_AO21_2)     0.04       3.66 f
  ex_stage_i/mult_i/sra_117/U120/X (SAEDRVT14_AO221_2)
                                                          0.04       3.71 f
  ex_stage_i/mult_i/sra_117/U87/X (SAEDRVT14_AO221_2)     0.05       3.76 f
  ex_stage_i/mult_i/sra_117/B[7] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.76 f
  ex_stage_i/mult_i/U95/X (SAEDRVT14_AO221_2)             0.05       3.81 f
  ex_stage_i/mult_i/result_o[7] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.81 f
  ex_stage_i/U36/X (SAEDRVT14_AO221_2)                    0.06       3.87 f
  ex_stage_i/regfile_alu_wdata_fw_o[7] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/regfile_alu_wdata_fw_i[7] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/U568/X (SAEDRVT14_AO221_2)                   0.06       3.93 f
  id_stage_i/U86/X (SAEDRVT14_AO22_2)                     0.05       3.99 f
  id_stage_i/U1345/X (SAEDRVT14_AO221_2)                  0.06       4.04 f
  id_stage_i/U853/X (SAEDRVT14_AOI22_1P5)                 0.06       4.11 r
  id_stage_i/U1634/X (SAEDRVT14_AO2BB2_2)                 0.04       4.14 f
  id_stage_i/alu_operand_b_ex_o_reg_15_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.15 f
  data arrival time                                                  4.15

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_15_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_10_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.40 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_33/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       3.50 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[33] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.50 f
  ex_stage_i/mult_i/U115/X (SAEDRVT14_AO21_2)             0.04       3.54 f
  ex_stage_i/mult_i/sra_117/A[33] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.54 f
  ex_stage_i/mult_i/sra_117/U186/X (SAEDRVT14_AO221_2)
                                                          0.06       3.61 f
  ex_stage_i/mult_i/sra_117/U3/X (SAEDRVT14_AO22_2)       0.05       3.66 f
  ex_stage_i/mult_i/sra_117/U144/X (SAEDRVT14_AO221_2)
                                                          0.04       3.71 f
  ex_stage_i/mult_i/sra_117/U103/X (SAEDRVT14_AO221_2)
                                                          0.05       3.76 f
  ex_stage_i/mult_i/sra_117/B[2] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.76 f
  ex_stage_i/mult_i/U93/X (SAEDRVT14_AO221_2)             0.05       3.81 f
  ex_stage_i/mult_i/result_o[2] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.81 f
  ex_stage_i/U32/X (SAEDRVT14_AO221_2)                    0.06       3.87 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.87 f
  id_stage_i/U592/X (SAEDRVT14_AO221_2)                   0.06       3.93 f
  id_stage_i/U81/X (SAEDRVT14_AO22_2)                     0.05       3.98 f
  id_stage_i/U1339/X (SAEDRVT14_AO221_2)                  0.06       4.04 f
  id_stage_i/U847/X (SAEDRVT14_AOI22_1P5)                 0.06       4.10 r
  id_stage_i/U1639/X (SAEDRVT14_AO2BB2_2)                 0.04       4.14 f
  id_stage_i/alu_operand_b_ex_o_reg_10_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.15 f
  data arrival time                                                  4.15

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_10_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: ex_stage_i/mult_i/mulh_CS_reg_0_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ex_stage_i/mult_i/mulh_CS_reg_0_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00 #     0.00 r
  ex_stage_i/mult_i/mulh_CS_reg_0_/Q (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.06       0.06 r
  ex_stage_i/mult_i/U146/X (SAEDRVT14_INV_1P5)            0.02       0.08 f
  ex_stage_i/mult_i/U205/X (SAEDRVT14_AN3_2)              0.03       0.11 f
  ex_stage_i/mult_i/U54/X (SAEDRVT14_INV_1P5)             0.03       0.13 r
  ex_stage_i/mult_i/U43/X (SAEDRVT14_ND2_CDC_2)           0.04       0.17 f
  ex_stage_i/mult_i/U40/X (SAEDRVT14_INV_1P5)             0.02       0.19 r
  ex_stage_i/mult_i/U48/X (SAEDRVT14_ND2_CDC_2)           0.04       0.23 f
  ex_stage_i/mult_i/U356/X (SAEDRVT14_NR3_2)              0.05       0.28 r
  ex_stage_i/mult_i/U106/X (SAEDRVT14_OR3_2)              0.03       0.32 r
  ex_stage_i/mult_i/U41/X (SAEDRVT14_INV_1P5)             0.03       0.35 f
  ex_stage_i/mult_i/U143/X (SAEDRVT14_AOI21_1P5)          0.06       0.41 r
  ex_stage_i/mult_i/U50/X (SAEDRVT14_ND2_CDC_2)           0.08       0.49 f
  ex_stage_i/mult_i/U16/X (SAEDRVT14_INV_1P5)             0.09       0.58 r
  ex_stage_i/mult_i/U51/X (SAEDRVT14_OAI22_1P5)           0.05       0.63 f
  ex_stage_i/mult_i/U203/X (SAEDRVT14_AN3_2)              0.04       0.68 f
  ex_stage_i/mult_i/mult_113/B[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       0.68 f
  ex_stage_i/mult_i/mult_113/U85/X (SAEDRVT14_INV_1P5)
                                                          0.06       0.73 r
  ex_stage_i/mult_i/mult_113/U417/X (SAEDRVT14_NR2_1P5)
                                                          0.08       0.81 f
  ex_stage_i/mult_i/mult_113/U135/X (SAEDRVT14_EO2_V1_1P5)
                                                          0.04       0.85 r
  ex_stage_i/mult_i/mult_113/S2_2_14/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       0.95 f
  ex_stage_i/mult_i/mult_113/S2_3_13/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.06 r
  ex_stage_i/mult_i/mult_113/S2_4_12/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.16 f
  ex_stage_i/mult_i/mult_113/S2_5_11/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.26 r
  ex_stage_i/mult_i/mult_113/S2_6_10/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.37 f
  ex_stage_i/mult_i/mult_113/S2_7_9/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.47 r
  ex_stage_i/mult_i/mult_113/S2_8_8/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.58 f
  ex_stage_i/mult_i/mult_113/S2_9_7/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.68 r
  ex_stage_i/mult_i/mult_113/S2_10_6/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.78 f
  ex_stage_i/mult_i/mult_113/S2_11_5/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       1.88 r
  ex_stage_i/mult_i/mult_113/S2_12_4/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       1.99 f
  ex_stage_i/mult_i/mult_113/S2_13_3/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.09 r
  ex_stage_i/mult_i/mult_113/S2_14_2/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.20 f
  ex_stage_i/mult_i/mult_113/S2_15_1/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.30 r
  ex_stage_i/mult_i/mult_113/S4_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       2.40 f
  ex_stage_i/mult_i/mult_113/S14_16_0/S (SAEDRVT14_ADDF_V1_2)
                                                          0.10       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/A[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/FS_1/SUM[14] (riscv_mult_SHARED_DSP_MULT0_DW01_add_17)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/mult_113/PRODUCT[16] (riscv_mult_SHARED_DSP_MULT0_DW02_mult_7)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/B[16] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       2.51 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_16/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.07       2.57 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_17/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.63 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_18/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.68 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_19/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.73 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_20/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.78 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_21/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.83 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_22/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.88 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_23/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.93 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_24/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       2.99 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_25/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.04 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_26/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.09 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_27/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.14 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_28/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.19 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_29/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.24 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_30/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.29 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_31/CO (SAEDRVT14_ADDF_V1_2)
                                                          0.05       3.35 r
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/U1_32/S (SAEDRVT14_ADDF_V1_2)
                                                          0.11       3.45 f
  ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2/SUM[32] (riscv_mult_SHARED_DSP_MULT0_DW01_add_15)
                                                          0.00       3.45 f
  ex_stage_i/mult_i/U355/X (SAEDRVT14_AOI31_2)            0.04       3.49 r
  ex_stage_i/mult_i/U118/X (SAEDRVT14_INV_1P5)            0.02       3.51 f
  ex_stage_i/mult_i/sra_117/A[32] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.51 f
  ex_stage_i/mult_i/sra_117/U163/X (SAEDRVT14_AO221_2)
                                                          0.06       3.57 f
  ex_stage_i/mult_i/sra_117/U4/X (SAEDRVT14_AO22_2)       0.05       3.63 f
  ex_stage_i/mult_i/sra_117/U146/X (SAEDRVT14_AO221_2)
                                                          0.04       3.67 f
  ex_stage_i/mult_i/sra_117/U132/X (SAEDRVT14_AO221_2)
                                                          0.05       3.73 f
  ex_stage_i/mult_i/sra_117/B[1] (riscv_mult_SHARED_DSP_MULT0_DW_rash_0)
                                                          0.00       3.73 f
  ex_stage_i/mult_i/U92/X (SAEDRVT14_AO221_2)             0.05       3.78 f
  ex_stage_i/mult_i/result_o[1] (riscv_mult_SHARED_DSP_MULT0)
                                                          0.00       3.78 f
  ex_stage_i/U30/X (SAEDRVT14_AO221_2)                    0.06       3.84 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       3.84 f
  id_stage_i/U591/X (SAEDRVT14_AO221_2)                   0.06       3.90 f
  id_stage_i/U80/X (SAEDRVT14_AO22_2)                     0.05       3.95 f
  id_stage_i/U1338/X (SAEDRVT14_AO221_2)                  0.06       4.01 f
  id_stage_i/U599/X (SAEDRVT14_AN2_MM_2)                  0.04       4.05 f
  id_stage_i/U598/X (SAEDRVT14_AO221_2)                   0.05       4.10 f
  id_stage_i/U215/X (SAEDRVT14_AO22_2)                    0.04       4.14 f
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.14 f
  data arrival time                                                  4.14

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2_2)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


1
