$date
	Mon Jun 21 22:36:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench $end
$var wire 1 ! out_data $end
$var reg 1 " clk $end
$var reg 1 # in_data $end
$var reg 1 $ reset $end
$var integer 32 % error [31:0] $end
$var integer 32 & i [31:0] $end
$scope module first_case $end
$var wire 1 " clk $end
$var wire 1 # din $end
$var wire 1 $ reset $end
$var reg 3 ' NS [2:0] $end
$var reg 3 ( PS [2:0] $end
$var reg 1 ! z $end
$upscope $end
$scope task case1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
bx &
b0 %
1$
0#
1"
0!
$end
#1250
0"
#2500
b1 (
b0 '
1#
b0 &
1"
0$
#3750
0"
#5000
b0 (
b1 &
1"
#6250
0"
#7500
b1 '
0#
b10 &
1"
#8750
0"
#10000
b10 '
b1 (
b11 &
1"
#11250
0"
#12500
b10 (
b100 '
1#
b100 &
1"
#13750
0"
#15000
1!
b100 (
b1 '
0#
b101 &
1"
#16250
0"
#17500
0!
b10 '
b1 (
b110 &
1"
#18750
0"
#20000
b10 (
b100 '
1#
b111 &
1"
#21250
0"
#22500
b0 '
b100 (
b1000 &
1"
#23750
0"
#25000
0!
b0 (
b1 '
0#
b1001 &
1"
#26250
0"
#27500
b10 '
b1 (
b1010 &
1"
#28750
0"
#30000
b11 '
b10 (
b1011 &
1"
#31250
0"
#32500
1!
b11 (
b100 '
1#
b1100 &
1"
#33750
0"
#35000
1!
b100 (
b1 '
0#
b1101 &
1"
#36250
0"
#37500
0!
b10 '
b1 (
b1110 &
1"
#38750
0"
#40000
b11 '
b10 (
b1111 &
1"
#41250
0"
#42500
b11 (
b10000 &
1"
#43750
0"
#45000
1!
b100 '
1#
b10001 &
1"
#46250
0"
#47500
1!
b100 (
b1 '
0#
b10010 &
1"
#48750
0"
#50000
0!
b0 (
1$
b10011 &
1"
#50001
0$
#51250
0"
#52500
b10 '
b1 (
1"
#53750
0"
#55000
b11 '
b10 (
1"
#56250
0"
#57500
b11 (
1"
#58750
0"
#60000
1"
#61250
0"
#62500
1"
#63750
0"
#65000
1"
#66250
0"
#67500
1"
