// Seed: 543859021
module module_0;
  assign id_1 = !id_1;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output logic id_2,
    output tri0  id_3
);
  module_0();
  assign id_0 = 1;
  assign id_0 = id_1;
  initial begin
    id_2 <= #id_1 1;
    id_2 = id_1;
  end
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri id_3
);
  always force id_5 = !id_2;
  module_0();
  uwire id_6 = 1;
  assign id_5[1] = id_0;
endmodule
