/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/mdm_v3_2_14
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap mdm_v3_2_14 /home/feilong/Storages/fpga/000_vivado_sim_linux32/mdm_v3_2_14
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work mdm_v3_2_14 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/mdm_v3_2_14/.cxl.vhdl.mdm_v3_2_14.mdm_v3_2_14.lin64.cmf
