Analysis & Synthesis report for sample_ledslider_top
Thu Nov 07 10:24:51 2013
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component
 17. Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated
 18. Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p
 19. Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p
 20. Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp
 21. Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9
 22. Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp
 23. Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp
 24. Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp
 25. Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13
 26. Source assignments for pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 27. Source assignments for pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 28. Source assignments for pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
 29. Source assignments for pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Parameter Settings for User Entity Instance: pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans
 32. Parameter Settings for User Entity Instance: pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m
 33. Parameter Settings for User Entity Instance: pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk
 34. Parameter Settings for User Entity Instance: pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by
 35. Parameter Settings for User Entity Instance: pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component
 36. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator
 37. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 38. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator
 39. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent
 40. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
 41. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 42. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
 43. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent
 44. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 45. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 46. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|pwm_control_core_mm_interconnect_0_addr_router_default_decode:the_default_decode
 47. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_id_router:id_router|pwm_control_core_mm_interconnect_0_id_router_default_decode:the_default_decode
 48. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_id_router:id_router_001|pwm_control_core_mm_interconnect_0_id_router_default_decode:the_default_decode
 49. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter
 50. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
 51. Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 52. Parameter Settings for User Entity Instance: pwm_control_core:u0|altera_reset_controller:rst_controller
 53. Parameter Settings for User Entity Instance: pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 54. Parameter Settings for User Entity Instance: pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 55. dcfifo Parameter Settings by Entity Instance
 56. Port Connectivity Checks: "pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 57. Port Connectivity Checks: "pwm_control_core:u0|altera_reset_controller:rst_controller"
 58. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 59. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_id_router:id_router|pwm_control_core_mm_interconnect_0_id_router_default_decode:the_default_decode"
 60. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|pwm_control_core_mm_interconnect_0_addr_router_default_decode:the_default_decode"
 61. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 62. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent"
 63. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
 64. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
 65. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent"
 66. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator"
 67. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
 68. Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator"
 69. Port Connectivity Checks: "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif"
 70. Port Connectivity Checks: "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by"
 71. Port Connectivity Checks: "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk"
 72. Elapsed Time Per Partition
 73. Analysis & Synthesis Messages
 74. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 07 10:24:51 2013      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; sample_ledslider_top                       ;
; Top-level Entity Name              ; sample_ledslider_top                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 589                                        ;
;     Total combinational functions  ; 475                                        ;
;     Dedicated logic registers      ; 308                                        ;
; Total registers                    ; 308                                        ;
; Total pins                         ; 8                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; EP4CE6E22C8          ;                      ;
; Top-level entity name                                                      ; sample_ledslider_top ; sample_ledslider_top ;
; Family name                                                                ; Cyclone IV E         ; Cyclone IV GX        ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                  ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization                                               ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
; Synthesis Seed                                                             ; 1                    ; 1                    ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; File Name with User-Entered Path                                                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                        ; Library          ;
+--------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; pwm_control_core/synthesis/pwm_control_core.vhd                                            ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/pwm_control_core.vhd                                            ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_reset_controller.v                            ; yes             ; User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_reset_controller.v                            ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_reset_synchronizer.v                          ; yes             ; User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_reset_synchronizer.v                          ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0.v                 ; yes             ; User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0.v                 ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_merlin_arbitrator.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_merlin_arbitrator.sv                          ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_rsp_xbar_mux.sv   ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_rsp_xbar_mux.sv   ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_rsp_xbar_demux.sv ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_rsp_xbar_demux.sv ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_cmd_xbar_mux.sv   ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_cmd_xbar_mux.sv   ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_cmd_xbar_demux.sv ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_cmd_xbar_demux.sv ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_avalon_sc_fifo.v                              ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_avalon_sc_fifo.v                              ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_id_router.sv      ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_id_router.sv      ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_addr_router.sv    ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_addr_router.sv    ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_merlin_slave_agent.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_merlin_slave_agent.sv                         ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_merlin_master_agent.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_merlin_master_agent.sv                        ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_merlin_slave_translator.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_merlin_slave_translator.sv                    ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_merlin_master_translator.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_merlin_master_translator.sv                   ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/pwm_control_core_pwmdata.v                           ; yes             ; User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/pwm_control_core_pwmdata.v                           ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/pwm_control_core_sysid.v                             ; yes             ; User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/pwm_control_core_sysid.v                             ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_avalon_packets_to_master.v                    ; yes             ; User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_avalon_packets_to_master.v                    ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                  ; yes             ; User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                  ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                  ; yes             ; User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                  ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/physicaloid_avalonmm_bridge.v                        ; yes             ; User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/physicaloid_avalonmm_bridge.v                        ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/physicaloid_bytes_to_scif.v                          ; yes             ; User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/physicaloid_bytes_to_scif.v                          ; pwm_control_core ;
; pwm_control_core/synthesis/submodules/physicaloid_scif_infifo.v                            ; yes             ; User Wizard-Generated File   ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/physicaloid_scif_infifo.v                            ; pwm_control_core ;
; sample_ledslider_top.vhd                                                                   ; yes             ; User VHDL File               ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/sample_ledslider_top.vhd                                                                   ;                  ;
; dcfifo.tdf                                                                                 ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                   ;                  ;
; lpm_counter.inc                                                                            ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                              ;                  ;
; lpm_add_sub.inc                                                                            ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                              ;                  ;
; altdpram.inc                                                                               ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                                 ;                  ;
; a_graycounter.inc                                                                          ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                            ;                  ;
; a_fefifo.inc                                                                               ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                 ;                  ;
; a_gray2bin.inc                                                                             ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                               ;                  ;
; dffpipe.inc                                                                                ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                  ;                  ;
; alt_sync_fifo.inc                                                                          ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                            ;                  ;
; lpm_compare.inc                                                                            ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                              ;                  ;
; altsyncram_fifo.inc                                                                        ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                          ;                  ;
; aglobal131.inc                                                                             ; yes             ; Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                               ;                  ;
; db/dcfifo_l5n1.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/dcfifo_l5n1.tdf                                                                         ;                  ;
; db/a_gray2bin_ogb.tdf                                                                      ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/a_gray2bin_ogb.tdf                                                                      ;                  ;
; db/a_graycounter_n57.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/a_graycounter_n57.tdf                                                                   ;                  ;
; db/a_graycounter_jjc.tdf                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/a_graycounter_jjc.tdf                                                                   ;                  ;
; db/altsyncram_pn81.tdf                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/altsyncram_pn81.tdf                                                                     ;                  ;
; db/decode_d87.tdf                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/decode_d87.tdf                                                                          ;                  ;
; db/mux_t28.tdf                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/mux_t28.tdf                                                                             ;                  ;
; db/alt_synch_pipe_ckd.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/alt_synch_pipe_ckd.tdf                                                                  ;                  ;
; db/dffpipe_bd9.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/dffpipe_bd9.tdf                                                                         ;                  ;
; db/dffpipe_ad9.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/dffpipe_ad9.tdf                                                                         ;                  ;
; db/alt_synch_pipe_dkd.tdf                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/alt_synch_pipe_dkd.tdf                                                                  ;                  ;
; db/dffpipe_cd9.tdf                                                                         ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/dffpipe_cd9.tdf                                                                         ;                  ;
; db/cmpr_966.tdf                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/db/cmpr_966.tdf                                                                            ;                  ;
+--------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 589                                                                                                                                           ;
;                                             ;                                                                                                                                               ;
; Total combinational functions               ; 475                                                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                                               ;
;     -- 4 input functions                    ; 241                                                                                                                                           ;
;     -- 3 input functions                    ; 106                                                                                                                                           ;
;     -- <=2 input functions                  ; 128                                                                                                                                           ;
;                                             ;                                                                                                                                               ;
; Logic elements by mode                      ;                                                                                                                                               ;
;     -- normal mode                          ; 413                                                                                                                                           ;
;     -- arithmetic mode                      ; 62                                                                                                                                            ;
;                                             ;                                                                                                                                               ;
; Total registers                             ; 308                                                                                                                                           ;
;     -- Dedicated logic registers            ; 308                                                                                                                                           ;
;     -- I/O registers                        ; 0                                                                                                                                             ;
;                                             ;                                                                                                                                               ;
; I/O pins                                    ; 8                                                                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                             ;
; Maximum fan-out node                        ; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; Maximum fan-out                             ; 233                                                                                                                                           ;
; Total fan-out                               ; 2572                                                                                                                                          ;
; Average fan-out                             ; 3.22                                                                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Compilation Hierarchy Node                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                        ; Library Name     ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |sample_ledslider_top                                                                                             ; 475 (16)          ; 308 (9)      ; 0           ; 0            ; 0       ; 0         ; 8    ; 0            ; |sample_ledslider_top                                                                                                                                                                                                                                                      ; work             ;
;    |pwm_control_core:u0|                                                                                          ; 459 (0)           ; 299 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0                                                                                                                                                                                                                                  ; pwm_control_core ;
;       |altera_reset_controller:rst_controller|                                                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|altera_reset_controller:rst_controller                                                                                                                                                                                           ; pwm_control_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                ; pwm_control_core ;
;       |physicaloid_avalonmm_bridge:physicaloid_bridge|                                                            ; 391 (0)           ; 255 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge                                                                                                                                                                                   ; pwm_control_core ;
;          |altera_avalon_packets_to_master:inst_pk2trans|                                                          ; 267 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans                                                                                                                                     ; pwm_control_core ;
;             |packets_to_master:p2m|                                                                               ; 267 (267)         ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m                                                                                                               ; pwm_control_core ;
;          |altera_avalon_st_bytes_to_packets:inst_by2pk|                                                           ; 12 (12)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk                                                                                                                                      ; pwm_control_core ;
;          |altera_avalon_st_packets_to_bytes:inst_pk2by|                                                           ; 30 (30)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by                                                                                                                                      ; pwm_control_core ;
;          |physicaloid_bytes_to_scif:inst_by2scif|                                                                 ; 82 (31)           ; 140 (54)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif                                                                                                                                            ; pwm_control_core ;
;             |physicaloid_scif_infifo:inst_infifo|                                                                 ; 51 (0)            ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo                                                                                                        ; pwm_control_core ;
;                |dcfifo:dcfifo_component|                                                                          ; 51 (0)            ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component                                                                                ; work             ;
;                   |dcfifo_l5n1:auto_generated|                                                                    ; 51 (5)            ; 86 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated                                                     ; work             ;
;                      |a_gray2bin_ogb:wrptr_g_gray2bin|                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:wrptr_g_gray2bin                     ; work             ;
;                      |a_gray2bin_ogb:ws_dgrp_gray2bin|                                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:ws_dgrp_gray2bin                     ; work             ;
;                      |a_graycounter_jjc:wrptr_g1p|                                                                ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p                         ; work             ;
;                      |a_graycounter_n57:rdptr_g1p|                                                                ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p                         ; work             ;
;                      |alt_synch_pipe_ckd:rs_dgwp|                                                                 ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp                          ; work             ;
;                         |dffpipe_bd9:dffpipe9|                                                                    ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9     ; work             ;
;                      |alt_synch_pipe_dkd:ws_dgrp|                                                                 ; 0 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp                          ; work             ;
;                         |dffpipe_cd9:dffpipe13|                                                                   ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13    ; work             ;
;                      |altsyncram_pn81:fifo_ram|                                                                   ; 31 (11)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram                            ; work             ;
;                         |decode_d87:address_decoder|                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder ; work             ;
;                         |mux_t28:output_mux|                                                                      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux         ; work             ;
;                      |cmpr_966:rdempty_eq_comp|                                                                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:rdempty_eq_comp                            ; work             ;
;                      |cmpr_966:wrfull_eq_comp|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:wrfull_eq_comp                             ; work             ;
;                      |dffpipe_ad9:ws_brp|                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp                                  ; work             ;
;                      |dffpipe_ad9:ws_bwp|                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp                                  ; work             ;
;       |pwm_control_core_mm_interconnect_0:mm_interconnect_0|                                                      ; 56 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                             ; pwm_control_core ;
;          |altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                         ; pwm_control_core ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                ; pwm_control_core ;
;          |altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent| ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent                                                                      ; pwm_control_core ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                     ; pwm_control_core ;
;          |altera_merlin_slave_translator:pwmdata_s1_translator|                                                   ; 6 (6)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator                                                                                                                        ; pwm_control_core ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                          ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                               ; pwm_control_core ;
;          |altera_merlin_traffic_limiter:limiter|                                                                  ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                       ; pwm_control_core ;
;          |pwm_control_core_mm_interconnect_0_addr_router:addr_router|                                             ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router                                                                                                                  ; pwm_control_core ;
;          |pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                       ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                            ; pwm_control_core ;
;          |pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                ; pwm_control_core ;
;       |pwm_control_core_pwmdata:pwmdata|                                                                          ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata                                                                                                                                                                                                 ; pwm_control_core ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                       ; IP Include File                                                                                                          ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                               ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0                                                                                                                                                             ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0                                                                                                        ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router                                             ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                       ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                           ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                       ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_id_router:id_router                                                 ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_id_router:id_router_001                                             ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                  ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator                            ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator                                                   ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent                         ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                       ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                   ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                           ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                          ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo           ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; FIFO                               ; N/A     ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo                                   ; C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/pwm_control_core/synthesis/submodules/physicaloid_scif_infifo.v ;
; Altera ; altera_avalon_pio                  ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata                                                                                                                            ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|altera_reset_controller:rst_controller                                                                                                                      ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
; Altera ; altera_avalon_sysid_qsys           ; 13.1    ; N/A          ; N/A          ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_sysid:sysid                                                                                                                                ; pwm_control_core/synthesis/../../pwm_control_core.qsys                                                                   ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state                                                                                                                                                               ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[8..31]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_chipselect_pre                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[5..7,9,11,18,23,24,26,27,31]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[8]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[1,3,10,15,16,18,19,23]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk|received_varchannel                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp|dffe12a[2]                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp|dffe12a[2]                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[1]                                                                                                                 ; Merged with pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[2]                                                                                                               ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[2]                                                                                                                 ; Merged with pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[3]                                                                                                               ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[3]                                                                                                                 ; Merged with pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[4]                                                                                                               ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[4]                                                                                                                 ; Merged with pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                               ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                                                 ; Merged with pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[6]                                                                                                               ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[6]                                                                                                                 ; Merged with pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[7]                                                                                                               ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[7]                                                                                                                 ; Merged with pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                               ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                           ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                        ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                           ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                         ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                           ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                         ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                  ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                               ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                  ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                  ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3,4,10,13..15,19,21,22,25,28]                                                              ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[12,16]                                                                                     ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|waitrequest_reset_override                                                                                          ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                 ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                    ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                  ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                  ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                               ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                  ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                  ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]   ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2] ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                           ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                        ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                           ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                         ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                           ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                         ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]            ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]          ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]            ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]          ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[2,5..7,13,14,17,20,22]                                                                    ; Merged with pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[11]                                                                                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[4,8]                                                                                      ; Merged with pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[21]                                                                                     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[9,12]                                                                                     ; Merged with pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[0]                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,2,8,17,20]                                                                               ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|channel_needs_esc                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|channel_escaped                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~20                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~21                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~22                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~23                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                         ; Merged with pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[29..31]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 133                                                                                                                                                                                                           ;                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]           ; Stuck at GND              ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                        ;
;                                                                                                                                                                                   ; due to stuck port data_in ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]          ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]  ; Stuck at GND              ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                               ;
;                                                                                                                                                                                   ; due to stuck port data_in ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[31]                                ; Lost Fanouts              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[30],                                                                                             ;
;                                                                                                                                                                                   ;                           ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[29]                                                                                              ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]           ; Lost Fanouts              ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                         ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][87]  ; Lost Fanouts              ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][87]                                                                ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[31]                                 ; Stuck at GND              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[23]                                                                                     ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[27]                                 ; Stuck at GND              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[19]                                                                                     ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[26]                                 ; Stuck at GND              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[18]                                                                                     ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[24]                                 ; Stuck at GND              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[16]                                                                                     ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[23]                                 ; Stuck at GND              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[15]                                                                                     ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[18]                                 ; Stuck at GND              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[10]                                                                                     ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[11]                                 ; Stuck at GND              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[3]                                                                                      ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|av_readdata_pre[9]                                  ; Stuck at GND              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|read_data_buffer[1]                                                                                      ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[8]                                                 ; Stuck at GND              ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|channel_escaped                                                                                                                 ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102] ; Stuck at GND              ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                               ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][102]          ; Stuck at GND              ; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][102]                                                                        ;
;                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 308   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 241   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 157   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[0]                                                                                                             ; 1       ;
; pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata|data_out[7]                                                                                                                                                                        ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                                                                                             ; 1       ;
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                           ; 233     ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[2]                                                                                                             ; 1       ;
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                            ; 1       ;
; pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                        ; 7       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                                       ; 3       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[3]                                                                                                             ; 1       ;
; pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                            ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p|counter5a0 ; 7       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[4]                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p|counter7a0 ; 5       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[5]                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[9]                                                                                                              ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[2]                                                                                                              ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[4]                                                                                                              ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[7]                                                                                                              ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[6]                                                                                                              ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[5]                                                                                                              ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[8]                                                                                                              ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[3]                                                                                                              ; 2       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxdin_reg[1]                                                                                                              ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[6]                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[7]                                                                                                             ; 1       ;
; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[8]                                                                                                             ; 2       ;
; Total number of inverted registers = 26                                                                                                                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator|wait_latency_counter[0]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxcounter_reg[3]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|sciftxcounter_reg[2]                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[12]             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[7]              ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[0]                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[26]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[22]             ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[12]             ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[5]              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|scifrxdout_reg[1]                                    ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |sample_ledslider_top|pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                              ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                           ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                          ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                                ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                                ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                                ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                      ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                      ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                            ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                                                                                                            ;
; LPM_NUMWORDS            ; 4            ; Signed Integer                                                                                                                                                            ;
; LPM_WIDTHU              ; 2            ; Signed Integer                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                                                   ;
; USE_EAB                 ; OFF          ; Untyped                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                                                                                   ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                                                                            ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER          ; dcfifo_l5n1  ; Untyped                                                                                                                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                        ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                                                                           ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                                                                           ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                                                                           ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                                                                           ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                                           ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                                           ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                           ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                                           ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                                           ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                                           ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                                           ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                           ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                                           ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                            ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                            ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                            ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                            ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                       ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                                                   ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                                                   ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                                                   ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                                                   ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                   ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                              ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|pwm_control_core_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_id_router:id_router|pwm_control_core_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_id_router:id_router_001|pwm_control_core_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                          ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                     ;
; Entity Instance            ; pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                                                                            ;
;     -- LPM_WIDTH           ; 8                                                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 4                                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                    ;
;     -- USE_EAB             ; OFF                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|altera_reset_controller:rst_controller"                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_id_router:id_router|pwm_control_core_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|pwm_control_core_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pwmdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pwmdata_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                    ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                               ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                           ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                                      ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif"                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; test_infifo_usedw_sig ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by"                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_channel ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in_channel[7..1]" will be connected to GND. ;
; in_channel ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                   ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; out_channel ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Nov 07 10:24:46 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sample_ledslider_top -c sample_ledslider_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file pwm_control_core/synthesis/pwm_control_core.vhd
    Info (12022): Found design unit 1: pwm_control_core-rtl
    Info (12023): Found entity 1: pwm_control_core
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0.v
    Info (12023): Found entity 1: pwm_control_core_mm_interconnect_0
Info (12021): Found 2 design units, including 2 entities, in source file pwm_control_core/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: pwm_control_core_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: pwm_control_core_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: pwm_control_core_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: pwm_control_core_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file pwm_control_core/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: pwm_control_core_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: pwm_control_core_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file pwm_control_core/synthesis/submodules/pwm_control_core_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: pwm_control_core_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: pwm_control_core_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/pwm_control_core_pwmdata.v
    Info (12023): Found entity 1: pwm_control_core_pwmdata
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/pwm_control_core_sysid.v
    Info (12023): Found entity 1: pwm_control_core_sysid
Info (12021): Found 7 design units, including 7 entities, in source file pwm_control_core/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/physicaloid_avalonmm_bridge.v
    Info (12023): Found entity 1: physicaloid_avalonmm_bridge
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/physicaloid_bytes_to_scif.v
    Info (12023): Found entity 1: physicaloid_bytes_to_scif
Info (12021): Found 1 design units, including 1 entities, in source file pwm_control_core/synthesis/submodules/physicaloid_scif_infifo.v
    Info (12023): Found entity 1: physicaloid_scif_infifo
Info (12021): Found 2 design units, including 1 entities, in source file sample_ledslider_top.vhd
    Info (12022): Found design unit 1: sample_ledslider_top-RTL
    Info (12023): Found entity 1: sample_ledslider_top
Info (12127): Elaborating entity "sample_ledslider_top" for the top level hierarchy
Info (12128): Elaborating entity "pwm_control_core" for hierarchy "pwm_control_core:u0"
Info (12128): Elaborating entity "physicaloid_avalonmm_bridge" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_bytes_to_packets:inst_by2pk"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|altera_avalon_st_packets_to_bytes:inst_pk2by"
Info (12128): Elaborating entity "physicaloid_bytes_to_scif" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif"
Info (12128): Elaborating entity "physicaloid_scif_infifo" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "4"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "2"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "OFF"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_l5n1.tdf
    Info (12023): Found entity 1: dcfifo_l5n1
Info (12128): Elaborating entity "dcfifo_l5n1" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ogb.tdf
    Info (12023): Found entity 1: a_gray2bin_ogb
Info (12128): Elaborating entity "a_gray2bin_ogb" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_gray2bin_ogb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_n57.tdf
    Info (12023): Found entity 1: a_graycounter_n57
Info (12128): Elaborating entity "a_graycounter_n57" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_n57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jjc.tdf
    Info (12023): Found entity 1: a_graycounter_jjc
Info (12128): Elaborating entity "a_graycounter_jjc" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|a_graycounter_jjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pn81.tdf
    Info (12023): Found entity 1: altsyncram_pn81
Info (12128): Elaborating entity "altsyncram_pn81" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d87.tdf
    Info (12023): Found entity 1: decode_d87
Info (12128): Elaborating entity "decode_d87" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|decode_d87:address_decoder"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_t28.tdf
    Info (12023): Found entity 1: mux_t28
Info (12128): Elaborating entity "mux_t28" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|altsyncram_pn81:fifo_ram|mux_t28:output_mux"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ckd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ckd
Info (12128): Elaborating entity "alt_synch_pipe_ckd" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_bd9.tdf
    Info (12023): Found entity 1: dffpipe_bd9
Info (12128): Elaborating entity "dffpipe_bd9" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_ckd:rs_dgwp|dffpipe_bd9:dffpipe9"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ad9.tdf
    Info (12023): Found entity 1: dffpipe_ad9
Info (12128): Elaborating entity "dffpipe_ad9" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|dffpipe_ad9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dkd
Info (12128): Elaborating entity "alt_synch_pipe_dkd" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|alt_synch_pipe_dkd:ws_dgrp|dffpipe_cd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info (12023): Found entity 1: cmpr_966
Info (12128): Elaborating entity "cmpr_966" for hierarchy "pwm_control_core:u0|physicaloid_avalonmm_bridge:physicaloid_bridge|physicaloid_bytes_to_scif:inst_by2scif|physicaloid_scif_infifo:inst_infifo|dcfifo:dcfifo_component|dcfifo_l5n1:auto_generated|cmpr_966:rdempty_eq_comp"
Info (12128): Elaborating entity "pwm_control_core_sysid" for hierarchy "pwm_control_core:u0|pwm_control_core_sysid:sysid"
Info (12128): Elaborating entity "pwm_control_core_pwmdata" for hierarchy "pwm_control_core:u0|pwm_control_core_pwmdata:pwmdata"
Info (12128): Elaborating entity "pwm_control_core_mm_interconnect_0" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:physicaloid_bridge_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pwmdata_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:physicaloid_bridge_avalon_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "pwm_control_core_mm_interconnect_0_addr_router" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "pwm_control_core_mm_interconnect_0_addr_router_default_decode" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_addr_router:addr_router|pwm_control_core_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "pwm_control_core_mm_interconnect_0_id_router" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "pwm_control_core_mm_interconnect_0_id_router_default_decode" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_id_router:id_router|pwm_control_core_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "pwm_control_core_mm_interconnect_0_cmd_xbar_demux" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "pwm_control_core_mm_interconnect_0_cmd_xbar_mux" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "pwm_control_core_mm_interconnect_0_rsp_xbar_demux" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "pwm_control_core_mm_interconnect_0_rsp_xbar_mux" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pwm_control_core:u0|pwm_control_core_mm_interconnect_0:mm_interconnect_0|pwm_control_core_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pwm_control_core:u0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pwm_control_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/output_files/sample_ledslider_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 610 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 602 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 567 megabytes
    Info: Processing ended: Thu Nov 07 10:24:51 2013
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/PROJECT/Physicaloid/c85_peridot/fpga/sample_ledslider/output_files/sample_ledslider_top.map.smsg.


