<?xml version='1.0' encoding='UTF-8'?>
<Library LVVersion="13008000">
	<Property Name="NI.Lib.Icon" Type="Bin">%Q#!!!!!!!)!"1!&amp;!!!-!%!!!@````]!!!!"!!%!!!(]!!!*Q(C=\&gt;8"=&gt;MQ%!8143;(8.6"2CVM#WJ",7Q,SN&amp;(N&lt;!NK!7VM#WI"&lt;8A0$%94UZ2$P%E"Y.?G@I%A7=11U&gt;M\7P%FXB^VL\`NHV=@X&lt;^39O0^N(_&lt;8NZOEH@@=^_CM?,3)VK63LD-&gt;8LS%=_]J'0@/1N&lt;XH,7^\SFJ?]Z#5P?=F,HP+5JTTF+5`Z&gt;MB$(P+1)YX*RU2DU$(![)Q3YW.YBG&gt;YBM@8'*\B':\B'2Z&gt;9HC':XC':XD=&amp;M-T0--T0-.DK%USWS(H'2\$2`-U4`-U4`/9-JKH!&gt;JE&lt;?!W#%;UC_WE?:KH?:R']T20]T20]\A=T&gt;-]T&gt;-]T?/7&lt;66[UTQ//9^BIHC+JXC+JXA-(=640-640-6DOCC?YCG)-G%:(#(+4;6$_6)]R?.8&amp;%`R&amp;%`R&amp;)^,WR/K&lt;75?GM=BZUG?Z%G?Z%E?1U4S*%`S*%`S'$;3*XG3*XG3RV320-G40!G3*D6^J-(3D;F4#J,(T\:&lt;=HN+P5FS/S,7ZIWV+7.NNFC&lt;+.&lt;GC0819TX-7!]JVO,(7N29CR6L%7,^=&lt;(1M4#R*IFV][.DX(X?V&amp;6&gt;V&amp;G&gt;V&amp;%&gt;V&amp;\N(L@_Z9\X_TVONVN=L^?Y8#ZR0J`D&gt;$L&amp;]8C-Q_%1_`U_&gt;LP&gt;WWPAG_0NB@$TP@4C`%`KH@[8`A@PRPA=PYZLD8Y!#/7SO!!!!!!</Property>
	<Property Name="NI.Lib.Locked" Type="Str">locked</Property>
	<Property Name="NI.Lib.SourceVersion" Type="Int">318799872</Property>
	<Property Name="NI.Lib.Version" Type="Str">1.0.0.0</Property>
	<Item Name="Private" Type="Folder">
		<Property Name="NI.LibItem.Scope" Type="Int">2</Property>
		<Property Name="NI.SortType" Type="Int">0</Property>
		<Item Name="Count Down U8.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Count Down U8.vi"/>
		<Item Name="Count Down U16.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Count Down U16.vi"/>
		<Item Name="Count Down U32.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Count Down U32.vi"/>
		<Item Name="Count Down U64.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Count Down U64.vi"/>
		<Item Name="Count Up U8.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Count Up U8.vi"/>
		<Item Name="Count Up U16.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Count Up U16.vi"/>
		<Item Name="Count Up U32.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Count Up U32.vi"/>
		<Item Name="Count Up U64.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Count Up U64.vi"/>
		<Item Name="D Latch U8.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/D Latch U8.vi"/>
		<Item Name="D Latch U16.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/D Latch U16.vi"/>
		<Item Name="D Latch U32.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/D Latch U32.vi"/>
		<Item Name="D Latch U64.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/D Latch U64.vi"/>
		<Item Name="Read Boolean FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read Boolean FIFO.vi"/>
		<Item Name="Read U8 FIFO - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U8 FIFO - 2 spc.vi"/>
		<Item Name="Read U8 FIFO - 4 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U8 FIFO - 4 spc.vi"/>
		<Item Name="Read U8 FIFO - 8 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U8 FIFO - 8 spc.vi"/>
		<Item Name="Read U8 FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U8 FIFO.vi"/>
		<Item Name="Read U16 FIFO - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U16 FIFO - 2 spc.vi"/>
		<Item Name="Read U16 FIFO - 4 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U16 FIFO - 4 spc.vi"/>
		<Item Name="Read U16 FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U16 FIFO.vi"/>
		<Item Name="Read U32 FIFO - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U32 FIFO - 2 spc.vi"/>
		<Item Name="Read U32 FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U32 FIFO.vi"/>
		<Item Name="Read U64 FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U64 FIFO.vi"/>
		<Item Name="Read U128 FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Read U128 FIFO.vi"/>
		<Item Name="Write Boolean FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write Boolean FIFO.vi"/>
		<Item Name="Write U8 FIFO - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U8 FIFO - 2 spc.vi"/>
		<Item Name="Write U8 FIFO - 4 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U8 FIFO - 4 spc.vi"/>
		<Item Name="Write U8 FIFO - 8 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U8 FIFO - 8 spc.vi"/>
		<Item Name="Write U8 FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U8 FIFO.vi"/>
		<Item Name="Write U16 FIFO - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U16 FIFO - 2 spc.vi"/>
		<Item Name="Write U16 FIFO - 4 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U16 FIFO - 4 spc.vi"/>
		<Item Name="Write U16 FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U16 FIFO.vi"/>
		<Item Name="Write U32 FIFO - 2 spc.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U32 FIFO - 2 spc.vi"/>
		<Item Name="Write U32 FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U32 FIFO.vi"/>
		<Item Name="Write U64 FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U64 FIFO.vi"/>
		<Item Name="Write U128 FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Private/Write U128 FIFO.vi"/>
	</Item>
	<Item Name="Public" Type="Folder">
		<Property Name="NI.LibItem.Scope" Type="Int">1</Property>
		<Property Name="NI.SortType" Type="Int">0</Property>
		<Item Name="Clear Handshake.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Clear Handshake.vi"/>
		<Item Name="Count Down.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Count Down.vi"/>
		<Item Name="Count Up.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Count Up.vi"/>
		<Item Name="D Latch.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/D Latch.vi"/>
		<Item Name="Detect Falling Edge.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Detect Falling Edge.vi"/>
		<Item Name="Detect Rising Edge.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Detect Rising Edge.vi"/>
		<Item Name="Read FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Read FIFO.vi"/>
		<Item Name="Read Handshake.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Read Handshake.vi"/>
		<Item Name="Synchronous Latch.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Synchronous Latch.vi"/>
		<Item Name="Toggle Output.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Toggle Output.vi"/>
		<Item Name="U128.ctl" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/U128.ctl"/>
		<Item Name="Wait when Executing on Development Computer.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Wait when Executing on Development Computer.vi"/>
		<Item Name="Write FIFO.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Write FIFO.vi"/>
		<Item Name="Write Handshake.vi" Type="VI" URL="/&lt;instrlib&gt;/_niInstr/Basic Elements/v1/FPGA/Public/Write Handshake.vi"/>
	</Item>
</Library>
