
U-Boot SPL 2013.01.01 (Oct 22 2025 - 14:16:52)
BOARD : Altera SOCFPGA Cyclone V Board
CLOCK: EOSC1 clock 25000 KHz
CLOCK: EOSC2 clock 25000 KHz
CLOCK: F2S_SDR_REF clock 0 KHz
CLOCK: F2S_PER_REF clock 0 KHz
CLOCK: MPU clock 925 MHz
CLOCK: DDR clock 400 MHz
CLOCK: UART clock 100000 KHz
CLOCK: MMC clock 50000 KHz
CLOCK: QSPI clock 3613 KHz
RESET: COLD
SDRAM: Initializing MMR registers
SDRAM: Calibrating PHY
SEQ.C: Preparing to start memory calibration
SEQ.C: CALIBRATION PASSED
SDRAM: 1024 MiB
ALTERA DWMMC: 0
Addr @ 0xffd05014 value is 0x0fb6c035.
Addr @ 0xffd05014 value is 0x01b6c035.
Addr @ 0xff709004 value is 0x00000000.
Addr @ 0xff709004 value is 0x01000000.
LED blinked 5 times!
LED blinked 5 times!
LED blinked 5 times!
LED blinked 5 times!
LED blinked 5 times!
Test the button!
SUCCESS: gmac eth1 version is 4151
SUCCESS: gmac eth0 version is 0
SUCCESS: gmac eth1 link state is 0x d
SUCCESS: system manager emac group's ctrl register is 0x a
SUCCESS: system manager emac group's L3MST register is 0x 0
Hufei: get ready to send packet
