/*
 * Computer Architecture - Professor Onur Mutlu
 *
 * MIPS pipeline timing simulator
 *
 * Config Constants
 */

#ifndef _CONFIG_H_
#define _CONFIG_H_

/* System defines */
#define NUM_CORES 4

/* Cache / Memory specs (for Phase 2) */
// #define L1_SIZE ...
// #define DRAM_LATENCY ...

#endif
