#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f98c292b00 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0x55f98c310c80_0 .var "cin", 0 0;
v0x55f98c310d40_0 .var "clk", 0 0;
v0x55f98c310e00_0 .net "cout", 0 0, v0x55f98c2e8c90_0;  1 drivers
v0x55f98c310ea0_0 .var "idx", 5 0;
v0x55f98c310f60_0 .var "in_a", 15 0;
v0x55f98c311070_0 .var "in_b", 15 0;
v0x55f98c311110_0 .var "rst", 0 0;
v0x55f98c3111b0_0 .net "sum", 15 0, L_0x55f98c318dd0;  1 drivers
E_0x55f98c1e4d30 .event posedge, v0x55f98c311110_0, v0x55f98c310d40_0;
S_0x55f98c29c570 .scope module, "Import_RCA" "RCA_16bit" 2 15, 3 3 0, S_0x55f98c292b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 16 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c310640_0 .net "a", 15 0, v0x55f98c310f60_0;  1 drivers
v0x55f98c310740_0 .net "b", 15 0, v0x55f98c311070_0;  1 drivers
v0x55f98c310820_0 .net "c", 14 0, L_0x55f98c3181f0;  1 drivers
v0x55f98c3108e0_0 .net "cin", 0 0, v0x55f98c310c80_0;  1 drivers
v0x55f98c310a10_0 .net "cout", 0 0, v0x55f98c2e8c90_0;  alias, 1 drivers
v0x55f98c310b00_0 .net "sum", 15 0, L_0x55f98c318dd0;  alias, 1 drivers
L_0x55f98c3115c0 .part v0x55f98c310f60_0, 0, 1;
L_0x55f98c311660 .part v0x55f98c311070_0, 0, 1;
L_0x55f98c311b30 .part v0x55f98c310f60_0, 1, 1;
L_0x55f98c311bd0 .part v0x55f98c311070_0, 1, 1;
L_0x55f98c311ca0 .part L_0x55f98c3181f0, 0, 1;
L_0x55f98c3121a0 .part v0x55f98c310f60_0, 2, 1;
L_0x55f98c312310 .part v0x55f98c311070_0, 2, 1;
L_0x55f98c312440 .part L_0x55f98c3181f0, 1, 1;
L_0x55f98c3128f0 .part v0x55f98c310f60_0, 3, 1;
L_0x55f98c312990 .part v0x55f98c311070_0, 3, 1;
L_0x55f98c312a90 .part L_0x55f98c3181f0, 2, 1;
L_0x55f98c312fa0 .part v0x55f98c310f60_0, 4, 1;
L_0x55f98c3130b0 .part v0x55f98c311070_0, 4, 1;
L_0x55f98c313150 .part L_0x55f98c3181f0, 3, 1;
L_0x55f98c313700 .part v0x55f98c310f60_0, 5, 1;
L_0x55f98c3137a0 .part v0x55f98c311070_0, 5, 1;
L_0x55f98c3138d0 .part L_0x55f98c3181f0, 4, 1;
L_0x55f98c313de0 .part v0x55f98c310f60_0, 6, 1;
L_0x55f98c313f20 .part v0x55f98c311070_0, 6, 1;
L_0x55f98c313fc0 .part L_0x55f98c3181f0, 5, 1;
L_0x55f98c313e80 .part v0x55f98c310f60_0, 7, 1;
L_0x55f98c3143d0 .part v0x55f98c311070_0, 7, 1;
L_0x55f98c314530 .part L_0x55f98c3181f0, 6, 1;
L_0x55f98c314a40 .part v0x55f98c310f60_0, 8, 1;
L_0x55f98c314bb0 .part v0x55f98c311070_0, 8, 1;
L_0x55f98c314c50 .part L_0x55f98c3181f0, 7, 1;
L_0x55f98c3152c0 .part v0x55f98c310f60_0, 9, 1;
L_0x55f98c315360 .part v0x55f98c311070_0, 9, 1;
L_0x55f98c3154f0 .part L_0x55f98c3181f0, 8, 1;
L_0x55f98c315a00 .part v0x55f98c310f60_0, 10, 1;
L_0x55f98c315ba0 .part v0x55f98c311070_0, 10, 1;
L_0x55f98c315c40 .part L_0x55f98c3181f0, 9, 1;
L_0x55f98c316260 .part v0x55f98c310f60_0, 11, 1;
L_0x55f98c316300 .part v0x55f98c311070_0, 11, 1;
L_0x55f98c3164c0 .part L_0x55f98c3181f0, 10, 1;
L_0x55f98c3169d0 .part v0x55f98c310f60_0, 12, 1;
L_0x55f98c3163a0 .part v0x55f98c311070_0, 12, 1;
L_0x55f98c316ba0 .part L_0x55f98c3181f0, 11, 1;
L_0x55f98c317180 .part v0x55f98c310f60_0, 13, 1;
L_0x55f98c317220 .part v0x55f98c311070_0, 13, 1;
L_0x55f98c317410 .part L_0x55f98c3181f0, 12, 1;
L_0x55f98c317920 .part v0x55f98c310f60_0, 14, 1;
L_0x55f98c317d30 .part v0x55f98c311070_0, 14, 1;
L_0x55f98c317fe0 .part L_0x55f98c3181f0, 13, 1;
LS_0x55f98c3181f0_0_0 .concat8 [ 1 1 1 1], v0x55f98c2c9340_0, v0x55f98c2ed520_0, v0x55f98c2f1d70_0, v0x55f98c2f65c0_0;
LS_0x55f98c3181f0_0_4 .concat8 [ 1 1 1 1], v0x55f98c2fae10_0, v0x55f98c2ff660_0, v0x55f98c303eb0_0, v0x55f98c308700_0;
LS_0x55f98c3181f0_0_8 .concat8 [ 1 1 1 1], v0x55f98c30cf50_0, v0x55f98c2cda80_0, v0x55f98c2d22e0_0, v0x55f98c2d6b30_0;
LS_0x55f98c3181f0_0_12 .concat8 [ 1 1 1 0], v0x55f98c2db3a0_0, v0x55f98c2dfbf0_0, v0x55f98c2e4440_0;
L_0x55f98c3181f0 .concat8 [ 4 4 4 3], LS_0x55f98c3181f0_0_0, LS_0x55f98c3181f0_0_4, LS_0x55f98c3181f0_0_8, LS_0x55f98c3181f0_0_12;
L_0x55f98c3186d0 .part v0x55f98c310f60_0, 15, 1;
L_0x55f98c3188f0 .part v0x55f98c311070_0, 15, 1;
L_0x55f98c318990 .part L_0x55f98c3181f0, 14, 1;
LS_0x55f98c318dd0_0_0 .concat8 [ 1 1 1 1], v0x55f98c2cbcf0_0, v0x55f98c2eff50_0, v0x55f98c2f47a0_0, v0x55f98c2f8ff0_0;
LS_0x55f98c318dd0_0_4 .concat8 [ 1 1 1 1], v0x55f98c2fd840_0, v0x55f98c302090_0, v0x55f98c3068e0_0, v0x55f98c30b130_0;
LS_0x55f98c318dd0_0_8 .concat8 [ 1 1 1 1], v0x55f98c30f980_0, v0x55f98c2d04b0_0, v0x55f98c2d4d10_0, v0x55f98c2d9560_0;
LS_0x55f98c318dd0_0_12 .concat8 [ 1 1 1 1], v0x55f98c2dddd0_0, v0x55f98c2e2620_0, v0x55f98c2e6e70_0, v0x55f98c2eb6c0_0;
L_0x55f98c318dd0 .concat8 [ 4 4 4 4], LS_0x55f98c318dd0_0_0, LS_0x55f98c318dd0_0_4, LS_0x55f98c318dd0_0_8, LS_0x55f98c318dd0_0_12;
S_0x55f98c297590 .scope module, "FA1" "fulladder" 3 12, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2cc280_0 .net "a", 0 0, L_0x55f98c3115c0;  1 drivers
v0x55f98c2cc320_0 .net "b", 0 0, L_0x55f98c311660;  1 drivers
v0x55f98c2cc3e0_0 .net "cin", 0 0, v0x55f98c310c80_0;  alias, 1 drivers
v0x55f98c2cc480_0 .net "cout", 0 0, v0x55f98c2c9340_0;  1 drivers
v0x55f98c2cc520_0 .net "sum", 0 0, v0x55f98c2cbcf0_0;  1 drivers
v0x55f98c2cc660_0 .net "x", 0 0, v0x55f98c2ca5a0_0;  1 drivers
v0x55f98c2cc700_0 .net "y", 0 0, v0x55f98c273350_0;  1 drivers
v0x55f98c2cc7f0_0 .net "z", 0 0, v0x55f98c2c8ec0_0;  1 drivers
S_0x55f98c26d3b0 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c297590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c27dad0_0 .net "a", 0 0, v0x55f98c2ca5a0_0;  alias, 1 drivers
v0x55f98c278710_0 .net "b", 0 0, v0x55f98c310c80_0;  alias, 1 drivers
v0x55f98c273350_0 .var "out", 0 0;
E_0x55f98c1e4800 .event edge, v0x55f98c27dad0_0, v0x55f98c278710_0;
S_0x55f98c2c8ca0 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c297590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c26df90_0 .net "a", 0 0, L_0x55f98c3115c0;  alias, 1 drivers
v0x55f98c268b70_0 .net "b", 0 0, L_0x55f98c311660;  alias, 1 drivers
v0x55f98c2c8ec0_0 .var "out", 0 0;
E_0x55f98c1e4b40 .event edge, v0x55f98c26df90_0, v0x55f98c268b70_0;
S_0x55f98c2c8fe0 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c297590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2c9180_0 .net "a", 0 0, v0x55f98c273350_0;  alias, 1 drivers
v0x55f98c2c9270_0 .net "b", 0 0, v0x55f98c2c8ec0_0;  alias, 1 drivers
v0x55f98c2c9340_0 .var "out", 0 0;
E_0x55f98c1e4a30 .event edge, v0x55f98c273350_0, v0x55f98c2c8ec0_0;
S_0x55f98c2c9450 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c297590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c311270 .functor NOT 1, L_0x55f98c311660, C4<0>, C4<0>, C4<0>;
L_0x55f98c311370 .functor NOT 1, L_0x55f98c3115c0, C4<0>, C4<0>, C4<0>;
v0x55f98c2ca6a0_0 .net "a", 0 0, L_0x55f98c3115c0;  alias, 1 drivers
v0x55f98c2ca790_0 .net "b", 0 0, L_0x55f98c311660;  alias, 1 drivers
v0x55f98c2ca8a0_0 .net "out", 0 0, v0x55f98c2ca5a0_0;  alias, 1 drivers
v0x55f98c2ca990_0 .net "x", 0 0, v0x55f98c2c9aa0_0;  1 drivers
v0x55f98c2caa80_0 .net "y", 0 0, v0x55f98c2ca020_0;  1 drivers
S_0x55f98c2c9670 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2c9450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2c9910_0 .net "a", 0 0, L_0x55f98c3115c0;  alias, 1 drivers
v0x55f98c2c9a00_0 .net "b", 0 0, L_0x55f98c311270;  1 drivers
v0x55f98c2c9aa0_0 .var "out", 0 0;
E_0x55f98c2b89b0 .event edge, v0x55f98c26df90_0, v0x55f98c2c9a00_0;
S_0x55f98c2c9bf0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2c9450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2c9e50_0 .net "a", 0 0, L_0x55f98c311370;  1 drivers
v0x55f98c2c9f30_0 .net "b", 0 0, L_0x55f98c311660;  alias, 1 drivers
v0x55f98c2ca020_0 .var "out", 0 0;
E_0x55f98c2b8bf0 .event edge, v0x55f98c2c9e50_0, v0x55f98c268b70_0;
S_0x55f98c2ca130 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2c9450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ca3e0_0 .net "a", 0 0, v0x55f98c2c9aa0_0;  alias, 1 drivers
v0x55f98c2ca4d0_0 .net "b", 0 0, v0x55f98c2ca020_0;  alias, 1 drivers
v0x55f98c2ca5a0_0 .var "out", 0 0;
E_0x55f98c2ca380 .event edge, v0x55f98c2c9aa0_0, v0x55f98c2ca020_0;
S_0x55f98c2cac00 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c297590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c311490 .functor NOT 1, v0x55f98c310c80_0, C4<0>, C4<0>, C4<0>;
L_0x55f98c311500 .functor NOT 1, v0x55f98c2ca5a0_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2cbe00_0 .net "a", 0 0, v0x55f98c2ca5a0_0;  alias, 1 drivers
v0x55f98c2cbea0_0 .net "b", 0 0, v0x55f98c310c80_0;  alias, 1 drivers
v0x55f98c2cbf60_0 .net "out", 0 0, v0x55f98c2cbcf0_0;  alias, 1 drivers
v0x55f98c2cc030_0 .net "x", 0 0, v0x55f98c2cb2d0_0;  1 drivers
v0x55f98c2cc120_0 .net "y", 0 0, v0x55f98c2cb830_0;  1 drivers
S_0x55f98c2cae70 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2cac00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2cb150_0 .net "a", 0 0, v0x55f98c2ca5a0_0;  alias, 1 drivers
v0x55f98c2cb210_0 .net "b", 0 0, L_0x55f98c311490;  1 drivers
v0x55f98c2cb2d0_0 .var "out", 0 0;
E_0x55f98c2cb0d0 .event edge, v0x55f98c27dad0_0, v0x55f98c2cb210_0;
S_0x55f98c2cb3f0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2cac00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2cb690_0 .net "a", 0 0, L_0x55f98c311500;  1 drivers
v0x55f98c2cb770_0 .net "b", 0 0, v0x55f98c310c80_0;  alias, 1 drivers
v0x55f98c2cb830_0 .var "out", 0 0;
E_0x55f98c2cb610 .event edge, v0x55f98c2cb690_0, v0x55f98c278710_0;
S_0x55f98c2cb910 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2cac00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2cbb90_0 .net "a", 0 0, v0x55f98c2cb2d0_0;  alias, 1 drivers
v0x55f98c2cbc50_0 .net "b", 0 0, v0x55f98c2cb830_0;  alias, 1 drivers
v0x55f98c2cbcf0_0 .var "out", 0 0;
E_0x55f98c2cbb30 .event edge, v0x55f98c2cb2d0_0, v0x55f98c2cb830_0;
S_0x55f98c2cc920 .scope module, "FA10" "fulladder" 3 21, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2d0ad0_0 .net "a", 0 0, L_0x55f98c3152c0;  1 drivers
v0x55f98c2d0b70_0 .net "b", 0 0, L_0x55f98c315360;  1 drivers
v0x55f98c2d0c30_0 .net "cin", 0 0, L_0x55f98c3154f0;  1 drivers
v0x55f98c2d0cd0_0 .net "cout", 0 0, v0x55f98c2cda80_0;  1 drivers
v0x55f98c2d0d70_0 .net "sum", 0 0, v0x55f98c2d04b0_0;  1 drivers
v0x55f98c2d0eb0_0 .net "x", 0 0, v0x55f98c2ced60_0;  1 drivers
v0x55f98c2d0f50_0 .net "y", 0 0, v0x55f98c2ccff0_0;  1 drivers
v0x55f98c2d1040_0 .net "z", 0 0, v0x55f98c2cd550_0;  1 drivers
S_0x55f98c2ccb90 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2cc920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2cce50_0 .net "a", 0 0, v0x55f98c2ced60_0;  alias, 1 drivers
v0x55f98c2ccf30_0 .net "b", 0 0, L_0x55f98c3154f0;  alias, 1 drivers
v0x55f98c2ccff0_0 .var "out", 0 0;
E_0x55f98c2ccdd0 .event edge, v0x55f98c2cce50_0, v0x55f98c2ccf30_0;
S_0x55f98c2cd110 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2cc920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2cd3b0_0 .net "a", 0 0, L_0x55f98c3152c0;  alias, 1 drivers
v0x55f98c2cd490_0 .net "b", 0 0, L_0x55f98c315360;  alias, 1 drivers
v0x55f98c2cd550_0 .var "out", 0 0;
E_0x55f98c2cd330 .event edge, v0x55f98c2cd3b0_0, v0x55f98c2cd490_0;
S_0x55f98c2cd670 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2cc920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2cd8f0_0 .net "a", 0 0, v0x55f98c2ccff0_0;  alias, 1 drivers
v0x55f98c2cd9b0_0 .net "b", 0 0, v0x55f98c2cd550_0;  alias, 1 drivers
v0x55f98c2cda80_0 .var "out", 0 0;
E_0x55f98c2cd890 .event edge, v0x55f98c2ccff0_0, v0x55f98c2cd550_0;
S_0x55f98c2cdb90 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2cc920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c314ee0 .functor NOT 1, L_0x55f98c315360, C4<0>, C4<0>, C4<0>;
L_0x55f98c314f80 .functor NOT 1, L_0x55f98c3152c0, C4<0>, C4<0>, C4<0>;
v0x55f98c2cee60_0 .net "a", 0 0, L_0x55f98c3152c0;  alias, 1 drivers
v0x55f98c2cef50_0 .net "b", 0 0, L_0x55f98c315360;  alias, 1 drivers
v0x55f98c2cf060_0 .net "out", 0 0, v0x55f98c2ced60_0;  alias, 1 drivers
v0x55f98c2cf150_0 .net "x", 0 0, v0x55f98c2ce220_0;  1 drivers
v0x55f98c2cf240_0 .net "y", 0 0, v0x55f98c2ce7e0_0;  1 drivers
S_0x55f98c2cddb0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2cdb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ce090_0 .net "a", 0 0, L_0x55f98c3152c0;  alias, 1 drivers
v0x55f98c2ce180_0 .net "b", 0 0, L_0x55f98c314ee0;  1 drivers
v0x55f98c2ce220_0 .var "out", 0 0;
E_0x55f98c2ce010 .event edge, v0x55f98c2cd3b0_0, v0x55f98c2ce180_0;
S_0x55f98c2ce370 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2cdb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ce610_0 .net "a", 0 0, L_0x55f98c314f80;  1 drivers
v0x55f98c2ce6f0_0 .net "b", 0 0, L_0x55f98c315360;  alias, 1 drivers
v0x55f98c2ce7e0_0 .var "out", 0 0;
E_0x55f98c2ce590 .event edge, v0x55f98c2ce610_0, v0x55f98c2cd490_0;
S_0x55f98c2ce8f0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2cdb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ceba0_0 .net "a", 0 0, v0x55f98c2ce220_0;  alias, 1 drivers
v0x55f98c2cec90_0 .net "b", 0 0, v0x55f98c2ce7e0_0;  alias, 1 drivers
v0x55f98c2ced60_0 .var "out", 0 0;
E_0x55f98c2ceb40 .event edge, v0x55f98c2ce220_0, v0x55f98c2ce7e0_0;
S_0x55f98c2cf3c0 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2cc920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c3150d0 .functor NOT 1, L_0x55f98c3154f0, C4<0>, C4<0>, C4<0>;
L_0x55f98c315200 .functor NOT 1, v0x55f98c2ced60_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2d05c0_0 .net "a", 0 0, v0x55f98c2ced60_0;  alias, 1 drivers
v0x55f98c2d06f0_0 .net "b", 0 0, L_0x55f98c3154f0;  alias, 1 drivers
v0x55f98c2d07b0_0 .net "out", 0 0, v0x55f98c2d04b0_0;  alias, 1 drivers
v0x55f98c2d0880_0 .net "x", 0 0, v0x55f98c2cfa90_0;  1 drivers
v0x55f98c2d0970_0 .net "y", 0 0, v0x55f98c2cfff0_0;  1 drivers
S_0x55f98c2cf630 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2cf3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2cf910_0 .net "a", 0 0, v0x55f98c2ced60_0;  alias, 1 drivers
v0x55f98c2cf9d0_0 .net "b", 0 0, L_0x55f98c3150d0;  1 drivers
v0x55f98c2cfa90_0 .var "out", 0 0;
E_0x55f98c2cf890 .event edge, v0x55f98c2cce50_0, v0x55f98c2cf9d0_0;
S_0x55f98c2cfbb0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2cf3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2cfe50_0 .net "a", 0 0, L_0x55f98c315200;  1 drivers
v0x55f98c2cff30_0 .net "b", 0 0, L_0x55f98c3154f0;  alias, 1 drivers
v0x55f98c2cfff0_0 .var "out", 0 0;
E_0x55f98c2cfdd0 .event edge, v0x55f98c2cfe50_0, v0x55f98c2ccf30_0;
S_0x55f98c2d00d0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2cf3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d0350_0 .net "a", 0 0, v0x55f98c2cfa90_0;  alias, 1 drivers
v0x55f98c2d0410_0 .net "b", 0 0, v0x55f98c2cfff0_0;  alias, 1 drivers
v0x55f98c2d04b0_0 .var "out", 0 0;
E_0x55f98c2d02f0 .event edge, v0x55f98c2cfa90_0, v0x55f98c2cfff0_0;
S_0x55f98c2d1170 .scope module, "FA11" "fulladder" 3 22, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2d5330_0 .net "a", 0 0, L_0x55f98c315a00;  1 drivers
v0x55f98c2d53d0_0 .net "b", 0 0, L_0x55f98c315ba0;  1 drivers
v0x55f98c2d5490_0 .net "cin", 0 0, L_0x55f98c315c40;  1 drivers
v0x55f98c2d5530_0 .net "cout", 0 0, v0x55f98c2d22e0_0;  1 drivers
v0x55f98c2d55d0_0 .net "sum", 0 0, v0x55f98c2d4d10_0;  1 drivers
v0x55f98c2d5710_0 .net "x", 0 0, v0x55f98c2d35c0_0;  1 drivers
v0x55f98c2d57b0_0 .net "y", 0 0, v0x55f98c2d1820_0;  1 drivers
v0x55f98c2d58a0_0 .net "z", 0 0, v0x55f98c2d1d80_0;  1 drivers
S_0x55f98c2d13c0 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2d1170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d1680_0 .net "a", 0 0, v0x55f98c2d35c0_0;  alias, 1 drivers
v0x55f98c2d1760_0 .net "b", 0 0, L_0x55f98c315c40;  alias, 1 drivers
v0x55f98c2d1820_0 .var "out", 0 0;
E_0x55f98c2d1600 .event edge, v0x55f98c2d1680_0, v0x55f98c2d1760_0;
S_0x55f98c2d1940 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2d1170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d1be0_0 .net "a", 0 0, L_0x55f98c315a00;  alias, 1 drivers
v0x55f98c2d1cc0_0 .net "b", 0 0, L_0x55f98c315ba0;  alias, 1 drivers
v0x55f98c2d1d80_0 .var "out", 0 0;
E_0x55f98c2d1b60 .event edge, v0x55f98c2d1be0_0, v0x55f98c2d1cc0_0;
S_0x55f98c2d1ea0 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2d1170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d2120_0 .net "a", 0 0, v0x55f98c2d1820_0;  alias, 1 drivers
v0x55f98c2d2210_0 .net "b", 0 0, v0x55f98c2d1d80_0;  alias, 1 drivers
v0x55f98c2d22e0_0 .var "out", 0 0;
E_0x55f98c2d20c0 .event edge, v0x55f98c2d1820_0, v0x55f98c2d1d80_0;
S_0x55f98c2d23f0 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2d1170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c315590 .functor NOT 1, L_0x55f98c315ba0, C4<0>, C4<0>, C4<0>;
L_0x55f98c3156c0 .functor NOT 1, L_0x55f98c315a00, C4<0>, C4<0>, C4<0>;
v0x55f98c2d36c0_0 .net "a", 0 0, L_0x55f98c315a00;  alias, 1 drivers
v0x55f98c2d37b0_0 .net "b", 0 0, L_0x55f98c315ba0;  alias, 1 drivers
v0x55f98c2d38c0_0 .net "out", 0 0, v0x55f98c2d35c0_0;  alias, 1 drivers
v0x55f98c2d39b0_0 .net "x", 0 0, v0x55f98c2d2a80_0;  1 drivers
v0x55f98c2d3aa0_0 .net "y", 0 0, v0x55f98c2d3040_0;  1 drivers
S_0x55f98c2d2610 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2d23f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d28f0_0 .net "a", 0 0, L_0x55f98c315a00;  alias, 1 drivers
v0x55f98c2d29e0_0 .net "b", 0 0, L_0x55f98c315590;  1 drivers
v0x55f98c2d2a80_0 .var "out", 0 0;
E_0x55f98c2d2870 .event edge, v0x55f98c2d1be0_0, v0x55f98c2d29e0_0;
S_0x55f98c2d2bd0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2d23f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d2e70_0 .net "a", 0 0, L_0x55f98c3156c0;  1 drivers
v0x55f98c2d2f50_0 .net "b", 0 0, L_0x55f98c315ba0;  alias, 1 drivers
v0x55f98c2d3040_0 .var "out", 0 0;
E_0x55f98c2d2df0 .event edge, v0x55f98c2d2e70_0, v0x55f98c2d1cc0_0;
S_0x55f98c2d3150 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2d23f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d3400_0 .net "a", 0 0, v0x55f98c2d2a80_0;  alias, 1 drivers
v0x55f98c2d34f0_0 .net "b", 0 0, v0x55f98c2d3040_0;  alias, 1 drivers
v0x55f98c2d35c0_0 .var "out", 0 0;
E_0x55f98c2d33a0 .event edge, v0x55f98c2d2a80_0, v0x55f98c2d3040_0;
S_0x55f98c2d3c20 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2d1170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c315810 .functor NOT 1, L_0x55f98c315c40, C4<0>, C4<0>, C4<0>;
L_0x55f98c315940 .functor NOT 1, v0x55f98c2d35c0_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2d4e20_0 .net "a", 0 0, v0x55f98c2d35c0_0;  alias, 1 drivers
v0x55f98c2d4f50_0 .net "b", 0 0, L_0x55f98c315c40;  alias, 1 drivers
v0x55f98c2d5010_0 .net "out", 0 0, v0x55f98c2d4d10_0;  alias, 1 drivers
v0x55f98c2d50e0_0 .net "x", 0 0, v0x55f98c2d42f0_0;  1 drivers
v0x55f98c2d51d0_0 .net "y", 0 0, v0x55f98c2d4850_0;  1 drivers
S_0x55f98c2d3e90 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2d3c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d4170_0 .net "a", 0 0, v0x55f98c2d35c0_0;  alias, 1 drivers
v0x55f98c2d4230_0 .net "b", 0 0, L_0x55f98c315810;  1 drivers
v0x55f98c2d42f0_0 .var "out", 0 0;
E_0x55f98c2d40f0 .event edge, v0x55f98c2d1680_0, v0x55f98c2d4230_0;
S_0x55f98c2d4410 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2d3c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d46b0_0 .net "a", 0 0, L_0x55f98c315940;  1 drivers
v0x55f98c2d4790_0 .net "b", 0 0, L_0x55f98c315c40;  alias, 1 drivers
v0x55f98c2d4850_0 .var "out", 0 0;
E_0x55f98c2d4630 .event edge, v0x55f98c2d46b0_0, v0x55f98c2d1760_0;
S_0x55f98c2d4930 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2d3c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d4bb0_0 .net "a", 0 0, v0x55f98c2d42f0_0;  alias, 1 drivers
v0x55f98c2d4c70_0 .net "b", 0 0, v0x55f98c2d4850_0;  alias, 1 drivers
v0x55f98c2d4d10_0 .var "out", 0 0;
E_0x55f98c2d4b50 .event edge, v0x55f98c2d42f0_0, v0x55f98c2d4850_0;
S_0x55f98c2d59d0 .scope module, "FA12" "fulladder" 3 23, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2d9b80_0 .net "a", 0 0, L_0x55f98c316260;  1 drivers
v0x55f98c2d9c20_0 .net "b", 0 0, L_0x55f98c316300;  1 drivers
v0x55f98c2d9ce0_0 .net "cin", 0 0, L_0x55f98c3164c0;  1 drivers
v0x55f98c2d9d80_0 .net "cout", 0 0, v0x55f98c2d6b30_0;  1 drivers
v0x55f98c2d9e20_0 .net "sum", 0 0, v0x55f98c2d9560_0;  1 drivers
v0x55f98c2d9f60_0 .net "x", 0 0, v0x55f98c2d7e10_0;  1 drivers
v0x55f98c2da000_0 .net "y", 0 0, v0x55f98c2d60a0_0;  1 drivers
v0x55f98c2da0f0_0 .net "z", 0 0, v0x55f98c2d6600_0;  1 drivers
S_0x55f98c2d5c20 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2d59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d5f00_0 .net "a", 0 0, v0x55f98c2d7e10_0;  alias, 1 drivers
v0x55f98c2d5fe0_0 .net "b", 0 0, L_0x55f98c3164c0;  alias, 1 drivers
v0x55f98c2d60a0_0 .var "out", 0 0;
E_0x55f98c2d5e80 .event edge, v0x55f98c2d5f00_0, v0x55f98c2d5fe0_0;
S_0x55f98c2d61c0 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2d59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d6460_0 .net "a", 0 0, L_0x55f98c316260;  alias, 1 drivers
v0x55f98c2d6540_0 .net "b", 0 0, L_0x55f98c316300;  alias, 1 drivers
v0x55f98c2d6600_0 .var "out", 0 0;
E_0x55f98c2d63e0 .event edge, v0x55f98c2d6460_0, v0x55f98c2d6540_0;
S_0x55f98c2d6720 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2d59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d69a0_0 .net "a", 0 0, v0x55f98c2d60a0_0;  alias, 1 drivers
v0x55f98c2d6a60_0 .net "b", 0 0, v0x55f98c2d6600_0;  alias, 1 drivers
v0x55f98c2d6b30_0 .var "out", 0 0;
E_0x55f98c2d6940 .event edge, v0x55f98c2d60a0_0, v0x55f98c2d6600_0;
S_0x55f98c2d6c40 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2d59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c315df0 .functor NOT 1, L_0x55f98c316300, C4<0>, C4<0>, C4<0>;
L_0x55f98c315f20 .functor NOT 1, L_0x55f98c316260, C4<0>, C4<0>, C4<0>;
v0x55f98c2d7f10_0 .net "a", 0 0, L_0x55f98c316260;  alias, 1 drivers
v0x55f98c2d8000_0 .net "b", 0 0, L_0x55f98c316300;  alias, 1 drivers
v0x55f98c2d8110_0 .net "out", 0 0, v0x55f98c2d7e10_0;  alias, 1 drivers
v0x55f98c2d8200_0 .net "x", 0 0, v0x55f98c2d72d0_0;  1 drivers
v0x55f98c2d82f0_0 .net "y", 0 0, v0x55f98c2d7890_0;  1 drivers
S_0x55f98c2d6e60 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2d6c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d7140_0 .net "a", 0 0, L_0x55f98c316260;  alias, 1 drivers
v0x55f98c2d7230_0 .net "b", 0 0, L_0x55f98c315df0;  1 drivers
v0x55f98c2d72d0_0 .var "out", 0 0;
E_0x55f98c2d70c0 .event edge, v0x55f98c2d6460_0, v0x55f98c2d7230_0;
S_0x55f98c2d7420 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2d6c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d76c0_0 .net "a", 0 0, L_0x55f98c315f20;  1 drivers
v0x55f98c2d77a0_0 .net "b", 0 0, L_0x55f98c316300;  alias, 1 drivers
v0x55f98c2d7890_0 .var "out", 0 0;
E_0x55f98c2d7640 .event edge, v0x55f98c2d76c0_0, v0x55f98c2d6540_0;
S_0x55f98c2d79a0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2d6c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d7c50_0 .net "a", 0 0, v0x55f98c2d72d0_0;  alias, 1 drivers
v0x55f98c2d7d40_0 .net "b", 0 0, v0x55f98c2d7890_0;  alias, 1 drivers
v0x55f98c2d7e10_0 .var "out", 0 0;
E_0x55f98c2d7bf0 .event edge, v0x55f98c2d72d0_0, v0x55f98c2d7890_0;
S_0x55f98c2d8470 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2d59d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c316070 .functor NOT 1, L_0x55f98c3164c0, C4<0>, C4<0>, C4<0>;
L_0x55f98c3161a0 .functor NOT 1, v0x55f98c2d7e10_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2d9670_0 .net "a", 0 0, v0x55f98c2d7e10_0;  alias, 1 drivers
v0x55f98c2d97a0_0 .net "b", 0 0, L_0x55f98c3164c0;  alias, 1 drivers
v0x55f98c2d9860_0 .net "out", 0 0, v0x55f98c2d9560_0;  alias, 1 drivers
v0x55f98c2d9930_0 .net "x", 0 0, v0x55f98c2d8b40_0;  1 drivers
v0x55f98c2d9a20_0 .net "y", 0 0, v0x55f98c2d90a0_0;  1 drivers
S_0x55f98c2d86e0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2d8470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d89c0_0 .net "a", 0 0, v0x55f98c2d7e10_0;  alias, 1 drivers
v0x55f98c2d8a80_0 .net "b", 0 0, L_0x55f98c316070;  1 drivers
v0x55f98c2d8b40_0 .var "out", 0 0;
E_0x55f98c2d8940 .event edge, v0x55f98c2d5f00_0, v0x55f98c2d8a80_0;
S_0x55f98c2d8c60 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2d8470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d8f00_0 .net "a", 0 0, L_0x55f98c3161a0;  1 drivers
v0x55f98c2d8fe0_0 .net "b", 0 0, L_0x55f98c3164c0;  alias, 1 drivers
v0x55f98c2d90a0_0 .var "out", 0 0;
E_0x55f98c2d8e80 .event edge, v0x55f98c2d8f00_0, v0x55f98c2d5fe0_0;
S_0x55f98c2d9180 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2d8470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2d9400_0 .net "a", 0 0, v0x55f98c2d8b40_0;  alias, 1 drivers
v0x55f98c2d94c0_0 .net "b", 0 0, v0x55f98c2d90a0_0;  alias, 1 drivers
v0x55f98c2d9560_0 .var "out", 0 0;
E_0x55f98c2d93a0 .event edge, v0x55f98c2d8b40_0, v0x55f98c2d90a0_0;
S_0x55f98c2da220 .scope module, "FA13" "fulladder" 3 24, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2de3f0_0 .net "a", 0 0, L_0x55f98c3169d0;  1 drivers
v0x55f98c2de490_0 .net "b", 0 0, L_0x55f98c3163a0;  1 drivers
v0x55f98c2de550_0 .net "cin", 0 0, L_0x55f98c316ba0;  1 drivers
v0x55f98c2de5f0_0 .net "cout", 0 0, v0x55f98c2db3a0_0;  1 drivers
v0x55f98c2de690_0 .net "sum", 0 0, v0x55f98c2dddd0_0;  1 drivers
v0x55f98c2de7d0_0 .net "x", 0 0, v0x55f98c2dc680_0;  1 drivers
v0x55f98c2de870_0 .net "y", 0 0, v0x55f98c2da940_0;  1 drivers
v0x55f98c2de960_0 .net "z", 0 0, v0x55f98c2daea0_0;  1 drivers
S_0x55f98c2da4c0 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2da220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2da7a0_0 .net "a", 0 0, v0x55f98c2dc680_0;  alias, 1 drivers
v0x55f98c2da880_0 .net "b", 0 0, L_0x55f98c316ba0;  alias, 1 drivers
v0x55f98c2da940_0 .var "out", 0 0;
E_0x55f98c2da720 .event edge, v0x55f98c2da7a0_0, v0x55f98c2da880_0;
S_0x55f98c2daa60 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2da220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2dad00_0 .net "a", 0 0, L_0x55f98c3169d0;  alias, 1 drivers
v0x55f98c2dade0_0 .net "b", 0 0, L_0x55f98c3163a0;  alias, 1 drivers
v0x55f98c2daea0_0 .var "out", 0 0;
E_0x55f98c2dac80 .event edge, v0x55f98c2dad00_0, v0x55f98c2dade0_0;
S_0x55f98c2dafc0 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2da220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2db240_0 .net "a", 0 0, v0x55f98c2da940_0;  alias, 1 drivers
v0x55f98c2db300_0 .net "b", 0 0, v0x55f98c2daea0_0;  alias, 1 drivers
v0x55f98c2db3a0_0 .var "out", 0 0;
E_0x55f98c2db1e0 .event edge, v0x55f98c2da940_0, v0x55f98c2daea0_0;
S_0x55f98c2db4b0 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2da220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c316560 .functor NOT 1, L_0x55f98c3163a0, C4<0>, C4<0>, C4<0>;
L_0x55f98c316690 .functor NOT 1, L_0x55f98c3169d0, C4<0>, C4<0>, C4<0>;
v0x55f98c2dc780_0 .net "a", 0 0, L_0x55f98c3169d0;  alias, 1 drivers
v0x55f98c2dc870_0 .net "b", 0 0, L_0x55f98c3163a0;  alias, 1 drivers
v0x55f98c2dc980_0 .net "out", 0 0, v0x55f98c2dc680_0;  alias, 1 drivers
v0x55f98c2dca70_0 .net "x", 0 0, v0x55f98c2dbb40_0;  1 drivers
v0x55f98c2dcb60_0 .net "y", 0 0, v0x55f98c2dc100_0;  1 drivers
S_0x55f98c2db6d0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2db4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2db9b0_0 .net "a", 0 0, L_0x55f98c3169d0;  alias, 1 drivers
v0x55f98c2dbaa0_0 .net "b", 0 0, L_0x55f98c316560;  1 drivers
v0x55f98c2dbb40_0 .var "out", 0 0;
E_0x55f98c2db930 .event edge, v0x55f98c2dad00_0, v0x55f98c2dbaa0_0;
S_0x55f98c2dbc90 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2db4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2dbf30_0 .net "a", 0 0, L_0x55f98c316690;  1 drivers
v0x55f98c2dc010_0 .net "b", 0 0, L_0x55f98c3163a0;  alias, 1 drivers
v0x55f98c2dc100_0 .var "out", 0 0;
E_0x55f98c2dbeb0 .event edge, v0x55f98c2dbf30_0, v0x55f98c2dade0_0;
S_0x55f98c2dc210 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2db4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2dc4c0_0 .net "a", 0 0, v0x55f98c2dbb40_0;  alias, 1 drivers
v0x55f98c2dc5b0_0 .net "b", 0 0, v0x55f98c2dc100_0;  alias, 1 drivers
v0x55f98c2dc680_0 .var "out", 0 0;
E_0x55f98c2dc460 .event edge, v0x55f98c2dbb40_0, v0x55f98c2dc100_0;
S_0x55f98c2dcce0 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2da220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c3167e0 .functor NOT 1, L_0x55f98c316ba0, C4<0>, C4<0>, C4<0>;
L_0x55f98c316910 .functor NOT 1, v0x55f98c2dc680_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2ddee0_0 .net "a", 0 0, v0x55f98c2dc680_0;  alias, 1 drivers
v0x55f98c2de010_0 .net "b", 0 0, L_0x55f98c316ba0;  alias, 1 drivers
v0x55f98c2de0d0_0 .net "out", 0 0, v0x55f98c2dddd0_0;  alias, 1 drivers
v0x55f98c2de1a0_0 .net "x", 0 0, v0x55f98c2dd3b0_0;  1 drivers
v0x55f98c2de290_0 .net "y", 0 0, v0x55f98c2dd910_0;  1 drivers
S_0x55f98c2dcf50 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2dcce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2dd230_0 .net "a", 0 0, v0x55f98c2dc680_0;  alias, 1 drivers
v0x55f98c2dd2f0_0 .net "b", 0 0, L_0x55f98c3167e0;  1 drivers
v0x55f98c2dd3b0_0 .var "out", 0 0;
E_0x55f98c2dd1b0 .event edge, v0x55f98c2da7a0_0, v0x55f98c2dd2f0_0;
S_0x55f98c2dd4d0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2dcce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2dd770_0 .net "a", 0 0, L_0x55f98c316910;  1 drivers
v0x55f98c2dd850_0 .net "b", 0 0, L_0x55f98c316ba0;  alias, 1 drivers
v0x55f98c2dd910_0 .var "out", 0 0;
E_0x55f98c2dd6f0 .event edge, v0x55f98c2dd770_0, v0x55f98c2da880_0;
S_0x55f98c2dd9f0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2dcce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ddc70_0 .net "a", 0 0, v0x55f98c2dd3b0_0;  alias, 1 drivers
v0x55f98c2ddd30_0 .net "b", 0 0, v0x55f98c2dd910_0;  alias, 1 drivers
v0x55f98c2dddd0_0 .var "out", 0 0;
E_0x55f98c2ddc10 .event edge, v0x55f98c2dd3b0_0, v0x55f98c2dd910_0;
S_0x55f98c2dea90 .scope module, "FA14" "fulladder" 3 25, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2e2c40_0 .net "a", 0 0, L_0x55f98c317180;  1 drivers
v0x55f98c2e2ce0_0 .net "b", 0 0, L_0x55f98c317220;  1 drivers
v0x55f98c2e2da0_0 .net "cin", 0 0, L_0x55f98c317410;  1 drivers
v0x55f98c2e2e40_0 .net "cout", 0 0, v0x55f98c2dfbf0_0;  1 drivers
v0x55f98c2e2ee0_0 .net "sum", 0 0, v0x55f98c2e2620_0;  1 drivers
v0x55f98c2e3020_0 .net "x", 0 0, v0x55f98c2e0ed0_0;  1 drivers
v0x55f98c2e30c0_0 .net "y", 0 0, v0x55f98c2df160_0;  1 drivers
v0x55f98c2e31b0_0 .net "z", 0 0, v0x55f98c2df6c0_0;  1 drivers
S_0x55f98c2dece0 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2dea90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2defc0_0 .net "a", 0 0, v0x55f98c2e0ed0_0;  alias, 1 drivers
v0x55f98c2df0a0_0 .net "b", 0 0, L_0x55f98c317410;  alias, 1 drivers
v0x55f98c2df160_0 .var "out", 0 0;
E_0x55f98c2def40 .event edge, v0x55f98c2defc0_0, v0x55f98c2df0a0_0;
S_0x55f98c2df280 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2dea90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2df520_0 .net "a", 0 0, L_0x55f98c317180;  alias, 1 drivers
v0x55f98c2df600_0 .net "b", 0 0, L_0x55f98c317220;  alias, 1 drivers
v0x55f98c2df6c0_0 .var "out", 0 0;
E_0x55f98c2df4a0 .event edge, v0x55f98c2df520_0, v0x55f98c2df600_0;
S_0x55f98c2df7e0 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2dea90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2dfa60_0 .net "a", 0 0, v0x55f98c2df160_0;  alias, 1 drivers
v0x55f98c2dfb20_0 .net "b", 0 0, v0x55f98c2df6c0_0;  alias, 1 drivers
v0x55f98c2dfbf0_0 .var "out", 0 0;
E_0x55f98c2dfa00 .event edge, v0x55f98c2df160_0, v0x55f98c2df6c0_0;
S_0x55f98c2dfd00 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2dea90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c316440 .functor NOT 1, L_0x55f98c317220, C4<0>, C4<0>, C4<0>;
L_0x55f98c316e40 .functor NOT 1, L_0x55f98c317180, C4<0>, C4<0>, C4<0>;
v0x55f98c2e0fd0_0 .net "a", 0 0, L_0x55f98c317180;  alias, 1 drivers
v0x55f98c2e10c0_0 .net "b", 0 0, L_0x55f98c317220;  alias, 1 drivers
v0x55f98c2e11d0_0 .net "out", 0 0, v0x55f98c2e0ed0_0;  alias, 1 drivers
v0x55f98c2e12c0_0 .net "x", 0 0, v0x55f98c2e0390_0;  1 drivers
v0x55f98c2e13b0_0 .net "y", 0 0, v0x55f98c2e0950_0;  1 drivers
S_0x55f98c2dff20 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2dfd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e0200_0 .net "a", 0 0, L_0x55f98c317180;  alias, 1 drivers
v0x55f98c2e02f0_0 .net "b", 0 0, L_0x55f98c316440;  1 drivers
v0x55f98c2e0390_0 .var "out", 0 0;
E_0x55f98c2e0180 .event edge, v0x55f98c2df520_0, v0x55f98c2e02f0_0;
S_0x55f98c2e04e0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2dfd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e0780_0 .net "a", 0 0, L_0x55f98c316e40;  1 drivers
v0x55f98c2e0860_0 .net "b", 0 0, L_0x55f98c317220;  alias, 1 drivers
v0x55f98c2e0950_0 .var "out", 0 0;
E_0x55f98c2e0700 .event edge, v0x55f98c2e0780_0, v0x55f98c2df600_0;
S_0x55f98c2e0a60 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2dfd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e0d10_0 .net "a", 0 0, v0x55f98c2e0390_0;  alias, 1 drivers
v0x55f98c2e0e00_0 .net "b", 0 0, v0x55f98c2e0950_0;  alias, 1 drivers
v0x55f98c2e0ed0_0 .var "out", 0 0;
E_0x55f98c2e0cb0 .event edge, v0x55f98c2e0390_0, v0x55f98c2e0950_0;
S_0x55f98c2e1530 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2dea90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c316f90 .functor NOT 1, L_0x55f98c317410, C4<0>, C4<0>, C4<0>;
L_0x55f98c3170c0 .functor NOT 1, v0x55f98c2e0ed0_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2e2730_0 .net "a", 0 0, v0x55f98c2e0ed0_0;  alias, 1 drivers
v0x55f98c2e2860_0 .net "b", 0 0, L_0x55f98c317410;  alias, 1 drivers
v0x55f98c2e2920_0 .net "out", 0 0, v0x55f98c2e2620_0;  alias, 1 drivers
v0x55f98c2e29f0_0 .net "x", 0 0, v0x55f98c2e1c00_0;  1 drivers
v0x55f98c2e2ae0_0 .net "y", 0 0, v0x55f98c2e2160_0;  1 drivers
S_0x55f98c2e17a0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2e1530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e1a80_0 .net "a", 0 0, v0x55f98c2e0ed0_0;  alias, 1 drivers
v0x55f98c2e1b40_0 .net "b", 0 0, L_0x55f98c316f90;  1 drivers
v0x55f98c2e1c00_0 .var "out", 0 0;
E_0x55f98c2e1a00 .event edge, v0x55f98c2defc0_0, v0x55f98c2e1b40_0;
S_0x55f98c2e1d20 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2e1530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e1fc0_0 .net "a", 0 0, L_0x55f98c3170c0;  1 drivers
v0x55f98c2e20a0_0 .net "b", 0 0, L_0x55f98c317410;  alias, 1 drivers
v0x55f98c2e2160_0 .var "out", 0 0;
E_0x55f98c2e1f40 .event edge, v0x55f98c2e1fc0_0, v0x55f98c2df0a0_0;
S_0x55f98c2e2240 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2e1530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e24c0_0 .net "a", 0 0, v0x55f98c2e1c00_0;  alias, 1 drivers
v0x55f98c2e2580_0 .net "b", 0 0, v0x55f98c2e2160_0;  alias, 1 drivers
v0x55f98c2e2620_0 .var "out", 0 0;
E_0x55f98c2e2460 .event edge, v0x55f98c2e1c00_0, v0x55f98c2e2160_0;
S_0x55f98c2e32e0 .scope module, "FA15" "fulladder" 3 26, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2e7490_0 .net "a", 0 0, L_0x55f98c317920;  1 drivers
v0x55f98c2e7530_0 .net "b", 0 0, L_0x55f98c317d30;  1 drivers
v0x55f98c2e75f0_0 .net "cin", 0 0, L_0x55f98c317fe0;  1 drivers
v0x55f98c2e7690_0 .net "cout", 0 0, v0x55f98c2e4440_0;  1 drivers
v0x55f98c2e7730_0 .net "sum", 0 0, v0x55f98c2e6e70_0;  1 drivers
v0x55f98c2e7870_0 .net "x", 0 0, v0x55f98c2e5720_0;  1 drivers
v0x55f98c2e7910_0 .net "y", 0 0, v0x55f98c2e39b0_0;  1 drivers
v0x55f98c2e7a00_0 .net "z", 0 0, v0x55f98c2e3f10_0;  1 drivers
S_0x55f98c2e3530 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2e32e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e3810_0 .net "a", 0 0, v0x55f98c2e5720_0;  alias, 1 drivers
v0x55f98c2e38f0_0 .net "b", 0 0, L_0x55f98c317fe0;  alias, 1 drivers
v0x55f98c2e39b0_0 .var "out", 0 0;
E_0x55f98c2e3790 .event edge, v0x55f98c2e3810_0, v0x55f98c2e38f0_0;
S_0x55f98c2e3ad0 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2e32e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e3d70_0 .net "a", 0 0, L_0x55f98c317920;  alias, 1 drivers
v0x55f98c2e3e50_0 .net "b", 0 0, L_0x55f98c317d30;  alias, 1 drivers
v0x55f98c2e3f10_0 .var "out", 0 0;
E_0x55f98c2e3cf0 .event edge, v0x55f98c2e3d70_0, v0x55f98c2e3e50_0;
S_0x55f98c2e4030 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2e32e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e42b0_0 .net "a", 0 0, v0x55f98c2e39b0_0;  alias, 1 drivers
v0x55f98c2e4370_0 .net "b", 0 0, v0x55f98c2e3f10_0;  alias, 1 drivers
v0x55f98c2e4440_0 .var "out", 0 0;
E_0x55f98c2e4250 .event edge, v0x55f98c2e39b0_0, v0x55f98c2e3f10_0;
S_0x55f98c2e4550 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2e32e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c3174b0 .functor NOT 1, L_0x55f98c317d30, C4<0>, C4<0>, C4<0>;
L_0x55f98c3175e0 .functor NOT 1, L_0x55f98c317920, C4<0>, C4<0>, C4<0>;
v0x55f98c2e5820_0 .net "a", 0 0, L_0x55f98c317920;  alias, 1 drivers
v0x55f98c2e5910_0 .net "b", 0 0, L_0x55f98c317d30;  alias, 1 drivers
v0x55f98c2e5a20_0 .net "out", 0 0, v0x55f98c2e5720_0;  alias, 1 drivers
v0x55f98c2e5b10_0 .net "x", 0 0, v0x55f98c2e4be0_0;  1 drivers
v0x55f98c2e5c00_0 .net "y", 0 0, v0x55f98c2e51a0_0;  1 drivers
S_0x55f98c2e4770 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2e4550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e4a50_0 .net "a", 0 0, L_0x55f98c317920;  alias, 1 drivers
v0x55f98c2e4b40_0 .net "b", 0 0, L_0x55f98c3174b0;  1 drivers
v0x55f98c2e4be0_0 .var "out", 0 0;
E_0x55f98c2e49d0 .event edge, v0x55f98c2e3d70_0, v0x55f98c2e4b40_0;
S_0x55f98c2e4d30 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2e4550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e4fd0_0 .net "a", 0 0, L_0x55f98c3175e0;  1 drivers
v0x55f98c2e50b0_0 .net "b", 0 0, L_0x55f98c317d30;  alias, 1 drivers
v0x55f98c2e51a0_0 .var "out", 0 0;
E_0x55f98c2e4f50 .event edge, v0x55f98c2e4fd0_0, v0x55f98c2e3e50_0;
S_0x55f98c2e52b0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2e4550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e5560_0 .net "a", 0 0, v0x55f98c2e4be0_0;  alias, 1 drivers
v0x55f98c2e5650_0 .net "b", 0 0, v0x55f98c2e51a0_0;  alias, 1 drivers
v0x55f98c2e5720_0 .var "out", 0 0;
E_0x55f98c2e5500 .event edge, v0x55f98c2e4be0_0, v0x55f98c2e51a0_0;
S_0x55f98c2e5d80 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2e32e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c317730 .functor NOT 1, L_0x55f98c317fe0, C4<0>, C4<0>, C4<0>;
L_0x55f98c317860 .functor NOT 1, v0x55f98c2e5720_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2e6f80_0 .net "a", 0 0, v0x55f98c2e5720_0;  alias, 1 drivers
v0x55f98c2e70b0_0 .net "b", 0 0, L_0x55f98c317fe0;  alias, 1 drivers
v0x55f98c2e7170_0 .net "out", 0 0, v0x55f98c2e6e70_0;  alias, 1 drivers
v0x55f98c2e7240_0 .net "x", 0 0, v0x55f98c2e6450_0;  1 drivers
v0x55f98c2e7330_0 .net "y", 0 0, v0x55f98c2e69b0_0;  1 drivers
S_0x55f98c2e5ff0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2e5d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e62d0_0 .net "a", 0 0, v0x55f98c2e5720_0;  alias, 1 drivers
v0x55f98c2e6390_0 .net "b", 0 0, L_0x55f98c317730;  1 drivers
v0x55f98c2e6450_0 .var "out", 0 0;
E_0x55f98c2e6250 .event edge, v0x55f98c2e3810_0, v0x55f98c2e6390_0;
S_0x55f98c2e6570 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2e5d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e6810_0 .net "a", 0 0, L_0x55f98c317860;  1 drivers
v0x55f98c2e68f0_0 .net "b", 0 0, L_0x55f98c317fe0;  alias, 1 drivers
v0x55f98c2e69b0_0 .var "out", 0 0;
E_0x55f98c2e6790 .event edge, v0x55f98c2e6810_0, v0x55f98c2e38f0_0;
S_0x55f98c2e6a90 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2e5d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e6d10_0 .net "a", 0 0, v0x55f98c2e6450_0;  alias, 1 drivers
v0x55f98c2e6dd0_0 .net "b", 0 0, v0x55f98c2e69b0_0;  alias, 1 drivers
v0x55f98c2e6e70_0 .var "out", 0 0;
E_0x55f98c2e6cb0 .event edge, v0x55f98c2e6450_0, v0x55f98c2e69b0_0;
S_0x55f98c2e7b30 .scope module, "FA16" "fulladder" 3 27, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2ebce0_0 .net "a", 0 0, L_0x55f98c3186d0;  1 drivers
v0x55f98c2ebd80_0 .net "b", 0 0, L_0x55f98c3188f0;  1 drivers
v0x55f98c2ebe40_0 .net "cin", 0 0, L_0x55f98c318990;  1 drivers
v0x55f98c2ebee0_0 .net "cout", 0 0, v0x55f98c2e8c90_0;  alias, 1 drivers
v0x55f98c2ebf80_0 .net "sum", 0 0, v0x55f98c2eb6c0_0;  1 drivers
v0x55f98c2ec0c0_0 .net "x", 0 0, v0x55f98c2e9f70_0;  1 drivers
v0x55f98c2ec160_0 .net "y", 0 0, v0x55f98c2e8200_0;  1 drivers
v0x55f98c2ec250_0 .net "z", 0 0, v0x55f98c2e8760_0;  1 drivers
S_0x55f98c2e7d80 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2e7b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e8060_0 .net "a", 0 0, v0x55f98c2e9f70_0;  alias, 1 drivers
v0x55f98c2e8140_0 .net "b", 0 0, L_0x55f98c318990;  alias, 1 drivers
v0x55f98c2e8200_0 .var "out", 0 0;
E_0x55f98c2e7fe0 .event edge, v0x55f98c2e8060_0, v0x55f98c2e8140_0;
S_0x55f98c2e8320 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2e7b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e85c0_0 .net "a", 0 0, L_0x55f98c3186d0;  alias, 1 drivers
v0x55f98c2e86a0_0 .net "b", 0 0, L_0x55f98c3188f0;  alias, 1 drivers
v0x55f98c2e8760_0 .var "out", 0 0;
E_0x55f98c2e8540 .event edge, v0x55f98c2e85c0_0, v0x55f98c2e86a0_0;
S_0x55f98c2e8880 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2e7b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e8b00_0 .net "a", 0 0, v0x55f98c2e8200_0;  alias, 1 drivers
v0x55f98c2e8bc0_0 .net "b", 0 0, v0x55f98c2e8760_0;  alias, 1 drivers
v0x55f98c2e8c90_0 .var "out", 0 0;
E_0x55f98c2e8aa0 .event edge, v0x55f98c2e8200_0, v0x55f98c2e8760_0;
S_0x55f98c2e8da0 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2e7b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c318320 .functor NOT 1, L_0x55f98c3188f0, C4<0>, C4<0>, C4<0>;
L_0x55f98c318420 .functor NOT 1, L_0x55f98c3186d0, C4<0>, C4<0>, C4<0>;
v0x55f98c2ea070_0 .net "a", 0 0, L_0x55f98c3186d0;  alias, 1 drivers
v0x55f98c2ea160_0 .net "b", 0 0, L_0x55f98c3188f0;  alias, 1 drivers
v0x55f98c2ea270_0 .net "out", 0 0, v0x55f98c2e9f70_0;  alias, 1 drivers
v0x55f98c2ea360_0 .net "x", 0 0, v0x55f98c2e9430_0;  1 drivers
v0x55f98c2ea450_0 .net "y", 0 0, v0x55f98c2e99f0_0;  1 drivers
S_0x55f98c2e8fc0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2e8da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e92a0_0 .net "a", 0 0, L_0x55f98c3186d0;  alias, 1 drivers
v0x55f98c2e9390_0 .net "b", 0 0, L_0x55f98c318320;  1 drivers
v0x55f98c2e9430_0 .var "out", 0 0;
E_0x55f98c2e9220 .event edge, v0x55f98c2e85c0_0, v0x55f98c2e9390_0;
S_0x55f98c2e9580 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2e8da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e9820_0 .net "a", 0 0, L_0x55f98c318420;  1 drivers
v0x55f98c2e9900_0 .net "b", 0 0, L_0x55f98c3188f0;  alias, 1 drivers
v0x55f98c2e99f0_0 .var "out", 0 0;
E_0x55f98c2e97a0 .event edge, v0x55f98c2e9820_0, v0x55f98c2e86a0_0;
S_0x55f98c2e9b00 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2e8da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2e9db0_0 .net "a", 0 0, v0x55f98c2e9430_0;  alias, 1 drivers
v0x55f98c2e9ea0_0 .net "b", 0 0, v0x55f98c2e99f0_0;  alias, 1 drivers
v0x55f98c2e9f70_0 .var "out", 0 0;
E_0x55f98c2e9d50 .event edge, v0x55f98c2e9430_0, v0x55f98c2e99f0_0;
S_0x55f98c2ea5d0 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2e7b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c318540 .functor NOT 1, L_0x55f98c318990, C4<0>, C4<0>, C4<0>;
L_0x55f98c318640 .functor NOT 1, v0x55f98c2e9f70_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2eb7d0_0 .net "a", 0 0, v0x55f98c2e9f70_0;  alias, 1 drivers
v0x55f98c2eb900_0 .net "b", 0 0, L_0x55f98c318990;  alias, 1 drivers
v0x55f98c2eb9c0_0 .net "out", 0 0, v0x55f98c2eb6c0_0;  alias, 1 drivers
v0x55f98c2eba90_0 .net "x", 0 0, v0x55f98c2eaca0_0;  1 drivers
v0x55f98c2ebb80_0 .net "y", 0 0, v0x55f98c2eb200_0;  1 drivers
S_0x55f98c2ea840 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2ea5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2eab20_0 .net "a", 0 0, v0x55f98c2e9f70_0;  alias, 1 drivers
v0x55f98c2eabe0_0 .net "b", 0 0, L_0x55f98c318540;  1 drivers
v0x55f98c2eaca0_0 .var "out", 0 0;
E_0x55f98c2eaaa0 .event edge, v0x55f98c2e8060_0, v0x55f98c2eabe0_0;
S_0x55f98c2eadc0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2ea5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2eb060_0 .net "a", 0 0, L_0x55f98c318640;  1 drivers
v0x55f98c2eb140_0 .net "b", 0 0, L_0x55f98c318990;  alias, 1 drivers
v0x55f98c2eb200_0 .var "out", 0 0;
E_0x55f98c2eafe0 .event edge, v0x55f98c2eb060_0, v0x55f98c2e8140_0;
S_0x55f98c2eb2e0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2ea5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2eb560_0 .net "a", 0 0, v0x55f98c2eaca0_0;  alias, 1 drivers
v0x55f98c2eb620_0 .net "b", 0 0, v0x55f98c2eb200_0;  alias, 1 drivers
v0x55f98c2eb6c0_0 .var "out", 0 0;
E_0x55f98c2eb500 .event edge, v0x55f98c2eaca0_0, v0x55f98c2eb200_0;
S_0x55f98c2ec380 .scope module, "FA2" "fulladder" 3 13, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2f0570_0 .net "a", 0 0, L_0x55f98c311b30;  1 drivers
v0x55f98c2f0610_0 .net "b", 0 0, L_0x55f98c311bd0;  1 drivers
v0x55f98c2f06d0_0 .net "cin", 0 0, L_0x55f98c311ca0;  1 drivers
v0x55f98c2f0770_0 .net "cout", 0 0, v0x55f98c2ed520_0;  1 drivers
v0x55f98c2f0810_0 .net "sum", 0 0, v0x55f98c2eff50_0;  1 drivers
v0x55f98c2f0950_0 .net "x", 0 0, v0x55f98c2ee800_0;  1 drivers
v0x55f98c2f09f0_0 .net "y", 0 0, v0x55f98c2eca90_0;  1 drivers
v0x55f98c2f0ae0_0 .net "z", 0 0, v0x55f98c2ecff0_0;  1 drivers
S_0x55f98c2ec660 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2ec380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ec8f0_0 .net "a", 0 0, v0x55f98c2ee800_0;  alias, 1 drivers
v0x55f98c2ec9d0_0 .net "b", 0 0, L_0x55f98c311ca0;  alias, 1 drivers
v0x55f98c2eca90_0 .var "out", 0 0;
E_0x55f98c2ec870 .event edge, v0x55f98c2ec8f0_0, v0x55f98c2ec9d0_0;
S_0x55f98c2ecbb0 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2ec380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ece50_0 .net "a", 0 0, L_0x55f98c311b30;  alias, 1 drivers
v0x55f98c2ecf30_0 .net "b", 0 0, L_0x55f98c311bd0;  alias, 1 drivers
v0x55f98c2ecff0_0 .var "out", 0 0;
E_0x55f98c2ecdd0 .event edge, v0x55f98c2ece50_0, v0x55f98c2ecf30_0;
S_0x55f98c2ed110 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2ec380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ed390_0 .net "a", 0 0, v0x55f98c2eca90_0;  alias, 1 drivers
v0x55f98c2ed450_0 .net "b", 0 0, v0x55f98c2ecff0_0;  alias, 1 drivers
v0x55f98c2ed520_0 .var "out", 0 0;
E_0x55f98c2ed330 .event edge, v0x55f98c2eca90_0, v0x55f98c2ecff0_0;
S_0x55f98c2ed630 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2ec380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c311700 .functor NOT 1, L_0x55f98c311bd0, C4<0>, C4<0>, C4<0>;
L_0x55f98c311820 .functor NOT 1, L_0x55f98c311b30, C4<0>, C4<0>, C4<0>;
v0x55f98c2ee900_0 .net "a", 0 0, L_0x55f98c311b30;  alias, 1 drivers
v0x55f98c2ee9f0_0 .net "b", 0 0, L_0x55f98c311bd0;  alias, 1 drivers
v0x55f98c2eeb00_0 .net "out", 0 0, v0x55f98c2ee800_0;  alias, 1 drivers
v0x55f98c2eebf0_0 .net "x", 0 0, v0x55f98c2edcc0_0;  1 drivers
v0x55f98c2eece0_0 .net "y", 0 0, v0x55f98c2ee280_0;  1 drivers
S_0x55f98c2ed850 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2ed630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2edb30_0 .net "a", 0 0, L_0x55f98c311b30;  alias, 1 drivers
v0x55f98c2edc20_0 .net "b", 0 0, L_0x55f98c311700;  1 drivers
v0x55f98c2edcc0_0 .var "out", 0 0;
E_0x55f98c2edab0 .event edge, v0x55f98c2ece50_0, v0x55f98c2edc20_0;
S_0x55f98c2ede10 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2ed630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ee0b0_0 .net "a", 0 0, L_0x55f98c311820;  1 drivers
v0x55f98c2ee190_0 .net "b", 0 0, L_0x55f98c311bd0;  alias, 1 drivers
v0x55f98c2ee280_0 .var "out", 0 0;
E_0x55f98c2ee030 .event edge, v0x55f98c2ee0b0_0, v0x55f98c2ecf30_0;
S_0x55f98c2ee390 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2ed630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ee640_0 .net "a", 0 0, v0x55f98c2edcc0_0;  alias, 1 drivers
v0x55f98c2ee730_0 .net "b", 0 0, v0x55f98c2ee280_0;  alias, 1 drivers
v0x55f98c2ee800_0 .var "out", 0 0;
E_0x55f98c2ee5e0 .event edge, v0x55f98c2edcc0_0, v0x55f98c2ee280_0;
S_0x55f98c2eee60 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2ec380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c311940 .functor NOT 1, L_0x55f98c311ca0, C4<0>, C4<0>, C4<0>;
L_0x55f98c311a70 .functor NOT 1, v0x55f98c2ee800_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2f0060_0 .net "a", 0 0, v0x55f98c2ee800_0;  alias, 1 drivers
v0x55f98c2f0190_0 .net "b", 0 0, L_0x55f98c311ca0;  alias, 1 drivers
v0x55f98c2f0250_0 .net "out", 0 0, v0x55f98c2eff50_0;  alias, 1 drivers
v0x55f98c2f0320_0 .net "x", 0 0, v0x55f98c2ef530_0;  1 drivers
v0x55f98c2f0410_0 .net "y", 0 0, v0x55f98c2efa90_0;  1 drivers
S_0x55f98c2ef0d0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2eee60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ef3b0_0 .net "a", 0 0, v0x55f98c2ee800_0;  alias, 1 drivers
v0x55f98c2ef470_0 .net "b", 0 0, L_0x55f98c311940;  1 drivers
v0x55f98c2ef530_0 .var "out", 0 0;
E_0x55f98c2ef330 .event edge, v0x55f98c2ec8f0_0, v0x55f98c2ef470_0;
S_0x55f98c2ef650 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2eee60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ef8f0_0 .net "a", 0 0, L_0x55f98c311a70;  1 drivers
v0x55f98c2ef9d0_0 .net "b", 0 0, L_0x55f98c311ca0;  alias, 1 drivers
v0x55f98c2efa90_0 .var "out", 0 0;
E_0x55f98c2ef870 .event edge, v0x55f98c2ef8f0_0, v0x55f98c2ec9d0_0;
S_0x55f98c2efb70 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2eee60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2efdf0_0 .net "a", 0 0, v0x55f98c2ef530_0;  alias, 1 drivers
v0x55f98c2efeb0_0 .net "b", 0 0, v0x55f98c2efa90_0;  alias, 1 drivers
v0x55f98c2eff50_0 .var "out", 0 0;
E_0x55f98c2efd90 .event edge, v0x55f98c2ef530_0, v0x55f98c2efa90_0;
S_0x55f98c2f0c10 .scope module, "FA3" "fulladder" 3 14, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2f4dc0_0 .net "a", 0 0, L_0x55f98c3121a0;  1 drivers
v0x55f98c2f4e60_0 .net "b", 0 0, L_0x55f98c312310;  1 drivers
v0x55f98c2f4f20_0 .net "cin", 0 0, L_0x55f98c312440;  1 drivers
v0x55f98c2f4fc0_0 .net "cout", 0 0, v0x55f98c2f1d70_0;  1 drivers
v0x55f98c2f5060_0 .net "sum", 0 0, v0x55f98c2f47a0_0;  1 drivers
v0x55f98c2f51a0_0 .net "x", 0 0, v0x55f98c2f3050_0;  1 drivers
v0x55f98c2f5240_0 .net "y", 0 0, v0x55f98c2f12e0_0;  1 drivers
v0x55f98c2f5330_0 .net "z", 0 0, v0x55f98c2f1840_0;  1 drivers
S_0x55f98c2f0e60 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2f0c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f1140_0 .net "a", 0 0, v0x55f98c2f3050_0;  alias, 1 drivers
v0x55f98c2f1220_0 .net "b", 0 0, L_0x55f98c312440;  alias, 1 drivers
v0x55f98c2f12e0_0 .var "out", 0 0;
E_0x55f98c2f10c0 .event edge, v0x55f98c2f1140_0, v0x55f98c2f1220_0;
S_0x55f98c2f1400 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2f0c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f16a0_0 .net "a", 0 0, L_0x55f98c3121a0;  alias, 1 drivers
v0x55f98c2f1780_0 .net "b", 0 0, L_0x55f98c312310;  alias, 1 drivers
v0x55f98c2f1840_0 .var "out", 0 0;
E_0x55f98c2f1620 .event edge, v0x55f98c2f16a0_0, v0x55f98c2f1780_0;
S_0x55f98c2f1960 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2f0c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f1be0_0 .net "a", 0 0, v0x55f98c2f12e0_0;  alias, 1 drivers
v0x55f98c2f1ca0_0 .net "b", 0 0, v0x55f98c2f1840_0;  alias, 1 drivers
v0x55f98c2f1d70_0 .var "out", 0 0;
E_0x55f98c2f1b80 .event edge, v0x55f98c2f12e0_0, v0x55f98c2f1840_0;
S_0x55f98c2f1e80 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2f0c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c311d70 .functor NOT 1, L_0x55f98c312310, C4<0>, C4<0>, C4<0>;
L_0x55f98c311ea0 .functor NOT 1, L_0x55f98c3121a0, C4<0>, C4<0>, C4<0>;
v0x55f98c2f3150_0 .net "a", 0 0, L_0x55f98c3121a0;  alias, 1 drivers
v0x55f98c2f3240_0 .net "b", 0 0, L_0x55f98c312310;  alias, 1 drivers
v0x55f98c2f3350_0 .net "out", 0 0, v0x55f98c2f3050_0;  alias, 1 drivers
v0x55f98c2f3440_0 .net "x", 0 0, v0x55f98c2f2510_0;  1 drivers
v0x55f98c2f3530_0 .net "y", 0 0, v0x55f98c2f2ad0_0;  1 drivers
S_0x55f98c2f20a0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2f1e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f2380_0 .net "a", 0 0, L_0x55f98c3121a0;  alias, 1 drivers
v0x55f98c2f2470_0 .net "b", 0 0, L_0x55f98c311d70;  1 drivers
v0x55f98c2f2510_0 .var "out", 0 0;
E_0x55f98c2f2300 .event edge, v0x55f98c2f16a0_0, v0x55f98c2f2470_0;
S_0x55f98c2f2660 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2f1e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f2900_0 .net "a", 0 0, L_0x55f98c311ea0;  1 drivers
v0x55f98c2f29e0_0 .net "b", 0 0, L_0x55f98c312310;  alias, 1 drivers
v0x55f98c2f2ad0_0 .var "out", 0 0;
E_0x55f98c2f2880 .event edge, v0x55f98c2f2900_0, v0x55f98c2f1780_0;
S_0x55f98c2f2be0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2f1e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f2e90_0 .net "a", 0 0, v0x55f98c2f2510_0;  alias, 1 drivers
v0x55f98c2f2f80_0 .net "b", 0 0, v0x55f98c2f2ad0_0;  alias, 1 drivers
v0x55f98c2f3050_0 .var "out", 0 0;
E_0x55f98c2f2e30 .event edge, v0x55f98c2f2510_0, v0x55f98c2f2ad0_0;
S_0x55f98c2f36b0 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2f0c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c311fd0 .functor NOT 1, L_0x55f98c312440, C4<0>, C4<0>, C4<0>;
L_0x55f98c312100 .functor NOT 1, v0x55f98c2f3050_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2f48b0_0 .net "a", 0 0, v0x55f98c2f3050_0;  alias, 1 drivers
v0x55f98c2f49e0_0 .net "b", 0 0, L_0x55f98c312440;  alias, 1 drivers
v0x55f98c2f4aa0_0 .net "out", 0 0, v0x55f98c2f47a0_0;  alias, 1 drivers
v0x55f98c2f4b70_0 .net "x", 0 0, v0x55f98c2f3d80_0;  1 drivers
v0x55f98c2f4c60_0 .net "y", 0 0, v0x55f98c2f42e0_0;  1 drivers
S_0x55f98c2f3920 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2f36b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f3c00_0 .net "a", 0 0, v0x55f98c2f3050_0;  alias, 1 drivers
v0x55f98c2f3cc0_0 .net "b", 0 0, L_0x55f98c311fd0;  1 drivers
v0x55f98c2f3d80_0 .var "out", 0 0;
E_0x55f98c2f3b80 .event edge, v0x55f98c2f1140_0, v0x55f98c2f3cc0_0;
S_0x55f98c2f3ea0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2f36b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f4140_0 .net "a", 0 0, L_0x55f98c312100;  1 drivers
v0x55f98c2f4220_0 .net "b", 0 0, L_0x55f98c312440;  alias, 1 drivers
v0x55f98c2f42e0_0 .var "out", 0 0;
E_0x55f98c2f40c0 .event edge, v0x55f98c2f4140_0, v0x55f98c2f1220_0;
S_0x55f98c2f43c0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2f36b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f4640_0 .net "a", 0 0, v0x55f98c2f3d80_0;  alias, 1 drivers
v0x55f98c2f4700_0 .net "b", 0 0, v0x55f98c2f42e0_0;  alias, 1 drivers
v0x55f98c2f47a0_0 .var "out", 0 0;
E_0x55f98c2f45e0 .event edge, v0x55f98c2f3d80_0, v0x55f98c2f42e0_0;
S_0x55f98c2f5460 .scope module, "FA4" "fulladder" 3 15, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2f9610_0 .net "a", 0 0, L_0x55f98c3128f0;  1 drivers
v0x55f98c2f96b0_0 .net "b", 0 0, L_0x55f98c312990;  1 drivers
v0x55f98c2f9770_0 .net "cin", 0 0, L_0x55f98c312a90;  1 drivers
v0x55f98c2f9810_0 .net "cout", 0 0, v0x55f98c2f65c0_0;  1 drivers
v0x55f98c2f98b0_0 .net "sum", 0 0, v0x55f98c2f8ff0_0;  1 drivers
v0x55f98c2f99f0_0 .net "x", 0 0, v0x55f98c2f78a0_0;  1 drivers
v0x55f98c2f9a90_0 .net "y", 0 0, v0x55f98c2f5b30_0;  1 drivers
v0x55f98c2f9b80_0 .net "z", 0 0, v0x55f98c2f6090_0;  1 drivers
S_0x55f98c2f56b0 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2f5460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f5990_0 .net "a", 0 0, v0x55f98c2f78a0_0;  alias, 1 drivers
v0x55f98c2f5a70_0 .net "b", 0 0, L_0x55f98c312a90;  alias, 1 drivers
v0x55f98c2f5b30_0 .var "out", 0 0;
E_0x55f98c2f5910 .event edge, v0x55f98c2f5990_0, v0x55f98c2f5a70_0;
S_0x55f98c2f5c50 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2f5460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f5ef0_0 .net "a", 0 0, L_0x55f98c3128f0;  alias, 1 drivers
v0x55f98c2f5fd0_0 .net "b", 0 0, L_0x55f98c312990;  alias, 1 drivers
v0x55f98c2f6090_0 .var "out", 0 0;
E_0x55f98c2f5e70 .event edge, v0x55f98c2f5ef0_0, v0x55f98c2f5fd0_0;
S_0x55f98c2f61b0 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2f5460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f6430_0 .net "a", 0 0, v0x55f98c2f5b30_0;  alias, 1 drivers
v0x55f98c2f64f0_0 .net "b", 0 0, v0x55f98c2f6090_0;  alias, 1 drivers
v0x55f98c2f65c0_0 .var "out", 0 0;
E_0x55f98c2f63d0 .event edge, v0x55f98c2f5b30_0, v0x55f98c2f6090_0;
S_0x55f98c2f66d0 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2f5460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c3124e0 .functor NOT 1, L_0x55f98c312990, C4<0>, C4<0>, C4<0>;
L_0x55f98c3125e0 .functor NOT 1, L_0x55f98c3128f0, C4<0>, C4<0>, C4<0>;
v0x55f98c2f79a0_0 .net "a", 0 0, L_0x55f98c3128f0;  alias, 1 drivers
v0x55f98c2f7a90_0 .net "b", 0 0, L_0x55f98c312990;  alias, 1 drivers
v0x55f98c2f7ba0_0 .net "out", 0 0, v0x55f98c2f78a0_0;  alias, 1 drivers
v0x55f98c2f7c90_0 .net "x", 0 0, v0x55f98c2f6d60_0;  1 drivers
v0x55f98c2f7d80_0 .net "y", 0 0, v0x55f98c2f7320_0;  1 drivers
S_0x55f98c2f68f0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2f66d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f6bd0_0 .net "a", 0 0, L_0x55f98c3128f0;  alias, 1 drivers
v0x55f98c2f6cc0_0 .net "b", 0 0, L_0x55f98c3124e0;  1 drivers
v0x55f98c2f6d60_0 .var "out", 0 0;
E_0x55f98c2f6b50 .event edge, v0x55f98c2f5ef0_0, v0x55f98c2f6cc0_0;
S_0x55f98c2f6eb0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2f66d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f7150_0 .net "a", 0 0, L_0x55f98c3125e0;  1 drivers
v0x55f98c2f7230_0 .net "b", 0 0, L_0x55f98c312990;  alias, 1 drivers
v0x55f98c2f7320_0 .var "out", 0 0;
E_0x55f98c2f70d0 .event edge, v0x55f98c2f7150_0, v0x55f98c2f5fd0_0;
S_0x55f98c2f7430 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2f66d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f76e0_0 .net "a", 0 0, v0x55f98c2f6d60_0;  alias, 1 drivers
v0x55f98c2f77d0_0 .net "b", 0 0, v0x55f98c2f7320_0;  alias, 1 drivers
v0x55f98c2f78a0_0 .var "out", 0 0;
E_0x55f98c2f7680 .event edge, v0x55f98c2f6d60_0, v0x55f98c2f7320_0;
S_0x55f98c2f7f00 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2f5460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c312700 .functor NOT 1, L_0x55f98c312a90, C4<0>, C4<0>, C4<0>;
L_0x55f98c312830 .functor NOT 1, v0x55f98c2f78a0_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2f9100_0 .net "a", 0 0, v0x55f98c2f78a0_0;  alias, 1 drivers
v0x55f98c2f9230_0 .net "b", 0 0, L_0x55f98c312a90;  alias, 1 drivers
v0x55f98c2f92f0_0 .net "out", 0 0, v0x55f98c2f8ff0_0;  alias, 1 drivers
v0x55f98c2f93c0_0 .net "x", 0 0, v0x55f98c2f85d0_0;  1 drivers
v0x55f98c2f94b0_0 .net "y", 0 0, v0x55f98c2f8b30_0;  1 drivers
S_0x55f98c2f8170 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2f7f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f8450_0 .net "a", 0 0, v0x55f98c2f78a0_0;  alias, 1 drivers
v0x55f98c2f8510_0 .net "b", 0 0, L_0x55f98c312700;  1 drivers
v0x55f98c2f85d0_0 .var "out", 0 0;
E_0x55f98c2f83d0 .event edge, v0x55f98c2f5990_0, v0x55f98c2f8510_0;
S_0x55f98c2f86f0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2f7f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f8990_0 .net "a", 0 0, L_0x55f98c312830;  1 drivers
v0x55f98c2f8a70_0 .net "b", 0 0, L_0x55f98c312a90;  alias, 1 drivers
v0x55f98c2f8b30_0 .var "out", 0 0;
E_0x55f98c2f8910 .event edge, v0x55f98c2f8990_0, v0x55f98c2f5a70_0;
S_0x55f98c2f8c10 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2f7f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2f8e90_0 .net "a", 0 0, v0x55f98c2f85d0_0;  alias, 1 drivers
v0x55f98c2f8f50_0 .net "b", 0 0, v0x55f98c2f8b30_0;  alias, 1 drivers
v0x55f98c2f8ff0_0 .var "out", 0 0;
E_0x55f98c2f8e30 .event edge, v0x55f98c2f85d0_0, v0x55f98c2f8b30_0;
S_0x55f98c2f9cb0 .scope module, "FA5" "fulladder" 3 16, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c2fde60_0 .net "a", 0 0, L_0x55f98c312fa0;  1 drivers
v0x55f98c2fdf00_0 .net "b", 0 0, L_0x55f98c3130b0;  1 drivers
v0x55f98c2fdfc0_0 .net "cin", 0 0, L_0x55f98c313150;  1 drivers
v0x55f98c2fe060_0 .net "cout", 0 0, v0x55f98c2fae10_0;  1 drivers
v0x55f98c2fe100_0 .net "sum", 0 0, v0x55f98c2fd840_0;  1 drivers
v0x55f98c2fe240_0 .net "x", 0 0, v0x55f98c2fc0f0_0;  1 drivers
v0x55f98c2fe2e0_0 .net "y", 0 0, v0x55f98c2fa380_0;  1 drivers
v0x55f98c2fe3d0_0 .net "z", 0 0, v0x55f98c2fa8e0_0;  1 drivers
S_0x55f98c2f9f00 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2f9cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fa1e0_0 .net "a", 0 0, v0x55f98c2fc0f0_0;  alias, 1 drivers
v0x55f98c2fa2c0_0 .net "b", 0 0, L_0x55f98c313150;  alias, 1 drivers
v0x55f98c2fa380_0 .var "out", 0 0;
E_0x55f98c2fa160 .event edge, v0x55f98c2fa1e0_0, v0x55f98c2fa2c0_0;
S_0x55f98c2fa4a0 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2f9cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fa740_0 .net "a", 0 0, L_0x55f98c312fa0;  alias, 1 drivers
v0x55f98c2fa820_0 .net "b", 0 0, L_0x55f98c3130b0;  alias, 1 drivers
v0x55f98c2fa8e0_0 .var "out", 0 0;
E_0x55f98c2fa6c0 .event edge, v0x55f98c2fa740_0, v0x55f98c2fa820_0;
S_0x55f98c2faa00 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2f9cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fac80_0 .net "a", 0 0, v0x55f98c2fa380_0;  alias, 1 drivers
v0x55f98c2fad40_0 .net "b", 0 0, v0x55f98c2fa8e0_0;  alias, 1 drivers
v0x55f98c2fae10_0 .var "out", 0 0;
E_0x55f98c2fac20 .event edge, v0x55f98c2fa380_0, v0x55f98c2fa8e0_0;
S_0x55f98c2faf20 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2f9cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c312b30 .functor NOT 1, L_0x55f98c3130b0, C4<0>, C4<0>, C4<0>;
L_0x55f98c312c60 .functor NOT 1, L_0x55f98c312fa0, C4<0>, C4<0>, C4<0>;
v0x55f98c2fc1f0_0 .net "a", 0 0, L_0x55f98c312fa0;  alias, 1 drivers
v0x55f98c2fc2e0_0 .net "b", 0 0, L_0x55f98c3130b0;  alias, 1 drivers
v0x55f98c2fc3f0_0 .net "out", 0 0, v0x55f98c2fc0f0_0;  alias, 1 drivers
v0x55f98c2fc4e0_0 .net "x", 0 0, v0x55f98c2fb5b0_0;  1 drivers
v0x55f98c2fc5d0_0 .net "y", 0 0, v0x55f98c2fbb70_0;  1 drivers
S_0x55f98c2fb140 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2faf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fb420_0 .net "a", 0 0, L_0x55f98c312fa0;  alias, 1 drivers
v0x55f98c2fb510_0 .net "b", 0 0, L_0x55f98c312b30;  1 drivers
v0x55f98c2fb5b0_0 .var "out", 0 0;
E_0x55f98c2fb3a0 .event edge, v0x55f98c2fa740_0, v0x55f98c2fb510_0;
S_0x55f98c2fb700 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2faf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fb9a0_0 .net "a", 0 0, L_0x55f98c312c60;  1 drivers
v0x55f98c2fba80_0 .net "b", 0 0, L_0x55f98c3130b0;  alias, 1 drivers
v0x55f98c2fbb70_0 .var "out", 0 0;
E_0x55f98c2fb920 .event edge, v0x55f98c2fb9a0_0, v0x55f98c2fa820_0;
S_0x55f98c2fbc80 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2faf20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fbf30_0 .net "a", 0 0, v0x55f98c2fb5b0_0;  alias, 1 drivers
v0x55f98c2fc020_0 .net "b", 0 0, v0x55f98c2fbb70_0;  alias, 1 drivers
v0x55f98c2fc0f0_0 .var "out", 0 0;
E_0x55f98c2fbed0 .event edge, v0x55f98c2fb5b0_0, v0x55f98c2fbb70_0;
S_0x55f98c2fc750 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2f9cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c312db0 .functor NOT 1, L_0x55f98c313150, C4<0>, C4<0>, C4<0>;
L_0x55f98c312ee0 .functor NOT 1, v0x55f98c2fc0f0_0, C4<0>, C4<0>, C4<0>;
v0x55f98c2fd950_0 .net "a", 0 0, v0x55f98c2fc0f0_0;  alias, 1 drivers
v0x55f98c2fda80_0 .net "b", 0 0, L_0x55f98c313150;  alias, 1 drivers
v0x55f98c2fdb40_0 .net "out", 0 0, v0x55f98c2fd840_0;  alias, 1 drivers
v0x55f98c2fdc10_0 .net "x", 0 0, v0x55f98c2fce20_0;  1 drivers
v0x55f98c2fdd00_0 .net "y", 0 0, v0x55f98c2fd380_0;  1 drivers
S_0x55f98c2fc9c0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2fc750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fcca0_0 .net "a", 0 0, v0x55f98c2fc0f0_0;  alias, 1 drivers
v0x55f98c2fcd60_0 .net "b", 0 0, L_0x55f98c312db0;  1 drivers
v0x55f98c2fce20_0 .var "out", 0 0;
E_0x55f98c2fcc20 .event edge, v0x55f98c2fa1e0_0, v0x55f98c2fcd60_0;
S_0x55f98c2fcf40 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2fc750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fd1e0_0 .net "a", 0 0, L_0x55f98c312ee0;  1 drivers
v0x55f98c2fd2c0_0 .net "b", 0 0, L_0x55f98c313150;  alias, 1 drivers
v0x55f98c2fd380_0 .var "out", 0 0;
E_0x55f98c2fd160 .event edge, v0x55f98c2fd1e0_0, v0x55f98c2fa2c0_0;
S_0x55f98c2fd460 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2fc750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fd6e0_0 .net "a", 0 0, v0x55f98c2fce20_0;  alias, 1 drivers
v0x55f98c2fd7a0_0 .net "b", 0 0, v0x55f98c2fd380_0;  alias, 1 drivers
v0x55f98c2fd840_0 .var "out", 0 0;
E_0x55f98c2fd680 .event edge, v0x55f98c2fce20_0, v0x55f98c2fd380_0;
S_0x55f98c2fe500 .scope module, "FA6" "fulladder" 3 17, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c3026b0_0 .net "a", 0 0, L_0x55f98c313700;  1 drivers
v0x55f98c302750_0 .net "b", 0 0, L_0x55f98c3137a0;  1 drivers
v0x55f98c302810_0 .net "cin", 0 0, L_0x55f98c3138d0;  1 drivers
v0x55f98c3028b0_0 .net "cout", 0 0, v0x55f98c2ff660_0;  1 drivers
v0x55f98c302950_0 .net "sum", 0 0, v0x55f98c302090_0;  1 drivers
v0x55f98c302a90_0 .net "x", 0 0, v0x55f98c300940_0;  1 drivers
v0x55f98c302b30_0 .net "y", 0 0, v0x55f98c2febd0_0;  1 drivers
v0x55f98c302c20_0 .net "z", 0 0, v0x55f98c2ff130_0;  1 drivers
S_0x55f98c2fe750 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c2fe500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fea30_0 .net "a", 0 0, v0x55f98c300940_0;  alias, 1 drivers
v0x55f98c2feb10_0 .net "b", 0 0, L_0x55f98c3138d0;  alias, 1 drivers
v0x55f98c2febd0_0 .var "out", 0 0;
E_0x55f98c2fe9b0 .event edge, v0x55f98c2fea30_0, v0x55f98c2feb10_0;
S_0x55f98c2fecf0 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c2fe500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2fef90_0 .net "a", 0 0, L_0x55f98c313700;  alias, 1 drivers
v0x55f98c2ff070_0 .net "b", 0 0, L_0x55f98c3137a0;  alias, 1 drivers
v0x55f98c2ff130_0 .var "out", 0 0;
E_0x55f98c2fef10 .event edge, v0x55f98c2fef90_0, v0x55f98c2ff070_0;
S_0x55f98c2ff250 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c2fe500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ff4d0_0 .net "a", 0 0, v0x55f98c2febd0_0;  alias, 1 drivers
v0x55f98c2ff590_0 .net "b", 0 0, v0x55f98c2ff130_0;  alias, 1 drivers
v0x55f98c2ff660_0 .var "out", 0 0;
E_0x55f98c2ff470 .event edge, v0x55f98c2febd0_0, v0x55f98c2ff130_0;
S_0x55f98c2ff770 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c2fe500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c313040 .functor NOT 1, L_0x55f98c3137a0, C4<0>, C4<0>, C4<0>;
L_0x55f98c3133c0 .functor NOT 1, L_0x55f98c313700, C4<0>, C4<0>, C4<0>;
v0x55f98c300a40_0 .net "a", 0 0, L_0x55f98c313700;  alias, 1 drivers
v0x55f98c300b30_0 .net "b", 0 0, L_0x55f98c3137a0;  alias, 1 drivers
v0x55f98c300c40_0 .net "out", 0 0, v0x55f98c300940_0;  alias, 1 drivers
v0x55f98c300d30_0 .net "x", 0 0, v0x55f98c2ffe00_0;  1 drivers
v0x55f98c300e20_0 .net "y", 0 0, v0x55f98c3003c0_0;  1 drivers
S_0x55f98c2ff990 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c2ff770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c2ffc70_0 .net "a", 0 0, L_0x55f98c313700;  alias, 1 drivers
v0x55f98c2ffd60_0 .net "b", 0 0, L_0x55f98c313040;  1 drivers
v0x55f98c2ffe00_0 .var "out", 0 0;
E_0x55f98c2ffbf0 .event edge, v0x55f98c2fef90_0, v0x55f98c2ffd60_0;
S_0x55f98c2fff50 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c2ff770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c3001f0_0 .net "a", 0 0, L_0x55f98c3133c0;  1 drivers
v0x55f98c3002d0_0 .net "b", 0 0, L_0x55f98c3137a0;  alias, 1 drivers
v0x55f98c3003c0_0 .var "out", 0 0;
E_0x55f98c300170 .event edge, v0x55f98c3001f0_0, v0x55f98c2ff070_0;
S_0x55f98c3004d0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c2ff770;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c300780_0 .net "a", 0 0, v0x55f98c2ffe00_0;  alias, 1 drivers
v0x55f98c300870_0 .net "b", 0 0, v0x55f98c3003c0_0;  alias, 1 drivers
v0x55f98c300940_0 .var "out", 0 0;
E_0x55f98c300720 .event edge, v0x55f98c2ffe00_0, v0x55f98c3003c0_0;
S_0x55f98c300fa0 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c2fe500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c313510 .functor NOT 1, L_0x55f98c3138d0, C4<0>, C4<0>, C4<0>;
L_0x55f98c313640 .functor NOT 1, v0x55f98c300940_0, C4<0>, C4<0>, C4<0>;
v0x55f98c3021a0_0 .net "a", 0 0, v0x55f98c300940_0;  alias, 1 drivers
v0x55f98c3022d0_0 .net "b", 0 0, L_0x55f98c3138d0;  alias, 1 drivers
v0x55f98c302390_0 .net "out", 0 0, v0x55f98c302090_0;  alias, 1 drivers
v0x55f98c302460_0 .net "x", 0 0, v0x55f98c301670_0;  1 drivers
v0x55f98c302550_0 .net "y", 0 0, v0x55f98c301bd0_0;  1 drivers
S_0x55f98c301210 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c300fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c3014f0_0 .net "a", 0 0, v0x55f98c300940_0;  alias, 1 drivers
v0x55f98c3015b0_0 .net "b", 0 0, L_0x55f98c313510;  1 drivers
v0x55f98c301670_0 .var "out", 0 0;
E_0x55f98c301470 .event edge, v0x55f98c2fea30_0, v0x55f98c3015b0_0;
S_0x55f98c301790 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c300fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c301a30_0 .net "a", 0 0, L_0x55f98c313640;  1 drivers
v0x55f98c301b10_0 .net "b", 0 0, L_0x55f98c3138d0;  alias, 1 drivers
v0x55f98c301bd0_0 .var "out", 0 0;
E_0x55f98c3019b0 .event edge, v0x55f98c301a30_0, v0x55f98c2feb10_0;
S_0x55f98c301cb0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c300fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c301f30_0 .net "a", 0 0, v0x55f98c301670_0;  alias, 1 drivers
v0x55f98c301ff0_0 .net "b", 0 0, v0x55f98c301bd0_0;  alias, 1 drivers
v0x55f98c302090_0 .var "out", 0 0;
E_0x55f98c301ed0 .event edge, v0x55f98c301670_0, v0x55f98c301bd0_0;
S_0x55f98c302d50 .scope module, "FA7" "fulladder" 3 18, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c306f00_0 .net "a", 0 0, L_0x55f98c313de0;  1 drivers
v0x55f98c306fa0_0 .net "b", 0 0, L_0x55f98c313f20;  1 drivers
v0x55f98c307060_0 .net "cin", 0 0, L_0x55f98c313fc0;  1 drivers
v0x55f98c307100_0 .net "cout", 0 0, v0x55f98c303eb0_0;  1 drivers
v0x55f98c3071a0_0 .net "sum", 0 0, v0x55f98c3068e0_0;  1 drivers
v0x55f98c3072e0_0 .net "x", 0 0, v0x55f98c305190_0;  1 drivers
v0x55f98c307380_0 .net "y", 0 0, v0x55f98c303420_0;  1 drivers
v0x55f98c307470_0 .net "z", 0 0, v0x55f98c303980_0;  1 drivers
S_0x55f98c302fa0 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c302d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c303280_0 .net "a", 0 0, v0x55f98c305190_0;  alias, 1 drivers
v0x55f98c303360_0 .net "b", 0 0, L_0x55f98c313fc0;  alias, 1 drivers
v0x55f98c303420_0 .var "out", 0 0;
E_0x55f98c303200 .event edge, v0x55f98c303280_0, v0x55f98c303360_0;
S_0x55f98c303540 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c302d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c3037e0_0 .net "a", 0 0, L_0x55f98c313de0;  alias, 1 drivers
v0x55f98c3038c0_0 .net "b", 0 0, L_0x55f98c313f20;  alias, 1 drivers
v0x55f98c303980_0 .var "out", 0 0;
E_0x55f98c303760 .event edge, v0x55f98c3037e0_0, v0x55f98c3038c0_0;
S_0x55f98c303aa0 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c302d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c303d20_0 .net "a", 0 0, v0x55f98c303420_0;  alias, 1 drivers
v0x55f98c303de0_0 .net "b", 0 0, v0x55f98c303980_0;  alias, 1 drivers
v0x55f98c303eb0_0 .var "out", 0 0;
E_0x55f98c303cc0 .event edge, v0x55f98c303420_0, v0x55f98c303980_0;
S_0x55f98c303fc0 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c302d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c313970 .functor NOT 1, L_0x55f98c313f20, C4<0>, C4<0>, C4<0>;
L_0x55f98c313aa0 .functor NOT 1, L_0x55f98c313de0, C4<0>, C4<0>, C4<0>;
v0x55f98c305290_0 .net "a", 0 0, L_0x55f98c313de0;  alias, 1 drivers
v0x55f98c305380_0 .net "b", 0 0, L_0x55f98c313f20;  alias, 1 drivers
v0x55f98c305490_0 .net "out", 0 0, v0x55f98c305190_0;  alias, 1 drivers
v0x55f98c305580_0 .net "x", 0 0, v0x55f98c304650_0;  1 drivers
v0x55f98c305670_0 .net "y", 0 0, v0x55f98c304c10_0;  1 drivers
S_0x55f98c3041e0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c303fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c3044c0_0 .net "a", 0 0, L_0x55f98c313de0;  alias, 1 drivers
v0x55f98c3045b0_0 .net "b", 0 0, L_0x55f98c313970;  1 drivers
v0x55f98c304650_0 .var "out", 0 0;
E_0x55f98c304440 .event edge, v0x55f98c3037e0_0, v0x55f98c3045b0_0;
S_0x55f98c3047a0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c303fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c304a40_0 .net "a", 0 0, L_0x55f98c313aa0;  1 drivers
v0x55f98c304b20_0 .net "b", 0 0, L_0x55f98c313f20;  alias, 1 drivers
v0x55f98c304c10_0 .var "out", 0 0;
E_0x55f98c3049c0 .event edge, v0x55f98c304a40_0, v0x55f98c3038c0_0;
S_0x55f98c304d20 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c303fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c304fd0_0 .net "a", 0 0, v0x55f98c304650_0;  alias, 1 drivers
v0x55f98c3050c0_0 .net "b", 0 0, v0x55f98c304c10_0;  alias, 1 drivers
v0x55f98c305190_0 .var "out", 0 0;
E_0x55f98c304f70 .event edge, v0x55f98c304650_0, v0x55f98c304c10_0;
S_0x55f98c3057f0 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c302d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c313bf0 .functor NOT 1, L_0x55f98c313fc0, C4<0>, C4<0>, C4<0>;
L_0x55f98c313d20 .functor NOT 1, v0x55f98c305190_0, C4<0>, C4<0>, C4<0>;
v0x55f98c3069f0_0 .net "a", 0 0, v0x55f98c305190_0;  alias, 1 drivers
v0x55f98c306b20_0 .net "b", 0 0, L_0x55f98c313fc0;  alias, 1 drivers
v0x55f98c306be0_0 .net "out", 0 0, v0x55f98c3068e0_0;  alias, 1 drivers
v0x55f98c306cb0_0 .net "x", 0 0, v0x55f98c305ec0_0;  1 drivers
v0x55f98c306da0_0 .net "y", 0 0, v0x55f98c306420_0;  1 drivers
S_0x55f98c305a60 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c3057f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c305d40_0 .net "a", 0 0, v0x55f98c305190_0;  alias, 1 drivers
v0x55f98c305e00_0 .net "b", 0 0, L_0x55f98c313bf0;  1 drivers
v0x55f98c305ec0_0 .var "out", 0 0;
E_0x55f98c305cc0 .event edge, v0x55f98c303280_0, v0x55f98c305e00_0;
S_0x55f98c305fe0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c3057f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c306280_0 .net "a", 0 0, L_0x55f98c313d20;  1 drivers
v0x55f98c306360_0 .net "b", 0 0, L_0x55f98c313fc0;  alias, 1 drivers
v0x55f98c306420_0 .var "out", 0 0;
E_0x55f98c306200 .event edge, v0x55f98c306280_0, v0x55f98c303360_0;
S_0x55f98c306500 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c3057f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c306780_0 .net "a", 0 0, v0x55f98c305ec0_0;  alias, 1 drivers
v0x55f98c306840_0 .net "b", 0 0, v0x55f98c306420_0;  alias, 1 drivers
v0x55f98c3068e0_0 .var "out", 0 0;
E_0x55f98c306720 .event edge, v0x55f98c305ec0_0, v0x55f98c306420_0;
S_0x55f98c3075a0 .scope module, "FA8" "fulladder" 3 19, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c30b750_0 .net "a", 0 0, L_0x55f98c313e80;  1 drivers
v0x55f98c30b7f0_0 .net "b", 0 0, L_0x55f98c3143d0;  1 drivers
v0x55f98c30b8b0_0 .net "cin", 0 0, L_0x55f98c314530;  1 drivers
v0x55f98c30b950_0 .net "cout", 0 0, v0x55f98c308700_0;  1 drivers
v0x55f98c30b9f0_0 .net "sum", 0 0, v0x55f98c30b130_0;  1 drivers
v0x55f98c30bb30_0 .net "x", 0 0, v0x55f98c3099e0_0;  1 drivers
v0x55f98c30bbd0_0 .net "y", 0 0, v0x55f98c307c70_0;  1 drivers
v0x55f98c30bcc0_0 .net "z", 0 0, v0x55f98c3081d0_0;  1 drivers
S_0x55f98c3077f0 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c3075a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c307ad0_0 .net "a", 0 0, v0x55f98c3099e0_0;  alias, 1 drivers
v0x55f98c307bb0_0 .net "b", 0 0, L_0x55f98c314530;  alias, 1 drivers
v0x55f98c307c70_0 .var "out", 0 0;
E_0x55f98c307a50 .event edge, v0x55f98c307ad0_0, v0x55f98c307bb0_0;
S_0x55f98c307d90 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c3075a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c308030_0 .net "a", 0 0, L_0x55f98c313e80;  alias, 1 drivers
v0x55f98c308110_0 .net "b", 0 0, L_0x55f98c3143d0;  alias, 1 drivers
v0x55f98c3081d0_0 .var "out", 0 0;
E_0x55f98c307fb0 .event edge, v0x55f98c308030_0, v0x55f98c308110_0;
S_0x55f98c3082f0 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c3075a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c308570_0 .net "a", 0 0, v0x55f98c307c70_0;  alias, 1 drivers
v0x55f98c308630_0 .net "b", 0 0, v0x55f98c3081d0_0;  alias, 1 drivers
v0x55f98c308700_0 .var "out", 0 0;
E_0x55f98c308510 .event edge, v0x55f98c307c70_0, v0x55f98c3081d0_0;
S_0x55f98c308810 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c3075a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c314110 .functor NOT 1, L_0x55f98c3143d0, C4<0>, C4<0>, C4<0>;
L_0x55f98c3141b0 .functor NOT 1, L_0x55f98c313e80, C4<0>, C4<0>, C4<0>;
v0x55f98c309ae0_0 .net "a", 0 0, L_0x55f98c313e80;  alias, 1 drivers
v0x55f98c309bd0_0 .net "b", 0 0, L_0x55f98c3143d0;  alias, 1 drivers
v0x55f98c309ce0_0 .net "out", 0 0, v0x55f98c3099e0_0;  alias, 1 drivers
v0x55f98c309dd0_0 .net "x", 0 0, v0x55f98c308ea0_0;  1 drivers
v0x55f98c309ec0_0 .net "y", 0 0, v0x55f98c309460_0;  1 drivers
S_0x55f98c308a30 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c308810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c308d10_0 .net "a", 0 0, L_0x55f98c313e80;  alias, 1 drivers
v0x55f98c308e00_0 .net "b", 0 0, L_0x55f98c314110;  1 drivers
v0x55f98c308ea0_0 .var "out", 0 0;
E_0x55f98c308c90 .event edge, v0x55f98c308030_0, v0x55f98c308e00_0;
S_0x55f98c308ff0 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c308810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c309290_0 .net "a", 0 0, L_0x55f98c3141b0;  1 drivers
v0x55f98c309370_0 .net "b", 0 0, L_0x55f98c3143d0;  alias, 1 drivers
v0x55f98c309460_0 .var "out", 0 0;
E_0x55f98c309210 .event edge, v0x55f98c309290_0, v0x55f98c308110_0;
S_0x55f98c309570 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c308810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c309820_0 .net "a", 0 0, v0x55f98c308ea0_0;  alias, 1 drivers
v0x55f98c309910_0 .net "b", 0 0, v0x55f98c309460_0;  alias, 1 drivers
v0x55f98c3099e0_0 .var "out", 0 0;
E_0x55f98c3097c0 .event edge, v0x55f98c308ea0_0, v0x55f98c309460_0;
S_0x55f98c30a040 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c3075a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c314270 .functor NOT 1, L_0x55f98c314530, C4<0>, C4<0>, C4<0>;
L_0x55f98c314310 .functor NOT 1, v0x55f98c3099e0_0, C4<0>, C4<0>, C4<0>;
v0x55f98c30b240_0 .net "a", 0 0, v0x55f98c3099e0_0;  alias, 1 drivers
v0x55f98c30b370_0 .net "b", 0 0, L_0x55f98c314530;  alias, 1 drivers
v0x55f98c30b430_0 .net "out", 0 0, v0x55f98c30b130_0;  alias, 1 drivers
v0x55f98c30b500_0 .net "x", 0 0, v0x55f98c30a710_0;  1 drivers
v0x55f98c30b5f0_0 .net "y", 0 0, v0x55f98c30ac70_0;  1 drivers
S_0x55f98c30a2b0 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c30a040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30a590_0 .net "a", 0 0, v0x55f98c3099e0_0;  alias, 1 drivers
v0x55f98c30a650_0 .net "b", 0 0, L_0x55f98c314270;  1 drivers
v0x55f98c30a710_0 .var "out", 0 0;
E_0x55f98c30a510 .event edge, v0x55f98c307ad0_0, v0x55f98c30a650_0;
S_0x55f98c30a830 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c30a040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30aad0_0 .net "a", 0 0, L_0x55f98c314310;  1 drivers
v0x55f98c30abb0_0 .net "b", 0 0, L_0x55f98c314530;  alias, 1 drivers
v0x55f98c30ac70_0 .var "out", 0 0;
E_0x55f98c30aa50 .event edge, v0x55f98c30aad0_0, v0x55f98c307bb0_0;
S_0x55f98c30ad50 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c30a040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30afd0_0 .net "a", 0 0, v0x55f98c30a710_0;  alias, 1 drivers
v0x55f98c30b090_0 .net "b", 0 0, v0x55f98c30ac70_0;  alias, 1 drivers
v0x55f98c30b130_0 .var "out", 0 0;
E_0x55f98c30af70 .event edge, v0x55f98c30a710_0, v0x55f98c30ac70_0;
S_0x55f98c30bdf0 .scope module, "FA9" "fulladder" 3 20, 3 34 0, S_0x55f98c29c570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0x55f98c30ffa0_0 .net "a", 0 0, L_0x55f98c314a40;  1 drivers
v0x55f98c310040_0 .net "b", 0 0, L_0x55f98c314bb0;  1 drivers
v0x55f98c310100_0 .net "cin", 0 0, L_0x55f98c314c50;  1 drivers
v0x55f98c3101a0_0 .net "cout", 0 0, v0x55f98c30cf50_0;  1 drivers
v0x55f98c310240_0 .net "sum", 0 0, v0x55f98c30f980_0;  1 drivers
v0x55f98c310380_0 .net "x", 0 0, v0x55f98c30e230_0;  1 drivers
v0x55f98c310420_0 .net "y", 0 0, v0x55f98c30c4c0_0;  1 drivers
v0x55f98c310510_0 .net "z", 0 0, v0x55f98c30ca20_0;  1 drivers
S_0x55f98c30c040 .scope module, "and1" "andgate" 3 43, 3 69 0, S_0x55f98c30bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30c320_0 .net "a", 0 0, v0x55f98c30e230_0;  alias, 1 drivers
v0x55f98c30c400_0 .net "b", 0 0, L_0x55f98c314c50;  alias, 1 drivers
v0x55f98c30c4c0_0 .var "out", 0 0;
E_0x55f98c30c2a0 .event edge, v0x55f98c30c320_0, v0x55f98c30c400_0;
S_0x55f98c30c5e0 .scope module, "and2" "andgate" 3 44, 3 69 0, S_0x55f98c30bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30c880_0 .net "a", 0 0, L_0x55f98c314a40;  alias, 1 drivers
v0x55f98c30c960_0 .net "b", 0 0, L_0x55f98c314bb0;  alias, 1 drivers
v0x55f98c30ca20_0 .var "out", 0 0;
E_0x55f98c30c800 .event edge, v0x55f98c30c880_0, v0x55f98c30c960_0;
S_0x55f98c30cb40 .scope module, "or1" "orgate" 3 45, 3 81 0, S_0x55f98c30bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30cdc0_0 .net "a", 0 0, v0x55f98c30c4c0_0;  alias, 1 drivers
v0x55f98c30ce80_0 .net "b", 0 0, v0x55f98c30ca20_0;  alias, 1 drivers
v0x55f98c30cf50_0 .var "out", 0 0;
E_0x55f98c30cd60 .event edge, v0x55f98c30c4c0_0, v0x55f98c30ca20_0;
S_0x55f98c30d060 .scope module, "xor1" "xorgate" 3 41, 3 51 0, S_0x55f98c30bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c3145d0 .functor NOT 1, L_0x55f98c314bb0, C4<0>, C4<0>, C4<0>;
L_0x55f98c314700 .functor NOT 1, L_0x55f98c314a40, C4<0>, C4<0>, C4<0>;
v0x55f98c30e330_0 .net "a", 0 0, L_0x55f98c314a40;  alias, 1 drivers
v0x55f98c30e420_0 .net "b", 0 0, L_0x55f98c314bb0;  alias, 1 drivers
v0x55f98c30e530_0 .net "out", 0 0, v0x55f98c30e230_0;  alias, 1 drivers
v0x55f98c30e620_0 .net "x", 0 0, v0x55f98c30d6f0_0;  1 drivers
v0x55f98c30e710_0 .net "y", 0 0, v0x55f98c30dcb0_0;  1 drivers
S_0x55f98c30d280 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c30d060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30d560_0 .net "a", 0 0, L_0x55f98c314a40;  alias, 1 drivers
v0x55f98c30d650_0 .net "b", 0 0, L_0x55f98c3145d0;  1 drivers
v0x55f98c30d6f0_0 .var "out", 0 0;
E_0x55f98c30d4e0 .event edge, v0x55f98c30c880_0, v0x55f98c30d650_0;
S_0x55f98c30d840 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c30d060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30dae0_0 .net "a", 0 0, L_0x55f98c314700;  1 drivers
v0x55f98c30dbc0_0 .net "b", 0 0, L_0x55f98c314bb0;  alias, 1 drivers
v0x55f98c30dcb0_0 .var "out", 0 0;
E_0x55f98c30da60 .event edge, v0x55f98c30dae0_0, v0x55f98c30c960_0;
S_0x55f98c30ddc0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c30d060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30e070_0 .net "a", 0 0, v0x55f98c30d6f0_0;  alias, 1 drivers
v0x55f98c30e160_0 .net "b", 0 0, v0x55f98c30dcb0_0;  alias, 1 drivers
v0x55f98c30e230_0 .var "out", 0 0;
E_0x55f98c30e010 .event edge, v0x55f98c30d6f0_0, v0x55f98c30dcb0_0;
S_0x55f98c30e890 .scope module, "xor2" "xorgate" 3 42, 3 51 0, S_0x55f98c30bdf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
L_0x55f98c314850 .functor NOT 1, L_0x55f98c314c50, C4<0>, C4<0>, C4<0>;
L_0x55f98c314980 .functor NOT 1, v0x55f98c30e230_0, C4<0>, C4<0>, C4<0>;
v0x55f98c30fa90_0 .net "a", 0 0, v0x55f98c30e230_0;  alias, 1 drivers
v0x55f98c30fbc0_0 .net "b", 0 0, L_0x55f98c314c50;  alias, 1 drivers
v0x55f98c30fc80_0 .net "out", 0 0, v0x55f98c30f980_0;  alias, 1 drivers
v0x55f98c30fd50_0 .net "x", 0 0, v0x55f98c30ef60_0;  1 drivers
v0x55f98c30fe40_0 .net "y", 0 0, v0x55f98c30f4c0_0;  1 drivers
S_0x55f98c30eb00 .scope module, "and1" "andgate" 3 58, 3 69 0, S_0x55f98c30e890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30ede0_0 .net "a", 0 0, v0x55f98c30e230_0;  alias, 1 drivers
v0x55f98c30eea0_0 .net "b", 0 0, L_0x55f98c314850;  1 drivers
v0x55f98c30ef60_0 .var "out", 0 0;
E_0x55f98c30ed60 .event edge, v0x55f98c30c320_0, v0x55f98c30eea0_0;
S_0x55f98c30f080 .scope module, "and2" "andgate" 3 59, 3 69 0, S_0x55f98c30e890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30f320_0 .net "a", 0 0, L_0x55f98c314980;  1 drivers
v0x55f98c30f400_0 .net "b", 0 0, L_0x55f98c314c50;  alias, 1 drivers
v0x55f98c30f4c0_0 .var "out", 0 0;
E_0x55f98c30f2a0 .event edge, v0x55f98c30f320_0, v0x55f98c30c400_0;
S_0x55f98c30f5a0 .scope module, "or1" "orgate" 3 60, 3 81 0, S_0x55f98c30e890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "out"
v0x55f98c30f820_0 .net "a", 0 0, v0x55f98c30ef60_0;  alias, 1 drivers
v0x55f98c30f8e0_0 .net "b", 0 0, v0x55f98c30f4c0_0;  alias, 1 drivers
v0x55f98c30f980_0 .var "out", 0 0;
E_0x55f98c30f7c0 .event edge, v0x55f98c30ef60_0, v0x55f98c30f4c0_0;
    .scope S_0x55f98c2c9670;
T_0 ;
    %wait E_0x55f98c2b89b0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2c9910_0;
    %load/vec4 v0x55f98c2c9a00_0;
    %and;
    %assign/vec4 v0x55f98c2c9aa0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f98c2c9bf0;
T_1 ;
    %wait E_0x55f98c2b8bf0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2c9e50_0;
    %load/vec4 v0x55f98c2c9f30_0;
    %and;
    %assign/vec4 v0x55f98c2ca020_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f98c2ca130;
T_2 ;
    %wait E_0x55f98c2ca380;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2ca3e0_0;
    %load/vec4 v0x55f98c2ca4d0_0;
    %or;
    %assign/vec4 v0x55f98c2ca5a0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f98c2cae70;
T_3 ;
    %wait E_0x55f98c2cb0d0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2cb150_0;
    %load/vec4 v0x55f98c2cb210_0;
    %and;
    %assign/vec4 v0x55f98c2cb2d0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f98c2cb3f0;
T_4 ;
    %wait E_0x55f98c2cb610;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2cb690_0;
    %load/vec4 v0x55f98c2cb770_0;
    %and;
    %assign/vec4 v0x55f98c2cb830_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f98c2cb910;
T_5 ;
    %wait E_0x55f98c2cbb30;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2cbb90_0;
    %load/vec4 v0x55f98c2cbc50_0;
    %or;
    %assign/vec4 v0x55f98c2cbcf0_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f98c26d3b0;
T_6 ;
    %wait E_0x55f98c1e4800;
    %delay 10000, 0;
    %load/vec4 v0x55f98c27dad0_0;
    %load/vec4 v0x55f98c278710_0;
    %and;
    %assign/vec4 v0x55f98c273350_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f98c2c8ca0;
T_7 ;
    %wait E_0x55f98c1e4b40;
    %delay 10000, 0;
    %load/vec4 v0x55f98c26df90_0;
    %load/vec4 v0x55f98c268b70_0;
    %and;
    %assign/vec4 v0x55f98c2c8ec0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f98c2c8fe0;
T_8 ;
    %wait E_0x55f98c1e4a30;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2c9180_0;
    %load/vec4 v0x55f98c2c9270_0;
    %or;
    %assign/vec4 v0x55f98c2c9340_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55f98c2ed850;
T_9 ;
    %wait E_0x55f98c2edab0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2edb30_0;
    %load/vec4 v0x55f98c2edc20_0;
    %and;
    %assign/vec4 v0x55f98c2edcc0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f98c2ede10;
T_10 ;
    %wait E_0x55f98c2ee030;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2ee0b0_0;
    %load/vec4 v0x55f98c2ee190_0;
    %and;
    %assign/vec4 v0x55f98c2ee280_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f98c2ee390;
T_11 ;
    %wait E_0x55f98c2ee5e0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2ee640_0;
    %load/vec4 v0x55f98c2ee730_0;
    %or;
    %assign/vec4 v0x55f98c2ee800_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f98c2ef0d0;
T_12 ;
    %wait E_0x55f98c2ef330;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2ef3b0_0;
    %load/vec4 v0x55f98c2ef470_0;
    %and;
    %assign/vec4 v0x55f98c2ef530_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55f98c2ef650;
T_13 ;
    %wait E_0x55f98c2ef870;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2ef8f0_0;
    %load/vec4 v0x55f98c2ef9d0_0;
    %and;
    %assign/vec4 v0x55f98c2efa90_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f98c2efb70;
T_14 ;
    %wait E_0x55f98c2efd90;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2efdf0_0;
    %load/vec4 v0x55f98c2efeb0_0;
    %or;
    %assign/vec4 v0x55f98c2eff50_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55f98c2ec660;
T_15 ;
    %wait E_0x55f98c2ec870;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2ec8f0_0;
    %load/vec4 v0x55f98c2ec9d0_0;
    %and;
    %assign/vec4 v0x55f98c2eca90_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55f98c2ecbb0;
T_16 ;
    %wait E_0x55f98c2ecdd0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2ece50_0;
    %load/vec4 v0x55f98c2ecf30_0;
    %and;
    %assign/vec4 v0x55f98c2ecff0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55f98c2ed110;
T_17 ;
    %wait E_0x55f98c2ed330;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2ed390_0;
    %load/vec4 v0x55f98c2ed450_0;
    %or;
    %assign/vec4 v0x55f98c2ed520_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55f98c2f20a0;
T_18 ;
    %wait E_0x55f98c2f2300;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f2380_0;
    %load/vec4 v0x55f98c2f2470_0;
    %and;
    %assign/vec4 v0x55f98c2f2510_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55f98c2f2660;
T_19 ;
    %wait E_0x55f98c2f2880;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f2900_0;
    %load/vec4 v0x55f98c2f29e0_0;
    %and;
    %assign/vec4 v0x55f98c2f2ad0_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55f98c2f2be0;
T_20 ;
    %wait E_0x55f98c2f2e30;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2f2e90_0;
    %load/vec4 v0x55f98c2f2f80_0;
    %or;
    %assign/vec4 v0x55f98c2f3050_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55f98c2f3920;
T_21 ;
    %wait E_0x55f98c2f3b80;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f3c00_0;
    %load/vec4 v0x55f98c2f3cc0_0;
    %and;
    %assign/vec4 v0x55f98c2f3d80_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55f98c2f3ea0;
T_22 ;
    %wait E_0x55f98c2f40c0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f4140_0;
    %load/vec4 v0x55f98c2f4220_0;
    %and;
    %assign/vec4 v0x55f98c2f42e0_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55f98c2f43c0;
T_23 ;
    %wait E_0x55f98c2f45e0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2f4640_0;
    %load/vec4 v0x55f98c2f4700_0;
    %or;
    %assign/vec4 v0x55f98c2f47a0_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55f98c2f0e60;
T_24 ;
    %wait E_0x55f98c2f10c0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f1140_0;
    %load/vec4 v0x55f98c2f1220_0;
    %and;
    %assign/vec4 v0x55f98c2f12e0_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x55f98c2f1400;
T_25 ;
    %wait E_0x55f98c2f1620;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f16a0_0;
    %load/vec4 v0x55f98c2f1780_0;
    %and;
    %assign/vec4 v0x55f98c2f1840_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55f98c2f1960;
T_26 ;
    %wait E_0x55f98c2f1b80;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2f1be0_0;
    %load/vec4 v0x55f98c2f1ca0_0;
    %or;
    %assign/vec4 v0x55f98c2f1d70_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x55f98c2f68f0;
T_27 ;
    %wait E_0x55f98c2f6b50;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f6bd0_0;
    %load/vec4 v0x55f98c2f6cc0_0;
    %and;
    %assign/vec4 v0x55f98c2f6d60_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x55f98c2f6eb0;
T_28 ;
    %wait E_0x55f98c2f70d0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f7150_0;
    %load/vec4 v0x55f98c2f7230_0;
    %and;
    %assign/vec4 v0x55f98c2f7320_0, 0;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x55f98c2f7430;
T_29 ;
    %wait E_0x55f98c2f7680;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2f76e0_0;
    %load/vec4 v0x55f98c2f77d0_0;
    %or;
    %assign/vec4 v0x55f98c2f78a0_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x55f98c2f8170;
T_30 ;
    %wait E_0x55f98c2f83d0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f8450_0;
    %load/vec4 v0x55f98c2f8510_0;
    %and;
    %assign/vec4 v0x55f98c2f85d0_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x55f98c2f86f0;
T_31 ;
    %wait E_0x55f98c2f8910;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f8990_0;
    %load/vec4 v0x55f98c2f8a70_0;
    %and;
    %assign/vec4 v0x55f98c2f8b30_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x55f98c2f8c10;
T_32 ;
    %wait E_0x55f98c2f8e30;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2f8e90_0;
    %load/vec4 v0x55f98c2f8f50_0;
    %or;
    %assign/vec4 v0x55f98c2f8ff0_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55f98c2f56b0;
T_33 ;
    %wait E_0x55f98c2f5910;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f5990_0;
    %load/vec4 v0x55f98c2f5a70_0;
    %and;
    %assign/vec4 v0x55f98c2f5b30_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x55f98c2f5c50;
T_34 ;
    %wait E_0x55f98c2f5e70;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2f5ef0_0;
    %load/vec4 v0x55f98c2f5fd0_0;
    %and;
    %assign/vec4 v0x55f98c2f6090_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x55f98c2f61b0;
T_35 ;
    %wait E_0x55f98c2f63d0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2f6430_0;
    %load/vec4 v0x55f98c2f64f0_0;
    %or;
    %assign/vec4 v0x55f98c2f65c0_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x55f98c2fb140;
T_36 ;
    %wait E_0x55f98c2fb3a0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2fb420_0;
    %load/vec4 v0x55f98c2fb510_0;
    %and;
    %assign/vec4 v0x55f98c2fb5b0_0, 0;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x55f98c2fb700;
T_37 ;
    %wait E_0x55f98c2fb920;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2fb9a0_0;
    %load/vec4 v0x55f98c2fba80_0;
    %and;
    %assign/vec4 v0x55f98c2fbb70_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x55f98c2fbc80;
T_38 ;
    %wait E_0x55f98c2fbed0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2fbf30_0;
    %load/vec4 v0x55f98c2fc020_0;
    %or;
    %assign/vec4 v0x55f98c2fc0f0_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55f98c2fc9c0;
T_39 ;
    %wait E_0x55f98c2fcc20;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2fcca0_0;
    %load/vec4 v0x55f98c2fcd60_0;
    %and;
    %assign/vec4 v0x55f98c2fce20_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x55f98c2fcf40;
T_40 ;
    %wait E_0x55f98c2fd160;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2fd1e0_0;
    %load/vec4 v0x55f98c2fd2c0_0;
    %and;
    %assign/vec4 v0x55f98c2fd380_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x55f98c2fd460;
T_41 ;
    %wait E_0x55f98c2fd680;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2fd6e0_0;
    %load/vec4 v0x55f98c2fd7a0_0;
    %or;
    %assign/vec4 v0x55f98c2fd840_0, 0;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55f98c2f9f00;
T_42 ;
    %wait E_0x55f98c2fa160;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2fa1e0_0;
    %load/vec4 v0x55f98c2fa2c0_0;
    %and;
    %assign/vec4 v0x55f98c2fa380_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x55f98c2fa4a0;
T_43 ;
    %wait E_0x55f98c2fa6c0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2fa740_0;
    %load/vec4 v0x55f98c2fa820_0;
    %and;
    %assign/vec4 v0x55f98c2fa8e0_0, 0;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55f98c2faa00;
T_44 ;
    %wait E_0x55f98c2fac20;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2fac80_0;
    %load/vec4 v0x55f98c2fad40_0;
    %or;
    %assign/vec4 v0x55f98c2fae10_0, 0;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x55f98c2ff990;
T_45 ;
    %wait E_0x55f98c2ffbf0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2ffc70_0;
    %load/vec4 v0x55f98c2ffd60_0;
    %and;
    %assign/vec4 v0x55f98c2ffe00_0, 0;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x55f98c2fff50;
T_46 ;
    %wait E_0x55f98c300170;
    %delay 10000, 0;
    %load/vec4 v0x55f98c3001f0_0;
    %load/vec4 v0x55f98c3002d0_0;
    %and;
    %assign/vec4 v0x55f98c3003c0_0, 0;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x55f98c3004d0;
T_47 ;
    %wait E_0x55f98c300720;
    %delay 4000, 0;
    %load/vec4 v0x55f98c300780_0;
    %load/vec4 v0x55f98c300870_0;
    %or;
    %assign/vec4 v0x55f98c300940_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x55f98c301210;
T_48 ;
    %wait E_0x55f98c301470;
    %delay 10000, 0;
    %load/vec4 v0x55f98c3014f0_0;
    %load/vec4 v0x55f98c3015b0_0;
    %and;
    %assign/vec4 v0x55f98c301670_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x55f98c301790;
T_49 ;
    %wait E_0x55f98c3019b0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c301a30_0;
    %load/vec4 v0x55f98c301b10_0;
    %and;
    %assign/vec4 v0x55f98c301bd0_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x55f98c301cb0;
T_50 ;
    %wait E_0x55f98c301ed0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c301f30_0;
    %load/vec4 v0x55f98c301ff0_0;
    %or;
    %assign/vec4 v0x55f98c302090_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55f98c2fe750;
T_51 ;
    %wait E_0x55f98c2fe9b0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2fea30_0;
    %load/vec4 v0x55f98c2feb10_0;
    %and;
    %assign/vec4 v0x55f98c2febd0_0, 0;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x55f98c2fecf0;
T_52 ;
    %wait E_0x55f98c2fef10;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2fef90_0;
    %load/vec4 v0x55f98c2ff070_0;
    %and;
    %assign/vec4 v0x55f98c2ff130_0, 0;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x55f98c2ff250;
T_53 ;
    %wait E_0x55f98c2ff470;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2ff4d0_0;
    %load/vec4 v0x55f98c2ff590_0;
    %or;
    %assign/vec4 v0x55f98c2ff660_0, 0;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55f98c3041e0;
T_54 ;
    %wait E_0x55f98c304440;
    %delay 10000, 0;
    %load/vec4 v0x55f98c3044c0_0;
    %load/vec4 v0x55f98c3045b0_0;
    %and;
    %assign/vec4 v0x55f98c304650_0, 0;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x55f98c3047a0;
T_55 ;
    %wait E_0x55f98c3049c0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c304a40_0;
    %load/vec4 v0x55f98c304b20_0;
    %and;
    %assign/vec4 v0x55f98c304c10_0, 0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x55f98c304d20;
T_56 ;
    %wait E_0x55f98c304f70;
    %delay 4000, 0;
    %load/vec4 v0x55f98c304fd0_0;
    %load/vec4 v0x55f98c3050c0_0;
    %or;
    %assign/vec4 v0x55f98c305190_0, 0;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x55f98c305a60;
T_57 ;
    %wait E_0x55f98c305cc0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c305d40_0;
    %load/vec4 v0x55f98c305e00_0;
    %and;
    %assign/vec4 v0x55f98c305ec0_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x55f98c305fe0;
T_58 ;
    %wait E_0x55f98c306200;
    %delay 10000, 0;
    %load/vec4 v0x55f98c306280_0;
    %load/vec4 v0x55f98c306360_0;
    %and;
    %assign/vec4 v0x55f98c306420_0, 0;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x55f98c306500;
T_59 ;
    %wait E_0x55f98c306720;
    %delay 4000, 0;
    %load/vec4 v0x55f98c306780_0;
    %load/vec4 v0x55f98c306840_0;
    %or;
    %assign/vec4 v0x55f98c3068e0_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x55f98c302fa0;
T_60 ;
    %wait E_0x55f98c303200;
    %delay 10000, 0;
    %load/vec4 v0x55f98c303280_0;
    %load/vec4 v0x55f98c303360_0;
    %and;
    %assign/vec4 v0x55f98c303420_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x55f98c303540;
T_61 ;
    %wait E_0x55f98c303760;
    %delay 10000, 0;
    %load/vec4 v0x55f98c3037e0_0;
    %load/vec4 v0x55f98c3038c0_0;
    %and;
    %assign/vec4 v0x55f98c303980_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x55f98c303aa0;
T_62 ;
    %wait E_0x55f98c303cc0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c303d20_0;
    %load/vec4 v0x55f98c303de0_0;
    %or;
    %assign/vec4 v0x55f98c303eb0_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x55f98c308a30;
T_63 ;
    %wait E_0x55f98c308c90;
    %delay 10000, 0;
    %load/vec4 v0x55f98c308d10_0;
    %load/vec4 v0x55f98c308e00_0;
    %and;
    %assign/vec4 v0x55f98c308ea0_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x55f98c308ff0;
T_64 ;
    %wait E_0x55f98c309210;
    %delay 10000, 0;
    %load/vec4 v0x55f98c309290_0;
    %load/vec4 v0x55f98c309370_0;
    %and;
    %assign/vec4 v0x55f98c309460_0, 0;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x55f98c309570;
T_65 ;
    %wait E_0x55f98c3097c0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c309820_0;
    %load/vec4 v0x55f98c309910_0;
    %or;
    %assign/vec4 v0x55f98c3099e0_0, 0;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x55f98c30a2b0;
T_66 ;
    %wait E_0x55f98c30a510;
    %delay 10000, 0;
    %load/vec4 v0x55f98c30a590_0;
    %load/vec4 v0x55f98c30a650_0;
    %and;
    %assign/vec4 v0x55f98c30a710_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x55f98c30a830;
T_67 ;
    %wait E_0x55f98c30aa50;
    %delay 10000, 0;
    %load/vec4 v0x55f98c30aad0_0;
    %load/vec4 v0x55f98c30abb0_0;
    %and;
    %assign/vec4 v0x55f98c30ac70_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55f98c30ad50;
T_68 ;
    %wait E_0x55f98c30af70;
    %delay 4000, 0;
    %load/vec4 v0x55f98c30afd0_0;
    %load/vec4 v0x55f98c30b090_0;
    %or;
    %assign/vec4 v0x55f98c30b130_0, 0;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x55f98c3077f0;
T_69 ;
    %wait E_0x55f98c307a50;
    %delay 10000, 0;
    %load/vec4 v0x55f98c307ad0_0;
    %load/vec4 v0x55f98c307bb0_0;
    %and;
    %assign/vec4 v0x55f98c307c70_0, 0;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x55f98c307d90;
T_70 ;
    %wait E_0x55f98c307fb0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c308030_0;
    %load/vec4 v0x55f98c308110_0;
    %and;
    %assign/vec4 v0x55f98c3081d0_0, 0;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x55f98c3082f0;
T_71 ;
    %wait E_0x55f98c308510;
    %delay 4000, 0;
    %load/vec4 v0x55f98c308570_0;
    %load/vec4 v0x55f98c308630_0;
    %or;
    %assign/vec4 v0x55f98c308700_0, 0;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x55f98c30d280;
T_72 ;
    %wait E_0x55f98c30d4e0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c30d560_0;
    %load/vec4 v0x55f98c30d650_0;
    %and;
    %assign/vec4 v0x55f98c30d6f0_0, 0;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x55f98c30d840;
T_73 ;
    %wait E_0x55f98c30da60;
    %delay 10000, 0;
    %load/vec4 v0x55f98c30dae0_0;
    %load/vec4 v0x55f98c30dbc0_0;
    %and;
    %assign/vec4 v0x55f98c30dcb0_0, 0;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x55f98c30ddc0;
T_74 ;
    %wait E_0x55f98c30e010;
    %delay 4000, 0;
    %load/vec4 v0x55f98c30e070_0;
    %load/vec4 v0x55f98c30e160_0;
    %or;
    %assign/vec4 v0x55f98c30e230_0, 0;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x55f98c30eb00;
T_75 ;
    %wait E_0x55f98c30ed60;
    %delay 10000, 0;
    %load/vec4 v0x55f98c30ede0_0;
    %load/vec4 v0x55f98c30eea0_0;
    %and;
    %assign/vec4 v0x55f98c30ef60_0, 0;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x55f98c30f080;
T_76 ;
    %wait E_0x55f98c30f2a0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c30f320_0;
    %load/vec4 v0x55f98c30f400_0;
    %and;
    %assign/vec4 v0x55f98c30f4c0_0, 0;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x55f98c30f5a0;
T_77 ;
    %wait E_0x55f98c30f7c0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c30f820_0;
    %load/vec4 v0x55f98c30f8e0_0;
    %or;
    %assign/vec4 v0x55f98c30f980_0, 0;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x55f98c30c040;
T_78 ;
    %wait E_0x55f98c30c2a0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c30c320_0;
    %load/vec4 v0x55f98c30c400_0;
    %and;
    %assign/vec4 v0x55f98c30c4c0_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x55f98c30c5e0;
T_79 ;
    %wait E_0x55f98c30c800;
    %delay 10000, 0;
    %load/vec4 v0x55f98c30c880_0;
    %load/vec4 v0x55f98c30c960_0;
    %and;
    %assign/vec4 v0x55f98c30ca20_0, 0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x55f98c30cb40;
T_80 ;
    %wait E_0x55f98c30cd60;
    %delay 4000, 0;
    %load/vec4 v0x55f98c30cdc0_0;
    %load/vec4 v0x55f98c30ce80_0;
    %or;
    %assign/vec4 v0x55f98c30cf50_0, 0;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x55f98c2cddb0;
T_81 ;
    %wait E_0x55f98c2ce010;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2ce090_0;
    %load/vec4 v0x55f98c2ce180_0;
    %and;
    %assign/vec4 v0x55f98c2ce220_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_0x55f98c2ce370;
T_82 ;
    %wait E_0x55f98c2ce590;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2ce610_0;
    %load/vec4 v0x55f98c2ce6f0_0;
    %and;
    %assign/vec4 v0x55f98c2ce7e0_0, 0;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x55f98c2ce8f0;
T_83 ;
    %wait E_0x55f98c2ceb40;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2ceba0_0;
    %load/vec4 v0x55f98c2cec90_0;
    %or;
    %assign/vec4 v0x55f98c2ced60_0, 0;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x55f98c2cf630;
T_84 ;
    %wait E_0x55f98c2cf890;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2cf910_0;
    %load/vec4 v0x55f98c2cf9d0_0;
    %and;
    %assign/vec4 v0x55f98c2cfa90_0, 0;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x55f98c2cfbb0;
T_85 ;
    %wait E_0x55f98c2cfdd0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2cfe50_0;
    %load/vec4 v0x55f98c2cff30_0;
    %and;
    %assign/vec4 v0x55f98c2cfff0_0, 0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x55f98c2d00d0;
T_86 ;
    %wait E_0x55f98c2d02f0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2d0350_0;
    %load/vec4 v0x55f98c2d0410_0;
    %or;
    %assign/vec4 v0x55f98c2d04b0_0, 0;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x55f98c2ccb90;
T_87 ;
    %wait E_0x55f98c2ccdd0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2cce50_0;
    %load/vec4 v0x55f98c2ccf30_0;
    %and;
    %assign/vec4 v0x55f98c2ccff0_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x55f98c2cd110;
T_88 ;
    %wait E_0x55f98c2cd330;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2cd3b0_0;
    %load/vec4 v0x55f98c2cd490_0;
    %and;
    %assign/vec4 v0x55f98c2cd550_0, 0;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x55f98c2cd670;
T_89 ;
    %wait E_0x55f98c2cd890;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2cd8f0_0;
    %load/vec4 v0x55f98c2cd9b0_0;
    %or;
    %assign/vec4 v0x55f98c2cda80_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x55f98c2d2610;
T_90 ;
    %wait E_0x55f98c2d2870;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d28f0_0;
    %load/vec4 v0x55f98c2d29e0_0;
    %and;
    %assign/vec4 v0x55f98c2d2a80_0, 0;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x55f98c2d2bd0;
T_91 ;
    %wait E_0x55f98c2d2df0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d2e70_0;
    %load/vec4 v0x55f98c2d2f50_0;
    %and;
    %assign/vec4 v0x55f98c2d3040_0, 0;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_0x55f98c2d3150;
T_92 ;
    %wait E_0x55f98c2d33a0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2d3400_0;
    %load/vec4 v0x55f98c2d34f0_0;
    %or;
    %assign/vec4 v0x55f98c2d35c0_0, 0;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x55f98c2d3e90;
T_93 ;
    %wait E_0x55f98c2d40f0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d4170_0;
    %load/vec4 v0x55f98c2d4230_0;
    %and;
    %assign/vec4 v0x55f98c2d42f0_0, 0;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x55f98c2d4410;
T_94 ;
    %wait E_0x55f98c2d4630;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d46b0_0;
    %load/vec4 v0x55f98c2d4790_0;
    %and;
    %assign/vec4 v0x55f98c2d4850_0, 0;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x55f98c2d4930;
T_95 ;
    %wait E_0x55f98c2d4b50;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2d4bb0_0;
    %load/vec4 v0x55f98c2d4c70_0;
    %or;
    %assign/vec4 v0x55f98c2d4d10_0, 0;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x55f98c2d13c0;
T_96 ;
    %wait E_0x55f98c2d1600;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d1680_0;
    %load/vec4 v0x55f98c2d1760_0;
    %and;
    %assign/vec4 v0x55f98c2d1820_0, 0;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x55f98c2d1940;
T_97 ;
    %wait E_0x55f98c2d1b60;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d1be0_0;
    %load/vec4 v0x55f98c2d1cc0_0;
    %and;
    %assign/vec4 v0x55f98c2d1d80_0, 0;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x55f98c2d1ea0;
T_98 ;
    %wait E_0x55f98c2d20c0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2d2120_0;
    %load/vec4 v0x55f98c2d2210_0;
    %or;
    %assign/vec4 v0x55f98c2d22e0_0, 0;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x55f98c2d6e60;
T_99 ;
    %wait E_0x55f98c2d70c0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d7140_0;
    %load/vec4 v0x55f98c2d7230_0;
    %and;
    %assign/vec4 v0x55f98c2d72d0_0, 0;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x55f98c2d7420;
T_100 ;
    %wait E_0x55f98c2d7640;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d76c0_0;
    %load/vec4 v0x55f98c2d77a0_0;
    %and;
    %assign/vec4 v0x55f98c2d7890_0, 0;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x55f98c2d79a0;
T_101 ;
    %wait E_0x55f98c2d7bf0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2d7c50_0;
    %load/vec4 v0x55f98c2d7d40_0;
    %or;
    %assign/vec4 v0x55f98c2d7e10_0, 0;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x55f98c2d86e0;
T_102 ;
    %wait E_0x55f98c2d8940;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d89c0_0;
    %load/vec4 v0x55f98c2d8a80_0;
    %and;
    %assign/vec4 v0x55f98c2d8b40_0, 0;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x55f98c2d8c60;
T_103 ;
    %wait E_0x55f98c2d8e80;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d8f00_0;
    %load/vec4 v0x55f98c2d8fe0_0;
    %and;
    %assign/vec4 v0x55f98c2d90a0_0, 0;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x55f98c2d9180;
T_104 ;
    %wait E_0x55f98c2d93a0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2d9400_0;
    %load/vec4 v0x55f98c2d94c0_0;
    %or;
    %assign/vec4 v0x55f98c2d9560_0, 0;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x55f98c2d5c20;
T_105 ;
    %wait E_0x55f98c2d5e80;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d5f00_0;
    %load/vec4 v0x55f98c2d5fe0_0;
    %and;
    %assign/vec4 v0x55f98c2d60a0_0, 0;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x55f98c2d61c0;
T_106 ;
    %wait E_0x55f98c2d63e0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2d6460_0;
    %load/vec4 v0x55f98c2d6540_0;
    %and;
    %assign/vec4 v0x55f98c2d6600_0, 0;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x55f98c2d6720;
T_107 ;
    %wait E_0x55f98c2d6940;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2d69a0_0;
    %load/vec4 v0x55f98c2d6a60_0;
    %or;
    %assign/vec4 v0x55f98c2d6b30_0, 0;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_0x55f98c2db6d0;
T_108 ;
    %wait E_0x55f98c2db930;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2db9b0_0;
    %load/vec4 v0x55f98c2dbaa0_0;
    %and;
    %assign/vec4 v0x55f98c2dbb40_0, 0;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_0x55f98c2dbc90;
T_109 ;
    %wait E_0x55f98c2dbeb0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2dbf30_0;
    %load/vec4 v0x55f98c2dc010_0;
    %and;
    %assign/vec4 v0x55f98c2dc100_0, 0;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x55f98c2dc210;
T_110 ;
    %wait E_0x55f98c2dc460;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2dc4c0_0;
    %load/vec4 v0x55f98c2dc5b0_0;
    %or;
    %assign/vec4 v0x55f98c2dc680_0, 0;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x55f98c2dcf50;
T_111 ;
    %wait E_0x55f98c2dd1b0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2dd230_0;
    %load/vec4 v0x55f98c2dd2f0_0;
    %and;
    %assign/vec4 v0x55f98c2dd3b0_0, 0;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x55f98c2dd4d0;
T_112 ;
    %wait E_0x55f98c2dd6f0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2dd770_0;
    %load/vec4 v0x55f98c2dd850_0;
    %and;
    %assign/vec4 v0x55f98c2dd910_0, 0;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x55f98c2dd9f0;
T_113 ;
    %wait E_0x55f98c2ddc10;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2ddc70_0;
    %load/vec4 v0x55f98c2ddd30_0;
    %or;
    %assign/vec4 v0x55f98c2dddd0_0, 0;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x55f98c2da4c0;
T_114 ;
    %wait E_0x55f98c2da720;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2da7a0_0;
    %load/vec4 v0x55f98c2da880_0;
    %and;
    %assign/vec4 v0x55f98c2da940_0, 0;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_0x55f98c2daa60;
T_115 ;
    %wait E_0x55f98c2dac80;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2dad00_0;
    %load/vec4 v0x55f98c2dade0_0;
    %and;
    %assign/vec4 v0x55f98c2daea0_0, 0;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x55f98c2dafc0;
T_116 ;
    %wait E_0x55f98c2db1e0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2db240_0;
    %load/vec4 v0x55f98c2db300_0;
    %or;
    %assign/vec4 v0x55f98c2db3a0_0, 0;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x55f98c2dff20;
T_117 ;
    %wait E_0x55f98c2e0180;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e0200_0;
    %load/vec4 v0x55f98c2e02f0_0;
    %and;
    %assign/vec4 v0x55f98c2e0390_0, 0;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x55f98c2e04e0;
T_118 ;
    %wait E_0x55f98c2e0700;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e0780_0;
    %load/vec4 v0x55f98c2e0860_0;
    %and;
    %assign/vec4 v0x55f98c2e0950_0, 0;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x55f98c2e0a60;
T_119 ;
    %wait E_0x55f98c2e0cb0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2e0d10_0;
    %load/vec4 v0x55f98c2e0e00_0;
    %or;
    %assign/vec4 v0x55f98c2e0ed0_0, 0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x55f98c2e17a0;
T_120 ;
    %wait E_0x55f98c2e1a00;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e1a80_0;
    %load/vec4 v0x55f98c2e1b40_0;
    %and;
    %assign/vec4 v0x55f98c2e1c00_0, 0;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x55f98c2e1d20;
T_121 ;
    %wait E_0x55f98c2e1f40;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e1fc0_0;
    %load/vec4 v0x55f98c2e20a0_0;
    %and;
    %assign/vec4 v0x55f98c2e2160_0, 0;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x55f98c2e2240;
T_122 ;
    %wait E_0x55f98c2e2460;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2e24c0_0;
    %load/vec4 v0x55f98c2e2580_0;
    %or;
    %assign/vec4 v0x55f98c2e2620_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x55f98c2dece0;
T_123 ;
    %wait E_0x55f98c2def40;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2defc0_0;
    %load/vec4 v0x55f98c2df0a0_0;
    %and;
    %assign/vec4 v0x55f98c2df160_0, 0;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x55f98c2df280;
T_124 ;
    %wait E_0x55f98c2df4a0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2df520_0;
    %load/vec4 v0x55f98c2df600_0;
    %and;
    %assign/vec4 v0x55f98c2df6c0_0, 0;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x55f98c2df7e0;
T_125 ;
    %wait E_0x55f98c2dfa00;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2dfa60_0;
    %load/vec4 v0x55f98c2dfb20_0;
    %or;
    %assign/vec4 v0x55f98c2dfbf0_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x55f98c2e4770;
T_126 ;
    %wait E_0x55f98c2e49d0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e4a50_0;
    %load/vec4 v0x55f98c2e4b40_0;
    %and;
    %assign/vec4 v0x55f98c2e4be0_0, 0;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x55f98c2e4d30;
T_127 ;
    %wait E_0x55f98c2e4f50;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e4fd0_0;
    %load/vec4 v0x55f98c2e50b0_0;
    %and;
    %assign/vec4 v0x55f98c2e51a0_0, 0;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x55f98c2e52b0;
T_128 ;
    %wait E_0x55f98c2e5500;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2e5560_0;
    %load/vec4 v0x55f98c2e5650_0;
    %or;
    %assign/vec4 v0x55f98c2e5720_0, 0;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x55f98c2e5ff0;
T_129 ;
    %wait E_0x55f98c2e6250;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e62d0_0;
    %load/vec4 v0x55f98c2e6390_0;
    %and;
    %assign/vec4 v0x55f98c2e6450_0, 0;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x55f98c2e6570;
T_130 ;
    %wait E_0x55f98c2e6790;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e6810_0;
    %load/vec4 v0x55f98c2e68f0_0;
    %and;
    %assign/vec4 v0x55f98c2e69b0_0, 0;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x55f98c2e6a90;
T_131 ;
    %wait E_0x55f98c2e6cb0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2e6d10_0;
    %load/vec4 v0x55f98c2e6dd0_0;
    %or;
    %assign/vec4 v0x55f98c2e6e70_0, 0;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x55f98c2e3530;
T_132 ;
    %wait E_0x55f98c2e3790;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e3810_0;
    %load/vec4 v0x55f98c2e38f0_0;
    %and;
    %assign/vec4 v0x55f98c2e39b0_0, 0;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x55f98c2e3ad0;
T_133 ;
    %wait E_0x55f98c2e3cf0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e3d70_0;
    %load/vec4 v0x55f98c2e3e50_0;
    %and;
    %assign/vec4 v0x55f98c2e3f10_0, 0;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x55f98c2e4030;
T_134 ;
    %wait E_0x55f98c2e4250;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2e42b0_0;
    %load/vec4 v0x55f98c2e4370_0;
    %or;
    %assign/vec4 v0x55f98c2e4440_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x55f98c2e8fc0;
T_135 ;
    %wait E_0x55f98c2e9220;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e92a0_0;
    %load/vec4 v0x55f98c2e9390_0;
    %and;
    %assign/vec4 v0x55f98c2e9430_0, 0;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x55f98c2e9580;
T_136 ;
    %wait E_0x55f98c2e97a0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e9820_0;
    %load/vec4 v0x55f98c2e9900_0;
    %and;
    %assign/vec4 v0x55f98c2e99f0_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x55f98c2e9b00;
T_137 ;
    %wait E_0x55f98c2e9d50;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2e9db0_0;
    %load/vec4 v0x55f98c2e9ea0_0;
    %or;
    %assign/vec4 v0x55f98c2e9f70_0, 0;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x55f98c2ea840;
T_138 ;
    %wait E_0x55f98c2eaaa0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2eab20_0;
    %load/vec4 v0x55f98c2eabe0_0;
    %and;
    %assign/vec4 v0x55f98c2eaca0_0, 0;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x55f98c2eadc0;
T_139 ;
    %wait E_0x55f98c2eafe0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2eb060_0;
    %load/vec4 v0x55f98c2eb140_0;
    %and;
    %assign/vec4 v0x55f98c2eb200_0, 0;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x55f98c2eb2e0;
T_140 ;
    %wait E_0x55f98c2eb500;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2eb560_0;
    %load/vec4 v0x55f98c2eb620_0;
    %or;
    %assign/vec4 v0x55f98c2eb6c0_0, 0;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x55f98c2e7d80;
T_141 ;
    %wait E_0x55f98c2e7fe0;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e8060_0;
    %load/vec4 v0x55f98c2e8140_0;
    %and;
    %assign/vec4 v0x55f98c2e8200_0, 0;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x55f98c2e8320;
T_142 ;
    %wait E_0x55f98c2e8540;
    %delay 10000, 0;
    %load/vec4 v0x55f98c2e85c0_0;
    %load/vec4 v0x55f98c2e86a0_0;
    %and;
    %assign/vec4 v0x55f98c2e8760_0, 0;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x55f98c2e8880;
T_143 ;
    %wait E_0x55f98c2e8aa0;
    %delay 4000, 0;
    %load/vec4 v0x55f98c2e8b00_0;
    %load/vec4 v0x55f98c2e8bc0_0;
    %or;
    %assign/vec4 v0x55f98c2e8c90_0, 0;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x55f98c292b00;
T_144 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f98c310f60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f98c311070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f98c310c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f98c310d40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f98c310ea0_0, 0;
    %vpi_call 2 25 "$dumpfile", "16bit_RCA.fsdb" {0 0 0};
    %vpi_call 2 26 "$dumpvars" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f98c311110_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f98c311110_0, 0, 1;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55f98c310ea0_0, 0, 6;
T_144.0 ;
    %load/vec4 v0x55f98c310ea0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_144.1, 5;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f98c311110_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f98c311110_0, 0, 1;
    %load/vec4 v0x55f98c310ea0_0;
    %addi 1, 0, 6;
    %store/vec4 v0x55f98c310ea0_0, 0, 6;
    %jmp T_144.0;
T_144.1 ;
    %delay 500000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_144;
    .scope S_0x55f98c292b00;
T_145 ;
    %delay 10000, 0;
    %load/vec4 v0x55f98c310d40_0;
    %inv;
    %store/vec4 v0x55f98c310d40_0, 0, 1;
    %jmp T_145;
    .thread T_145;
    .scope S_0x55f98c292b00;
T_146 ;
    %wait E_0x55f98c1e4d30;
    %load/vec4 v0x55f98c311110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x55f98c310ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_146.2, 4;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x55f98c310f60_0, 0;
    %pushi/vec4 21845, 0, 16;
    %assign/vec4 v0x55f98c311070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f98c310c80_0, 0;
    %jmp T_146.3;
T_146.2 ;
    %load/vec4 v0x55f98c310ea0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_146.4, 4;
    %pushi/vec4 21845, 0, 16;
    %assign/vec4 v0x55f98c310f60_0, 0;
    %pushi/vec4 43690, 0, 16;
    %assign/vec4 v0x55f98c311070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f98c310c80_0, 0;
    %jmp T_146.5;
T_146.4 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f98c310f60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f98c311070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f98c310c80_0, 0;
T_146.5 ;
T_146.3 ;
T_146.0 ;
    %jmp T_146;
    .thread T_146;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "16bit_testbench2.v";
    "./16bit_RCA.v";
