#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 15 11:02:53 2023
# Process ID: 22832
# Current directory: C:/Users/mafassi/Downloads/serializer/Serializer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8020 C:\Users\mafassi\Downloads\serializer\Serializer\Serialiseur.xpr
# Log file: C:/Users/mafassi/Downloads/serializer/Serializer/vivado.log
# Journal file: C:/Users/mafassi/Downloads/serializer/Serializer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.070 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1113.070 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'data_out' of mode 'inout' cannot be associated with actual port 'data_out' of mode 'out' [C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sim_1/new/tb_SERIAL.vhd:22]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_serial in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1382.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sim_1/new/tb_SERIAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 8 out of bound 7 downto 0
Time: 190 ns  Iteration: 1  Process: /tb_SERIAL/DUT/line__50
  File: C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd

HDL Line: C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd:50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1382.707 ; gain = 0.000
add_bp {C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd} 50
remove_bps -file {C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd} -line 50
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 8 out of bound 7 downto 0
Time: 190 ns  Iteration: 1  Process: /tb_SERIAL/DUT/line__50
  File: C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd

HDL Line: C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd:50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1382.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1382.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sim_1/new/tb_SERIAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.453 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 260 ns
run 260 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sim_1/new/tb_SERIAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1920.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 8 out of bound 7 downto 0
Time: 190 ns  Iteration: 1  Process: /tb_SERIAL/DUT/line__52
  File: C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd

HDL Line: C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd:52
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.453 ; gain = 0.000
add_bp {C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd} 52
remove_bps -file {C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd} -line 52
add_bp {C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd} 52
remove_bps -file {C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd} -line 52
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sim_1/new/tb_SERIAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1920.453 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 260 ns
run 260 ns
save_wave_config {C:/Users/mafassi/Downloads/serializer/Serializer/tb_SERIAL_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [SIM-utils-54] Inspecting design source files for 'tb_SERIAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_SERIAL_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sources_1/new/serialiseur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SERIAL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.srcs/sim_1/new/tb_SERIAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_SERIAL'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
"xelab -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 5355f362bf0942e193c9549069400cd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot tb_SERIAL_behav xil_defaultlib.tb_SERIAL -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SERIAL [serial_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_serial
Built simulation snapshot tb_SERIAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mafassi/Downloads/serializer/Serializer/Serialiseur.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_SERIAL_behav -key {Behavioral:sim_1:Functional:tb_SERIAL} -tclbatch {tb_SERIAL.tcl} -protoinst "protoinst_files/Design_Serializer.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Design_Serializer.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Design_Serializer.protoinst for the following reason(s):
There are no instances of module "Design_Serializer" in the design.

Time resolution is 1 ps
source tb_SERIAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_SERIAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1920.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
