/********************************************************************************************************
 * @file    dma_reg.h
 *
 * @brief   This is the header file for B91
 *
 * @author  Driver Group
 * @date    2019
 *
 * @par     Copyright (c) 2019, Telink Semiconductor (Shanghai) Co., Ltd. ("TELINK")
 *
 *          Licensed under the Apache License, Version 2.0 (the "License");
 *          you may not use this file except in compliance with the License.
 *          You may obtain a copy of the License at
 *
 *              http://www.apache.org/licenses/LICENSE-2.0
 *
 *          Unless required by applicable law or agreed to in writing, software
 *          distributed under the License is distributed on an "AS IS" BASIS,
 *          WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 *          See the License for the specific language governing permissions and
 *          limitations under the License.
 *
 *******************************************************************************************************/
#ifndef DMA_REG_H
#define DMA_REG_H
#include "soc.h"
/*******************************    dma registers:  0x100400     ******************************/
#define reg_dma_id  REG_ADDR32(0x100400)
#define reg_dma_cfg REG_ADDR32(0x100410)
//enum{
//  FLD_DMA_CHANNEL_NUM     = BIT_RNG(0,3),
//  FLD_DMA_FIFO_DEPTH      = BIT_RNG(4,9),
//  FLD_DMA_REQ_NUM         = BIT_RNG(10,14),
//  FLD_DMA_REQ_SYNC        = BIT(30),
//  FLD_DMA_CHANINXFR       = BIT(31),
//};
//in C99, FLD_DMA_CHANINXFR = BIT(31) is error
#define FLD_DMA_CHANNEL_NUM = BIT_RNG(0, 3),
#define FLD_DMA_FIFO_DEPTH  = BIT_RNG(4, 9),
#define FLD_DMA_REQ_NUM     = BIT_RNG(10, 14),
#define FLD_DMA_REQ_SYNC    = BIT(30),
#define FLD_DMA_CHANINXFR   = BIT(31),

#define reg_dma_ctrl(i)     REG_ADDR32((0x00100444 + (i) * 0x14))

enum
{
    FLD_DMA_CHANNEL_ENABLE        = BIT(0),
    FLD_DMA_CHANNEL_TC_MASK       = BIT(1),
    FLD_DMA_CHANNEL_ERR_MASK      = BIT(2),
    FLD_DMA_CHANNEL_ABT_MASK      = BIT(3),
    FLD_DMA_CHANNEL_DST_REQ_SEL   = BIT_RNG(4, 8),
    FLD_DMA_CHANNEL_SRC_REQ_SEL   = BIT_RNG(9, 13),
    FLD_DMA_CHANNEL_DST_ADDR_CTRL = BIT_RNG(14, 15),
    FLD_DMA_CHANNEL_SRC_ADDR_CTRL = BIT_RNG(16, 17),
    FLD_DMA_CHANNEL_DST_MODE      = BIT(18),
    FLD_DMA_CHANNEL_SRC_MODE      = BIT(19),
    FLD_DMA_CHANNEL_DST_WIDTH     = BIT_RNG(20, 21),
    FLD_DMA_CHANNEL_SRC_WIDTH     = BIT_RNG(22, 23),
};

#define reg_dma_ctr0(i) REG_ADDR8((0x00100444 + (i) * 0x14))


#define reg_dma_err_isr REG_ADDR8(0x100430)
#define reg_dma_abt_isr REG_ADDR8(0x100431)
#define reg_dma_tc_isr  REG_ADDR8(0x100432)

enum
{
    FLD_DMA_CHANNEL0_IRQ = BIT(0),
    FLD_DMA_CHANNEL1_IRQ = BIT(1),
    FLD_DMA_CHANNEL2_IRQ = BIT(2),
    FLD_DMA_CHANNEL3_IRQ = BIT(3),
    FLD_DMA_CHANNEL4_IRQ = BIT(4),
    FLD_DMA_CHANNEL5_IRQ = BIT(5),
    FLD_DMA_CHANNEL6_IRQ = BIT(6),
    FLD_DMA_CHANNEL7_IRQ = BIT(7),
};

#define reg_dma_ctr3(i) REG_ADDR8((0x00100447 + (i) * 0x14))

enum
{
    FLD_DMA_SRC_BURST_SIZE = BIT_RNG(0, 2),
    FLD_DMA_R_NUM_EN       = BIT(4),
    FLD_DMA_PRIORITY       = BIT(5),
    FLD_DMA_W_NUM_EN       = BIT(6),
    FLD_DMA_AUTO_ENABLE_EN = BIT(7),
};

#define reg_dma_src_addr(i) REG_ADDR32((0x00100448 + (i) * 0x14))
#define reg_dma_dst_addr(i) REG_ADDR32((0x0010044c + (i) * 0x14))
#define reg_dma_size(i)     REG_ADDR32((0x00100450 + (i) * 0x14))

/**
 * Due to the design constraints of the peripheral, the DMA must be transferred by word.
 * When the DMA is used as receive, FLD_DMA_TX_SIZE_IDX is invalid, the byte length of the DMA = FLD_DMA_TX_SIZE*4;
 * When the DMA is used as transmit, FLD_DMA_TX_SIZE_IDX is valid. if FLD_DMA_TX_SIZE_IDX is not equal to 0, the byte length of the DMA = (FLD_DMA_TX_SIZE-1)4 + FLD_DMA_TX_SIZE_IDX;
 * If FLD_DMA_TX_SIZE_IDX is equal to 0, the byte length of DMA = FLD_DMA_TX_SIZE*4;
 */
enum
{
    FLD_DMA_TX_SIZE     = BIT_RNG(0, 21),
    FLD_DMA_TX_SIZE_IDX = BIT_RNG(22, 23),
};

#define reg_dma_cr3_size(i) (*(volatile unsigned long *)(0x00100452 + (i) * 0x14))

enum
{
    FLD_DMA_TSR2_SIZE_IDX = BIT_RNG(6, 7),
};

#define reg_dma_llp(i)  REG_ADDR32((0x00100454 + (i) * 0x14))


#define reg_dma_rx_wptr REG_ADDR8(0x801004f4)
#define reg_dma_tx_wptr REG_ADDR8(0x80100500)

enum
{
    FLD_DMA_WPTR_MASK = BIT_RNG(0, 4),
};

#define reg_dma_rx_rptr REG_ADDR8(0x801004f5)
#define reg_dma_tx_rptr REG_ADDR8(0x80100501)

enum
{
    FLD_DMA_RPTR_MASK = BIT_RNG(0, 4),
    FLD_DMA_RPTR_SET  = BIT(5),
    FLD_DMA_RPTR_NEXT = BIT(6),
    FLD_DMA_RPTR_CLR  = BIT(7),
};

#endif
