Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 14:01:29 2022
| Host         : DESKTOP-OJK9U19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file proj_top_timing_summary_routed.rpt -pb proj_top_timing_summary_routed.pb -rpx proj_top_timing_summary_routed.rpx -warn_on_violation
| Design       : proj_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.187        0.000                      0                  238        0.158        0.000                      0                  238        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.187        0.000                      0                  238        0.158        0.000                      0                  238        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 StateLogic/add_sub_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/adderOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.952ns (25.253%)  route 2.818ns (74.747%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.545     5.066    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  StateLogic/add_sub_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  StateLogic/add_sub_reg/Q
                         net (fo=11, routed)          1.155     6.678    REG_A/sub_fsm
    SLICE_X31Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.802 r  REG_A/adderOut[3]_i_2/O
                         net (fo=3, routed)           0.669     7.470    REG_A/adderOut[3]_i_2_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.594 r  REG_A/adderOut[5]_i_2/O
                         net (fo=3, routed)           0.488     8.082    REG_A/adderOut[5]_i_2_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.206 r  REG_A/adderOut[7]_i_3/O
                         net (fo=2, routed)           0.506     8.712    REG_A/adderOut[7]_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.836 r  REG_A/adderOut[6]_i_1/O
                         net (fo=1, routed)           0.000     8.836    StateLogic/adderOut_reg[7]_0[6]
    SLICE_X31Y25         FDRE                                         r  StateLogic/adderOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428    14.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  StateLogic/adderOut_reg[6]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.029    15.023    StateLogic/adderOut_reg[6]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 StateLogic/add_sub_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/adderOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.952ns (25.274%)  route 2.815ns (74.726%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.545     5.066    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  StateLogic/add_sub_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  StateLogic/add_sub_reg/Q
                         net (fo=11, routed)          1.155     6.678    REG_A/sub_fsm
    SLICE_X31Y24         LUT5 (Prop_lut5_I2_O)        0.124     6.802 r  REG_A/adderOut[3]_i_2/O
                         net (fo=3, routed)           0.669     7.470    REG_A/adderOut[3]_i_2_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.594 r  REG_A/adderOut[5]_i_2/O
                         net (fo=3, routed)           0.488     8.082    REG_A/adderOut[5]_i_2_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.206 r  REG_A/adderOut[7]_i_3/O
                         net (fo=2, routed)           0.503     8.709    REG_A/adderOut[7]_i_3_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.833 r  REG_A/adderOut[7]_i_2/O
                         net (fo=1, routed)           0.000     8.833    StateLogic/adderOut_reg[7]_0[7]
    SLICE_X31Y25         FDRE                                         r  StateLogic/adderOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428    14.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  StateLogic/adderOut_reg[7]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDRE (Setup_fdre_C_D)        0.031    15.025    StateLogic/adderOut_reg[7]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 go_deb/held_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.964ns (56.003%)  route 1.543ns (43.997%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    go_deb/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  go_deb/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  go_deb/held_reg/Q
                         net (fo=27, routed)          1.543     7.138    go_deb/held
    SLICE_X29Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.262 r  go_deb/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.262    go_deb/count[0]_i_6_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.794 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    go_deb/count_reg[0]_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    go_deb/count_reg[4]_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.022    go_deb/count_reg[8]_i_1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    go_deb/count_reg[12]_i_1_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    go_deb/count_reg[16]_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.584 r  go_deb/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.584    go_deb/count_reg[20]_i_1_n_6
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.436    14.777    go_deb/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[21]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062    15.064    go_deb/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                  6.480    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 go_deb/held_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.943ns (55.738%)  route 1.543ns (44.262%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    go_deb/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  go_deb/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  go_deb/held_reg/Q
                         net (fo=27, routed)          1.543     7.138    go_deb/held
    SLICE_X29Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.262 r  go_deb/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.262    go_deb/count[0]_i_6_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.794 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    go_deb/count_reg[0]_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    go_deb/count_reg[4]_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.022    go_deb/count_reg[8]_i_1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    go_deb/count_reg[12]_i_1_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    go_deb/count_reg[16]_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.563 r  go_deb/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.563    go_deb/count_reg[20]_i_1_n_4
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.436    14.777    go_deb/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[23]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062    15.064    go_deb/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.546ns  (required time - arrival time)
  Source:                 reset_deb/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 1.902ns (54.641%)  route 1.579ns (45.359%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.554     5.075    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  reset_deb/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  reset_deb/count_reg[21]/Q
                         net (fo=26, routed)          1.579     7.110    reset_deb/count_reg[21]
    SLICE_X28Y14         LUT5 (Prop_lut5_I2_O)        0.124     7.234 r  reset_deb/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.234    reset_deb/count[0]_i_6__0_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.766 r  reset_deb/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.766    reset_deb/count_reg[0]_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  reset_deb/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.880    reset_deb/count_reg[4]_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  reset_deb/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.994    reset_deb/count_reg[8]_i_1__0_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  reset_deb/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.108    reset_deb/count_reg[12]_i_1__0_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  reset_deb/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.222    reset_deb/count_reg[16]_i_1__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.556 r  reset_deb/count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.556    reset_deb/count_reg[20]_i_1__0_n_6
    SLICE_X28Y19         FDRE                                         r  reset_deb/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.436    14.777    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  reset_deb/count_reg[21]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.062    15.102    reset_deb/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                  6.546    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 reset_deb/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_deb/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.881ns (54.365%)  route 1.579ns (45.635%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.554     5.075    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  reset_deb/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  reset_deb/count_reg[21]/Q
                         net (fo=26, routed)          1.579     7.110    reset_deb/count_reg[21]
    SLICE_X28Y14         LUT5 (Prop_lut5_I2_O)        0.124     7.234 r  reset_deb/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     7.234    reset_deb/count[0]_i_6__0_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.766 r  reset_deb/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.766    reset_deb/count_reg[0]_i_1__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.880 r  reset_deb/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.880    reset_deb/count_reg[4]_i_1__0_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.994 r  reset_deb/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.994    reset_deb/count_reg[8]_i_1__0_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.108 r  reset_deb/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.108    reset_deb/count_reg[12]_i_1__0_n_0
    SLICE_X28Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.222 r  reset_deb/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.222    reset_deb/count_reg[16]_i_1__0_n_0
    SLICE_X28Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.535 r  reset_deb/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.535    reset_deb/count_reg[20]_i_1__0_n_4
    SLICE_X28Y19         FDRE                                         r  reset_deb/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.436    14.777    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  reset_deb/count_reg[23]/C
                         clock pessimism              0.298    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X28Y19         FDRE (Setup_fdre_C_D)        0.062    15.102    reset_deb/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.575ns  (required time - arrival time)
  Source:                 go_deb/held_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 1.869ns (54.778%)  route 1.543ns (45.222%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    go_deb/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  go_deb/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  go_deb/held_reg/Q
                         net (fo=27, routed)          1.543     7.138    go_deb/held
    SLICE_X29Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.262 r  go_deb/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.262    go_deb/count[0]_i_6_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.794 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    go_deb/count_reg[0]_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    go_deb/count_reg[4]_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.022    go_deb/count_reg[8]_i_1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    go_deb/count_reg[12]_i_1_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    go_deb/count_reg[16]_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.489 r  go_deb/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.489    go_deb/count_reg[20]_i_1_n_5
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.436    14.777    go_deb/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[22]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062    15.064    go_deb/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 go_deb/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 1.657ns (48.441%)  route 1.764ns (51.558%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.554     5.075    go_deb/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  go_deb/count_reg[21]/Q
                         net (fo=26, routed)          1.764     7.295    go_deb/count_reg[21]
    SLICE_X29Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.419 r  go_deb/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.419    go_deb/count[0]_i_3_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.820 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    go_deb/count_reg[0]_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    go_deb/count_reg[4]_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    go_deb/count_reg[8]_i_1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    go_deb/count_reg[12]_i_1_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.496 r  go_deb/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.496    go_deb/count_reg[16]_i_1_n_6
    SLICE_X29Y18         FDRE                                         r  go_deb/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437    14.778    go_deb/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  go_deb/count_reg[17]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.062    15.079    go_deb/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.591ns  (required time - arrival time)
  Source:                 go_deb/held_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 1.853ns (54.565%)  route 1.543ns (45.435%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.556     5.077    go_deb/clk_IBUF_BUFG
    SLICE_X30Y17         FDRE                                         r  go_deb/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y17         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  go_deb/held_reg/Q
                         net (fo=27, routed)          1.543     7.138    go_deb/held
    SLICE_X29Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.262 r  go_deb/count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.262    go_deb/count[0]_i_6_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.794 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.794    go_deb/count_reg[0]_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.908    go_deb/count_reg[4]_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.022 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.022    go_deb/count_reg[8]_i_1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    go_deb/count_reg[12]_i_1_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.250 r  go_deb/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    go_deb/count_reg[16]_i_1_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.473 r  go_deb/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.473    go_deb/count_reg[20]_i_1_n_7
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.436    14.777    go_deb/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[20]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)        0.062    15.064    go_deb/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.591    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 go_deb/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.400ns  (logic 1.636ns (48.123%)  route 1.764ns (51.877%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.554     5.075    go_deb/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  go_deb/count_reg[21]/Q
                         net (fo=26, routed)          1.764     7.295    go_deb/count_reg[21]
    SLICE_X29Y14         LUT5 (Prop_lut5_I1_O)        0.124     7.419 r  go_deb/count[0]_i_3/O
                         net (fo=1, routed)           0.000     7.419    go_deb/count[0]_i_3_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.820 r  go_deb/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.820    go_deb/count_reg[0]_i_1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.934 r  go_deb/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.934    go_deb/count_reg[4]_i_1_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.048 r  go_deb/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.048    go_deb/count_reg[8]_i_1_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.162 r  go_deb/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.162    go_deb/count_reg[12]_i_1_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.475 r  go_deb/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.475    go_deb/count_reg[16]_i_1_n_4
    SLICE_X29Y18         FDRE                                         r  go_deb/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.437    14.778    go_deb/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  go_deb/count_reg[19]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)        0.062    15.079    go_deb/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -8.475    
  -------------------------------------------------------------------
                         slack                                  6.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 StateLogic/logic_switches_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_B_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  StateLogic/logic_switches_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/logic_switches_reg[5]/Q
                         net (fo=1, routed)           0.101     1.676    StateLogic/logic_switches[5]
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[5]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.071     1.518    StateLogic/reg_B_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 StateLogic/reg_A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_A/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  StateLogic/reg_A_reg[6]/Q
                         net (fo=1, routed)           0.101     1.675    REG_A/q_reg[7]_1[6]
    SLICE_X33Y24         FDRE                                         r  REG_A/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.816     1.943    REG_A/clk_IBUF_BUFG
    SLICE_X33Y24         FDRE                                         r  REG_A/q_reg[6]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X33Y24         FDRE (Hold_fdre_C_D)         0.066     1.512    REG_A/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 StateLogic/reg_B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_B/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/reg_B_reg[2]/Q
                         net (fo=1, routed)           0.113     1.688    REG_B/q_reg[7]_0[2]
    SLICE_X32Y24         FDRE                                         r  REG_B/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.816     1.943    REG_B/clk_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  REG_B/q_reg[2]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X32Y24         FDRE (Hold_fdre_C_D)         0.071     1.517    REG_B/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 StateLogic/adderOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_A_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.650%)  route 0.137ns (49.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.550     1.433    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y25         FDRE                                         r  StateLogic/adderOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  StateLogic/adderOut_reg[7]/Q
                         net (fo=1, routed)           0.137     1.712    StateLogic/adderOut[7]
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.816     1.943    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[7]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.071     1.536    StateLogic/reg_A_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SEG_CTL/bcd/m_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_CTL/bcd/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.432%)  route 0.139ns (49.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  SEG_CTL/bcd/m_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SEG_CTL/bcd/m_val_reg[0]/Q
                         net (fo=3, routed)           0.139     1.716    SEG_CTL/bcd/m_val_reg_n_0_[0]
    SLICE_X35Y27         FDRE                                         r  SEG_CTL/bcd/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.818     1.945    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  SEG_CTL/bcd/B_reg[0]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.070     1.537    SEG_CTL/bcd/B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 go_deb/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            go_deb/z_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.822%)  route 0.147ns (44.178%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.555     1.438    go_deb/clk_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  go_deb/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  go_deb/count_reg[23]/Q
                         net (fo=27, routed)          0.147     1.726    go_deb/count_reg[23]
    SLICE_X30Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.771 r  go_deb/z_i_1/O
                         net (fo=1, routed)           0.000     1.771    go_deb/z_i_1_n_0
    SLICE_X30Y19         FDRE                                         r  go_deb/z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.822     1.949    go_deb/clk_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  go_deb/z_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.120     1.591    go_deb/z_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 StateLogic/logic_switches_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.306%)  route 0.119ns (45.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  StateLogic/logic_switches_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/logic_switches_reg[2]/Q
                         net (fo=1, routed)           0.119     1.694    StateLogic/logic_switches[2]
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[2]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.047     1.513    StateLogic/reg_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 StateLogic/logic_switches_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.274%)  route 0.119ns (45.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  StateLogic/logic_switches_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/logic_switches_reg[0]/Q
                         net (fo=1, routed)           0.119     1.694    StateLogic/logic_switches[0]
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[0]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.046     1.512    StateLogic/reg_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SEG_CTL/bcd/m_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_CTL/bcd/A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.853%)  route 0.126ns (47.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X32Y28         FDRE                                         r  SEG_CTL/bcd/m_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SEG_CTL/bcd/m_val_reg[0]/Q
                         net (fo=3, routed)           0.126     1.703    SEG_CTL/bcd/m_val_reg_n_0_[0]
    SLICE_X33Y27         FDRE                                         r  SEG_CTL/bcd/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.819     1.946    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  SEG_CTL/bcd/A_reg[0]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.070     1.519    SEG_CTL/bcd/A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 StateLogic/logic_switches_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            StateLogic/reg_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.189%)  route 0.106ns (42.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  StateLogic/logic_switches_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/logic_switches_reg[3]/Q
                         net (fo=1, routed)           0.106     1.681    StateLogic/logic_switches[3]
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.817     1.944    StateLogic/clk_IBUF_BUFG
    SLICE_X32Y23         FDRE                                         r  StateLogic/reg_B_reg[3]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.047     1.494    StateLogic/reg_B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24   REG_A/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y24   REG_A/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y22   REG_A/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y22   REG_A/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y24   REG_A/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y22   REG_A/q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y24   REG_A/q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y24   REG_A/q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y23   REG_B/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y24   REG_A/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y24   REG_A/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   REG_A/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   REG_A/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   REG_A/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   REG_A/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y24   REG_A/q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y24   REG_A/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y24   REG_A/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y24   REG_A/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y24   REG_A/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   REG_A/q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   REG_A/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   REG_A/q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y22   REG_A/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y24   REG_A/q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y24   REG_A/q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 4.297ns (46.060%)  route 5.033ns (53.940%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.019     6.602    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.726 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     7.560    SEG_CTL/bcd/display_bin[3]
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.684 r  SEG_CTL/bcd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.180    10.864    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.395 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.395    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.323ns  (logic 4.531ns (48.601%)  route 4.792ns (51.399%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.019     6.602    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.726 f  SEG_CTL/bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     7.560    SEG_CTL/bcd/display_bin[3]
    SLICE_X35Y27         LUT4 (Prop_lut4_I3_O)        0.152     7.712 r  SEG_CTL/bcd/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.939    10.651    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.737    14.388 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.388    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.120ns  (logic 4.270ns (46.824%)  route 4.850ns (53.176%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.019     6.602    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.726 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     7.562    SEG_CTL/bcd/display_bin[3]
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.686 r  SEG_CTL/bcd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.995    10.681    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.185 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.185    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.064ns  (logic 4.447ns (49.058%)  route 4.617ns (50.942%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.548     5.069    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  SEG_CTL/bcd/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  SEG_CTL/bcd/A_reg[2]/Q
                         net (fo=1, routed)           0.952     6.477    SEG_CTL/bcd/LED0[2]
    SLICE_X34Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.601 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.744     7.345    SEG_CTL/bcd/display_bin[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.153     7.498 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.922    10.420    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714    14.133 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.133    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.064ns  (logic 4.522ns (49.887%)  route 4.542ns (50.113%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.019     6.602    SEG_CTL/bcd/p_0_in[1]
    SLICE_X34Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.726 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     7.562    SEG_CTL/bcd/display_bin[3]
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.152     7.714 r  SEG_CTL/bcd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.688    10.402    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.728    14.130 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.130    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.826ns  (logic 4.233ns (47.964%)  route 4.593ns (52.036%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.548     5.069    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  SEG_CTL/bcd/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  SEG_CTL/bcd/A_reg[2]/Q
                         net (fo=1, routed)           0.952     6.477    SEG_CTL/bcd/LED0[2]
    SLICE_X34Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.601 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.739     7.340    SEG_CTL/bcd/display_bin[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I2_O)        0.124     7.464 r  SEG_CTL/bcd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.902    10.366    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.895 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.895    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/bcd/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 4.240ns (48.488%)  route 4.504ns (51.512%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.548     5.069    SEG_CTL/bcd/clk_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  SEG_CTL/bcd/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  SEG_CTL/bcd/A_reg[2]/Q
                         net (fo=1, routed)           0.952     6.477    SEG_CTL/bcd/LED0[2]
    SLICE_X34Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.601 r  SEG_CTL/bcd/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.744     7.345    SEG_CTL/bcd/display_bin[2]
    SLICE_X35Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.469 r  SEG_CTL/bcd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.809    10.277    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.813 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.813    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/zero_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zero_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.554ns  (logic 3.977ns (46.497%)  route 4.577ns (53.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.551     5.072    StateLogic/clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  StateLogic/zero_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  StateLogic/zero_flag_reg/Q
                         net (fo=1, routed)           4.577    10.105    zero_flag_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.626 r  zero_flag_OBUF_inst/O
                         net (fo=0)                   0.000    13.626    zero_flag
    L1                                                                r  zero_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 4.152ns (52.059%)  route 3.824ns (47.941%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.583 r  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.006     6.589    SEG_CTL/p_0_in[1]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.713 r  SEG_CTL/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.818     9.531    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    13.041 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.041    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 4.141ns (52.889%)  route 3.689ns (47.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.544     5.065    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  SEG_CTL/refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.013     6.596    SEG_CTL/p_0_in[1]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.124     6.720 r  SEG_CTL/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.676     9.396    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.895 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.895    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.351ns (64.222%)  route 0.753ns (35.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  StateLogic/current_out_val_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.753     2.330    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.540 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.540    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.351ns (63.467%)  route 0.777ns (36.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  StateLogic/current_out_val_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.777     2.355    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.564 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.564    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.343ns (61.677%)  route 0.835ns (38.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  StateLogic/current_out_val_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.835     2.412    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.614 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.614    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.357ns (61.335%)  route 0.855ns (38.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  StateLogic/current_out_val_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.855     2.432    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.648 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.648    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.372ns (60.003%)  route 0.914ns (39.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  StateLogic/current_out_val_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.914     2.491    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.722 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.722    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.347ns (58.068%)  route 0.973ns (41.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  StateLogic/current_out_val_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.973     2.550    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.756 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.756    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.343ns (57.860%)  route 0.978ns (42.140%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.553     1.436    StateLogic/clk_IBUF_BUFG
    SLICE_X28Y21         FDRE                                         r  StateLogic/current_out_val_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  StateLogic/current_out_val_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.978     2.555    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.757 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.757    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 StateLogic/current_out_val_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.348ns (55.988%)  route 1.060ns (44.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.551     1.434    StateLogic/clk_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  StateLogic/current_out_val_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  StateLogic/current_out_val_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.060     2.635    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.842 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.842    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.478ns (59.284%)  route 1.015ns (40.716%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  SEG_CTL/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.373     1.969    SEG_CTL/p_0_in[0]
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.043     2.012 r  SEG_CTL/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.642     2.654    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.271     3.925 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.925    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEG_CTL/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.492ns (58.013%)  route 1.080ns (41.987%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.549     1.432    SEG_CTL/clk_IBUF_BUFG
    SLICE_X34Y25         FDRE                                         r  SEG_CTL/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164     1.596 f  SEG_CTL/refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.384     1.980    SEG_CTL/p_0_in[0]
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.042     2.022 r  SEG_CTL/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.718    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     4.004 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.004    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.703ns (28.057%)  route 4.367ns (71.943%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=8, routed)           3.185     4.640    StateLogic/mult_IBUF
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.764 f  StateLogic/reg_A[7]_i_3/O
                         net (fo=2, routed)           0.594     5.358    StateLogic/reg_A[7]_i_3_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.482 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.588     6.070    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430     4.771    StateLogic/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[2]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.703ns (28.057%)  route 4.367ns (71.943%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=8, routed)           3.185     4.640    StateLogic/mult_IBUF
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.764 f  StateLogic/reg_A[7]_i_3/O
                         net (fo=2, routed)           0.594     5.358    StateLogic/reg_A[7]_i_3_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.482 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.588     6.070    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430     4.771    StateLogic/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[3]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.070ns  (logic 1.703ns (28.057%)  route 4.367ns (71.943%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=8, routed)           3.185     4.640    StateLogic/mult_IBUF
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.764 f  StateLogic/reg_A[7]_i_3/O
                         net (fo=2, routed)           0.594     5.358    StateLogic/reg_A[7]_i_3_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.124     5.482 r  StateLogic/reg_A[7]_i_1/O
                         net (fo=8, routed)           0.588     6.070    StateLogic/reg_A[7]_i_1_n_0
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430     4.771    StateLogic/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[5]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.732ns (28.656%)  route 4.313ns (71.344%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=8, routed)           3.185     4.640    StateLogic/mult_IBUF
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.764 f  StateLogic/reg_A[7]_i_3/O
                         net (fo=2, routed)           0.594     5.358    StateLogic/reg_A[7]_i_3_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.153     5.511 r  StateLogic/reg_A[7]_i_2/O
                         net (fo=8, routed)           0.534     6.045    StateLogic/reg_A[7]_i_2_n_0
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430     4.771    StateLogic/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[2]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.732ns (28.656%)  route 4.313ns (71.344%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=8, routed)           3.185     4.640    StateLogic/mult_IBUF
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.764 f  StateLogic/reg_A[7]_i_3/O
                         net (fo=2, routed)           0.594     5.358    StateLogic/reg_A[7]_i_3_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.153     5.511 r  StateLogic/reg_A[7]_i_2/O
                         net (fo=8, routed)           0.534     6.045    StateLogic/reg_A[7]_i_2_n_0
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430     4.771    StateLogic/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[3]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.045ns  (logic 1.732ns (28.656%)  route 4.313ns (71.344%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=8, routed)           3.185     4.640    StateLogic/mult_IBUF
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.764 f  StateLogic/reg_A[7]_i_3/O
                         net (fo=2, routed)           0.594     5.358    StateLogic/reg_A[7]_i_3_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.153     5.511 r  StateLogic/reg_A[7]_i_2/O
                         net (fo=8, routed)           0.534     6.045    StateLogic/reg_A[7]_i_2_n_0
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.430     4.771    StateLogic/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  StateLogic/reg_A_reg[5]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.995ns  (logic 1.732ns (28.892%)  route 4.263ns (71.108%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=8, routed)           3.185     4.640    StateLogic/mult_IBUF
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.764 f  StateLogic/reg_A[7]_i_3/O
                         net (fo=2, routed)           0.594     5.358    StateLogic/reg_A[7]_i_3_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.153     5.511 r  StateLogic/reg_A[7]_i_2/O
                         net (fo=8, routed)           0.484     5.995    StateLogic/reg_A[7]_i_2_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[0]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.995ns  (logic 1.732ns (28.892%)  route 4.263ns (71.108%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=8, routed)           3.185     4.640    StateLogic/mult_IBUF
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.764 f  StateLogic/reg_A[7]_i_3/O
                         net (fo=2, routed)           0.594     5.358    StateLogic/reg_A[7]_i_3_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.153     5.511 r  StateLogic/reg_A[7]_i_2/O
                         net (fo=8, routed)           0.484     5.995    StateLogic/reg_A[7]_i_2_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[1]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.995ns  (logic 1.732ns (28.892%)  route 4.263ns (71.108%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=8, routed)           3.185     4.640    StateLogic/mult_IBUF
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.764 f  StateLogic/reg_A[7]_i_3/O
                         net (fo=2, routed)           0.594     5.358    StateLogic/reg_A[7]_i_3_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.153     5.511 r  StateLogic/reg_A[7]_i_2/O
                         net (fo=8, routed)           0.484     5.995    StateLogic/reg_A[7]_i_2_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[4]/C

Slack:                    inf
  Source:                 mult
                            (input port)
  Destination:            StateLogic/reg_A_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.995ns  (logic 1.732ns (28.892%)  route 4.263ns (71.108%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  mult (IN)
                         net (fo=0)                   0.000     0.000    mult
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  mult_IBUF_inst/O
                         net (fo=8, routed)           3.185     4.640    StateLogic/mult_IBUF
    SLICE_X29Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.764 f  StateLogic/reg_A[7]_i_3/O
                         net (fo=2, routed)           0.594     5.358    StateLogic/reg_A[7]_i_3_n_0
    SLICE_X30Y23         LUT5 (Prop_lut5_I1_O)        0.153     5.511 r  StateLogic/reg_A[7]_i_2/O
                         net (fo=8, routed)           0.484     5.995    StateLogic/reg_A[7]_i_2_n_0
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.428     4.769    StateLogic/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  StateLogic/reg_A_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.210ns (20.201%)  route 0.828ns (79.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.828     1.037    go_deb/go_IBUF
    SLICE_X29Y14         FDRE                                         r  go_deb/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    go_deb/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  go_deb/count_reg[0]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.210ns (20.201%)  route 0.828ns (79.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.828     1.037    go_deb/go_IBUF
    SLICE_X29Y14         FDRE                                         r  go_deb/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    go_deb/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  go_deb/count_reg[1]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.210ns (20.201%)  route 0.828ns (79.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.828     1.037    go_deb/go_IBUF
    SLICE_X29Y14         FDRE                                         r  go_deb/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    go_deb/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  go_deb/count_reg[2]/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.210ns (20.201%)  route 0.828ns (79.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.828     1.037    go_deb/go_IBUF
    SLICE_X29Y14         FDRE                                         r  go_deb/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    go_deb/clk_IBUF_BUFG
    SLICE_X29Y14         FDRE                                         r  go_deb/count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.222ns (21.102%)  route 0.830ns (78.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.830     1.051    reset_deb/reset_IBUF
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.222ns (21.102%)  route 0.830ns (78.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.830     1.051    reset_deb/reset_IBUF
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.222ns (21.102%)  route 0.830ns (78.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.830     1.051    reset_deb/reset_IBUF
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.222ns (21.102%)  route 0.830ns (78.898%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.830     1.051    reset_deb/reset_IBUF
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.828     1.955    reset_deb/clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  reset_deb/count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_deb/held_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.222ns (20.626%)  route 0.854ns (79.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  reset_IBUF_inst/O
                         net (fo=27, routed)          0.854     1.076    reset_deb/reset_IBUF
    SLICE_X31Y17         FDRE                                         r  reset_deb/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.824     1.951    reset_deb/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  reset_deb/held_reg/C

Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            go_deb/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.126ns  (logic 0.210ns (18.600%)  route 0.917ns (81.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=27, routed)          0.917     1.126    go_deb/go_IBUF
    SLICE_X29Y16         FDRE                                         r  go_deb/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.826     1.953    go_deb/clk_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  go_deb/count_reg[10]/C





