Running: D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/aes_full_tb_isim_beh.exe -prj C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/aes_full_tb_beh.prj work.aes_full_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/sub_bytes.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/../../../../mix_columns.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/aes_round.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/aes_full.vhd" into library work
Parsing VHDL file "C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/aes_full_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity sub_bytes [sub_bytes_default]
Compiling architecture behavioral of entity mix_columns [mix_columns_default]
Compiling architecture behavioral of entity aes_round [aes_round_default]
Compiling architecture behavioral of entity aes_full [aes_full_default]
Compiling architecture behavior of entity aes_full_tb
Time Resolution for simulation is 1ps.
Compiled 12 VHDL Units
Built simulation executable C:/Users/HP/Desktop/University/Academics/Capstone/aes_test/aes_full_tb_isim_beh.exe
Fuse Memory Usage: 38096 KB
Fuse CPU Usage: 732 ms
