<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G518X Driver Library: NPU</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G518X Driver Library
   &#160;<span id="projectnumber">2.06.00.05</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">NPU</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for NPU:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___n_p_u.png" border="0" alt="" usemap="#group______n__p__u"/>
<map name="group______n__p__u" id="group______n__p__u">
<area shape="rect" id="node2" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html" title="DL_NPU_INTERRUPT" alt="" coords="104,5,259,32"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___d_l___n_p_u___i_n_t_e_r_r_u_p_t"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html">DL_NPU_INTERRUPT</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga790a7575417ab314b625f6c58e483eb4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga790a7575417ab314b625f6c58e483eb4">DL_NPU_IIDX</a> { <br />
&#160;&#160;<a class="el" href="group___n_p_u.html#gga790a7575417ab314b625f6c58e483eb4a910c5ddf49fde6834325af65846d59f5">DL_NPU_IIDX_NO_INTERRUPT</a> = NPU_IIDX_STAT_NO_INTR, 
<br />
&#160;&#160;<a class="el" href="group___n_p_u.html#gga790a7575417ab314b625f6c58e483eb4a735e80818d8d0363080a9b8ae60efbfb">DL_NPU_IIDX_OUTPUT_READY</a> = NPU_IIDX_STAT_DONE
<br />
 }</td></tr>
<tr class="separator:ga790a7575417ab314b625f6c58e483eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga55b93f2a0a017aec6ebe182b970fe1e8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga55b93f2a0a017aec6ebe182b970fe1e8">DL_NPU_enablePower</a> (NPU_Regs *npu)</td></tr>
<tr class="memdesc:ga55b93f2a0a017aec6ebe182b970fe1e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the Peripheral Write Enable (PWREN) register for the NPU.  <a href="#ga55b93f2a0a017aec6ebe182b970fe1e8">More...</a><br /></td></tr>
<tr class="separator:ga55b93f2a0a017aec6ebe182b970fe1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba6e357b943cfd5b661d0a3e9ed92ed"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#gacba6e357b943cfd5b661d0a3e9ed92ed">DL_NPU_disablePower</a> (NPU_Regs *npu)</td></tr>
<tr class="memdesc:gacba6e357b943cfd5b661d0a3e9ed92ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the Peripheral Write Enable (PWREN) register for the NPU.  <a href="#gacba6e357b943cfd5b661d0a3e9ed92ed">More...</a><br /></td></tr>
<tr class="separator:gacba6e357b943cfd5b661d0a3e9ed92ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc813b1afbbbb09a4b63e01ce39b1c2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#gaafc813b1afbbbb09a4b63e01ce39b1c2">DL_NPU_isPowerEnabled</a> (const NPU_Regs *npu)</td></tr>
<tr class="memdesc:gaafc813b1afbbbb09a4b63e01ce39b1c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if the Peripheral Write Enable (PWREN) register for the NPU is enabled.  <a href="#gaafc813b1afbbbb09a4b63e01ce39b1c2">More...</a><br /></td></tr>
<tr class="separator:gaafc813b1afbbbb09a4b63e01ce39b1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35ac9976e1d33d96006ef0ae22b548db"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga35ac9976e1d33d96006ef0ae22b548db">DL_NPU_reset</a> (NPU_Regs *npu)</td></tr>
<tr class="memdesc:ga35ac9976e1d33d96006ef0ae22b548db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets NPU peripheral.  <a href="#ga35ac9976e1d33d96006ef0ae22b548db">More...</a><br /></td></tr>
<tr class="separator:ga35ac9976e1d33d96006ef0ae22b548db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290b6a007f2c160c6c98c19c930a5ced"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga290b6a007f2c160c6c98c19c930a5ced">DL_NPU_isReset</a> (const NPU_Regs *npu)</td></tr>
<tr class="memdesc:ga290b6a007f2c160c6c98c19c930a5ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns if NPU was reset.  <a href="#ga290b6a007f2c160c6c98c19c930a5ced">More...</a><br /></td></tr>
<tr class="separator:ga290b6a007f2c160c6c98c19c930a5ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e9279b6b9996e84a2a56429ca94c01a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga8e9279b6b9996e84a2a56429ca94c01a">DL_NPU_enableInterrupt</a> (NPU_Regs *npu, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga8e9279b6b9996e84a2a56429ca94c01a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable NPU interrupts.  <a href="#ga8e9279b6b9996e84a2a56429ca94c01a">More...</a><br /></td></tr>
<tr class="separator:ga8e9279b6b9996e84a2a56429ca94c01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5b586a131ce3a837e2009d9fea8bbd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#gade5b586a131ce3a837e2009d9fea8bbd">DL_NPU_disableInterrupt</a> (NPU_Regs *npu, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gade5b586a131ce3a837e2009d9fea8bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable NPU interrupts.  <a href="#gade5b586a131ce3a837e2009d9fea8bbd">More...</a><br /></td></tr>
<tr class="separator:gade5b586a131ce3a837e2009d9fea8bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fe4a5ae265103e33d90555459770ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga29fe4a5ae265103e33d90555459770ac">DL_NPU_getEnabledInterrupts</a> (NPU_Regs *npu, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga29fe4a5ae265103e33d90555459770ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which NPU interrupts are enabled.  <a href="#ga29fe4a5ae265103e33d90555459770ac">More...</a><br /></td></tr>
<tr class="separator:ga29fe4a5ae265103e33d90555459770ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada98e44ab01a810bf834ee9e07333e5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#gada98e44ab01a810bf834ee9e07333e5a">DL_NPU_getEnabledInterruptStatus</a> (NPU_Regs *npu, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gada98e44ab01a810bf834ee9e07333e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled NPU interrupts.  <a href="#gada98e44ab01a810bf834ee9e07333e5a">More...</a><br /></td></tr>
<tr class="separator:gada98e44ab01a810bf834ee9e07333e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458dc5030c748cf394c635db540a7c5e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga458dc5030c748cf394c635db540a7c5e">DL_NPU_getRawInterruptStatus</a> (NPU_Regs *npu, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga458dc5030c748cf394c635db540a7c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any NPU interrupt.  <a href="#ga458dc5030c748cf394c635db540a7c5e">More...</a><br /></td></tr>
<tr class="separator:ga458dc5030c748cf394c635db540a7c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88eb6aa7953628c7b8778a9b381d51ba"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___n_p_u.html#ga790a7575417ab314b625f6c58e483eb4">DL_NPU_IIDX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga88eb6aa7953628c7b8778a9b381d51ba">DL_NPU_getPendingInterrupt</a> (NPU_Regs *npu)</td></tr>
<tr class="memdesc:ga88eb6aa7953628c7b8778a9b381d51ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending NPU interrupt.  <a href="#ga88eb6aa7953628c7b8778a9b381d51ba">More...</a><br /></td></tr>
<tr class="separator:ga88eb6aa7953628c7b8778a9b381d51ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga561a0f7d7d443c4f088b2a203a447752"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga561a0f7d7d443c4f088b2a203a447752">DL_NPU_clearInterruptStatus</a> (NPU_Regs *npu, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga561a0f7d7d443c4f088b2a203a447752"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending NPU interrupts.  <a href="#ga561a0f7d7d443c4f088b2a203a447752">More...</a><br /></td></tr>
<tr class="separator:ga561a0f7d7d443c4f088b2a203a447752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b6abeb297e0d6adaa285f37397e6e5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#gac4b6abeb297e0d6adaa285f37397e6e5">DL_NPU_getInstrMemAddress</a> (const NPU_Regs *npu)</td></tr>
<tr class="memdesc:gac4b6abeb297e0d6adaa285f37397e6e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the physical starting address of the NPU instruction memory.  <a href="#gac4b6abeb297e0d6adaa285f37397e6e5">More...</a><br /></td></tr>
<tr class="separator:gac4b6abeb297e0d6adaa285f37397e6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8c217263d7bd986ab46e0b01ddea3a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga6e8c217263d7bd986ab46e0b01ddea3a">DL_NPU_getParamMemAddress</a> (const NPU_Regs *npu)</td></tr>
<tr class="memdesc:ga6e8c217263d7bd986ab46e0b01ddea3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the physical starting address of the NPU parameter memory.  <a href="#ga6e8c217263d7bd986ab46e0b01ddea3a">More...</a><br /></td></tr>
<tr class="separator:ga6e8c217263d7bd986ab46e0b01ddea3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15eef6e1ca5e332a0494430f770f6c2a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga15eef6e1ca5e332a0494430f770f6c2a">DL_NPU_getCtlRegAddress</a> (const NPU_Regs *npu)</td></tr>
<tr class="memdesc:ga15eef6e1ca5e332a0494430f770f6c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the physical starting address of the NPU control registers.  <a href="#ga15eef6e1ca5e332a0494430f770f6c2a">More...</a><br /></td></tr>
<tr class="separator:ga15eef6e1ca5e332a0494430f770f6c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9411e71c497ee32660c7c83811e15cee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___n_p_u.html#ga9411e71c497ee32660c7c83811e15cee">DL_NPU_getAccRegAddress</a> (const NPU_Regs *npu)</td></tr>
<tr class="memdesc:ga9411e71c497ee32660c7c83811e15cee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the physical address of the NPU ACC register.  <a href="#ga9411e71c497ee32660c7c83811e15cee">More...</a><br /></td></tr>
<tr class="separator:ga9411e71c497ee32660c7c83811e15cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga790a7575417ab314b625f6c58e483eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga790a7575417ab314b625f6c58e483eb4">&sect;&nbsp;</a></span>DL_NPU_IIDX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___n_p_u.html#ga790a7575417ab314b625f6c58e483eb4">DL_NPU_IIDX</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga790a7575417ab314b625f6c58e483eb4a910c5ddf49fde6834325af65846d59f5"></a>DL_NPU_IIDX_NO_INTERRUPT&#160;</td><td class="fielddoc"><p>NPU interrupt index for no interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="gga790a7575417ab314b625f6c58e483eb4a735e80818d8d0363080a9b8ae60efbfb"></a>DL_NPU_IIDX_OUTPUT_READY&#160;</td><td class="fielddoc"><p>NPU interrupt index for NPU done interrupt </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga55b93f2a0a017aec6ebe182b970fe1e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55b93f2a0a017aec6ebe182b970fe1e8">&sect;&nbsp;</a></span>DL_NPU_enablePower()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_NPU_enablePower </td>
          <td>(</td>
          <td class="paramtype">NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the Peripheral Write Enable (PWREN) register for the NPU. </p>
<p>Before any NPU registers can be configured by software, the NPU itself must be enabled by writing the ENABLE bit together with the appropriate KEY value to the NPU's PWREN register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacba6e357b943cfd5b661d0a3e9ed92ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacba6e357b943cfd5b661d0a3e9ed92ed">&sect;&nbsp;</a></span>DL_NPU_disablePower()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_NPU_disablePower </td>
          <td>(</td>
          <td class="paramtype">NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the Peripheral Write Enable (PWREN) register for the NPU. </p>
<p>When the PWREN.ENABLE bit is cleared, the NPU's registers and memory are not accessible for read/write operations.</p>
<dl class="section note"><dt>Note</dt><dd>This API does not provide large power savings.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaafc813b1afbbbb09a4b63e01ce39b1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafc813b1afbbbb09a4b63e01ce39b1c2">&sect;&nbsp;</a></span>DL_NPU_isPowerEnabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_NPU_isPowerEnabled </td>
          <td>(</td>
          <td class="paramtype">const NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns if the Peripheral Write Enable (PWREN) register for the NPU is enabled. </p>
<p>Before any NPU registers can be configured by software, the NPU itself must be enabled by writing the ENABLE bit together with the appropriate KEY value to the NPU's PWREN register.</p>
<p>When the PWREN.ENABLE bit is cleared, the NPU's registers are not accessible for read/write operations.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if NPU register access is enabled </dd>
<dd>
false if NPU register access is disabled </dd></dl>

</div>
</div>
<a id="ga35ac9976e1d33d96006ef0ae22b548db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35ac9976e1d33d96006ef0ae22b548db">&sect;&nbsp;</a></span>DL_NPU_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_NPU_reset </td>
          <td>(</td>
          <td class="paramtype">NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets NPU peripheral. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga290b6a007f2c160c6c98c19c930a5ced"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga290b6a007f2c160c6c98c19c930a5ced">&sect;&nbsp;</a></span>DL_NPU_isReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE bool DL_NPU_isReset </td>
          <td>(</td>
          <td class="paramtype">const NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns if NPU was reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>true if NPU was reset </dd>
<dd>
false if NPU wasn't reset </dd></dl>

</div>
</div>
<a id="ga8e9279b6b9996e84a2a56429ca94c01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e9279b6b9996e84a2a56429ca94c01a">&sect;&nbsp;</a></span>DL_NPU_enableInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_NPU_enableInterrupt </td>
          <td>(</td>
          <td class="paramtype">NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable NPU interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to enable. Bitwise OR of <a class="el" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html">DL_NPU_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gade5b586a131ce3a837e2009d9fea8bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade5b586a131ce3a837e2009d9fea8bbd">&sect;&nbsp;</a></span>DL_NPU_disableInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_NPU_disableInterrupt </td>
          <td>(</td>
          <td class="paramtype">NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable NPU interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to disable. Bitwise OR of <a class="el" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html">DL_NPU_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga29fe4a5ae265103e33d90555459770ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29fe4a5ae265103e33d90555459770ac">&sect;&nbsp;</a></span>DL_NPU_getEnabledInterrupts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_NPU_getEnabledInterrupts </td>
          <td>(</td>
          <td class="paramtype">NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check which NPU interrupts are enabled. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html">DL_NPU_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested NPU interrupts are enabled</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html">DL_NPU_INTERRUPT</a> values </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gada98e44ab01a810bf834ee9e07333e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada98e44ab01a810bf834ee9e07333e5a">&sect;&nbsp;</a></span>DL_NPU_getEnabledInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_NPU_getEnabledInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check interrupt flag of enabled NPU interrupts. </p>
<p>Checks if any of the NPU interrupts that were previously enabled are pending.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html">DL_NPU_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested NPU interrupts are pending</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html">DL_NPU_INTERRUPT</a> values</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group___n_p_u.html#ga8e9279b6b9996e84a2a56429ca94c01a" title="Enable NPU interrupts. ">DL_NPU_enableInterrupt</a> </dd></dl>

</div>
</div>
<a id="ga458dc5030c748cf394c635db540a7c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga458dc5030c748cf394c635db540a7c5e">&sect;&nbsp;</a></span>DL_NPU_getRawInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_NPU_getRawInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check interrupt flag of any NPU interrupt. </p>
<p>Checks if any of the NPU interrupts are pending. Interrupts do not have to be previously enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to check. Bitwise OR of <a class="el" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html">DL_NPU_INTERRUPT</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Which of the requested NPU interrupts are pending</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Bitwise</td><td>OR of <a class="el" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html">DL_NPU_INTERRUPT</a> values </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga88eb6aa7953628c7b8778a9b381d51ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88eb6aa7953628c7b8778a9b381d51ba">&sect;&nbsp;</a></span>DL_NPU_getPendingInterrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE <a class="el" href="group___n_p_u.html#ga790a7575417ab314b625f6c58e483eb4">DL_NPU_IIDX</a> DL_NPU_getPendingInterrupt </td>
          <td>(</td>
          <td class="paramtype">NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get highest priority pending NPU interrupt. </p>
<p>Checks if any of the NPU interrupts are pending. Interrupts do not have to be previously enabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The highest priority pending NPU interrupt. One of <a class="el" href="group___n_p_u.html#ga790a7575417ab314b625f6c58e483eb4">DL_NPU_IIDX</a> </dd></dl>

</div>
</div>
<a id="ga561a0f7d7d443c4f088b2a203a447752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga561a0f7d7d443c4f088b2a203a447752">&sect;&nbsp;</a></span>DL_NPU_clearInterruptStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void DL_NPU_clearInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interruptMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear pending NPU interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interruptMask</td><td>Bit mask of interrupts to clear. Bitwise OR of <a class="el" href="group___d_l___n_p_u___i_n_t_e_r_r_u_p_t.html">DL_NPU_INTERRUPT</a>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac4b6abeb297e0d6adaa285f37397e6e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4b6abeb297e0d6adaa285f37397e6e5">&sect;&nbsp;</a></span>DL_NPU_getInstrMemAddress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_NPU_getInstrMemAddress </td>
          <td>(</td>
          <td class="paramtype">const NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the physical starting address of the NPU instruction memory. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the instruction memory </dd></dl>

</div>
</div>
<a id="ga6e8c217263d7bd986ab46e0b01ddea3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e8c217263d7bd986ab46e0b01ddea3a">&sect;&nbsp;</a></span>DL_NPU_getParamMemAddress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_NPU_getParamMemAddress </td>
          <td>(</td>
          <td class="paramtype">const NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the physical starting address of the NPU parameter memory. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the parameter memory </dd></dl>

</div>
</div>
<a id="ga15eef6e1ca5e332a0494430f770f6c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15eef6e1ca5e332a0494430f770f6c2a">&sect;&nbsp;</a></span>DL_NPU_getCtlRegAddress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_NPU_getCtlRegAddress </td>
          <td>(</td>
          <td class="paramtype">const NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the physical starting address of the NPU control registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the NPU CTL register </dd></dl>

</div>
</div>
<a id="ga9411e71c497ee32660c7c83811e15cee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9411e71c497ee32660c7c83811e15cee">&sect;&nbsp;</a></span>DL_NPU_getAccRegAddress()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t DL_NPU_getAccRegAddress </td>
          <td>(</td>
          <td class="paramtype">const NPU_Regs *&#160;</td>
          <td class="paramname"><em>npu</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the physical address of the NPU ACC register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">npu</td><td>Pointer to the register overlay for the NPU</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of the ACCVAL register </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
