// Seed: 2568437998
module module_0 (
    output wand id_0,
    output wor  id_1
);
  bit id_3;
  ;
  initial id_3 = -1'd0;
  wire id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd57
) (
    input  tri  id_0,
    input  wire id_1,
    output wire id_2,
    output wand id_3,
    input  wand _id_4,
    input  wand id_5
);
  wire ['h0 : ""] id_7;
  wire [id_4 : -1 'd0] id_8;
  assign id_2 = id_5 ~^ -1'd0 >= 1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic id_9;
endmodule
