Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jan 14 00:01:25 2016
| Host         : ultype running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: btSpeedGen/PWM_reg/C (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[19]/C (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.149        0.000                      0                  349        0.030        0.000                      0                  349        4.500        0.000                       0                   252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.149        0.000                      0                  349        0.030        0.000                      0                  349        4.500        0.000                       0                   252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 3.196ns (54.188%)  route 2.702ns (45.812%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.570     5.091    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  btSpeedGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  btSpeedGen/count_reg[2]/Q
                         net (fo=5, routed)           0.845     6.454    btSpeedGen/count_reg[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  btSpeedGen/PWM_i_57/O
                         net (fo=1, routed)           0.000     6.578    btSpeedGen/PWM_i_57_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.128 r  btSpeedGen/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.128    btSpeedGen/PWM_reg_i_33_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  btSpeedGen/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.242    btSpeedGen/PWM_reg_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  btSpeedGen/PWM_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.356    btSpeedGen/PWM_reg_i_4_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  btSpeedGen/PWM_reg_i_2/CO[3]
                         net (fo=34, routed)          1.857     9.327    btSpeedGen/PWM_reg_i_2_n_0
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  btSpeedGen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.451    btSpeedGen/count[0]_i_6_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.964 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.549 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.549    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.666 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.666    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.989 r  btSpeedGen/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.989    btSpeedGen/count_reg[28]_i_1_n_6
    SLICE_X10Y7          FDRE                                         r  btSpeedGen/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  btSpeedGen/count_reg[29]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.109    15.138    btSpeedGen/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 3.188ns (54.125%)  route 2.702ns (45.875%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.570     5.091    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  btSpeedGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  btSpeedGen/count_reg[2]/Q
                         net (fo=5, routed)           0.845     6.454    btSpeedGen/count_reg[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  btSpeedGen/PWM_i_57/O
                         net (fo=1, routed)           0.000     6.578    btSpeedGen/PWM_i_57_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.128 r  btSpeedGen/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.128    btSpeedGen/PWM_reg_i_33_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  btSpeedGen/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.242    btSpeedGen/PWM_reg_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  btSpeedGen/PWM_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.356    btSpeedGen/PWM_reg_i_4_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  btSpeedGen/PWM_reg_i_2/CO[3]
                         net (fo=34, routed)          1.857     9.327    btSpeedGen/PWM_reg_i_2_n_0
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  btSpeedGen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.451    btSpeedGen/count[0]_i_6_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.964 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.549 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.549    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.666 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.666    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.981 r  btSpeedGen/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.981    btSpeedGen/count_reg[28]_i_1_n_4
    SLICE_X10Y7          FDRE                                         r  btSpeedGen/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  btSpeedGen/count_reg[31]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.109    15.138    btSpeedGen/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 3.112ns (53.526%)  route 2.702ns (46.474%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.570     5.091    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  btSpeedGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  btSpeedGen/count_reg[2]/Q
                         net (fo=5, routed)           0.845     6.454    btSpeedGen/count_reg[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  btSpeedGen/PWM_i_57/O
                         net (fo=1, routed)           0.000     6.578    btSpeedGen/PWM_i_57_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.128 r  btSpeedGen/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.128    btSpeedGen/PWM_reg_i_33_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  btSpeedGen/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.242    btSpeedGen/PWM_reg_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  btSpeedGen/PWM_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.356    btSpeedGen/PWM_reg_i_4_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  btSpeedGen/PWM_reg_i_2/CO[3]
                         net (fo=34, routed)          1.857     9.327    btSpeedGen/PWM_reg_i_2_n_0
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  btSpeedGen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.451    btSpeedGen/count[0]_i_6_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.964 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.549 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.549    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.666 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.666    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.905 r  btSpeedGen/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.905    btSpeedGen/count_reg[28]_i_1_n_5
    SLICE_X10Y7          FDRE                                         r  btSpeedGen/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  btSpeedGen/count_reg[30]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.109    15.138    btSpeedGen/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 3.092ns (53.365%)  route 2.702ns (46.635%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.570     5.091    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  btSpeedGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  btSpeedGen/count_reg[2]/Q
                         net (fo=5, routed)           0.845     6.454    btSpeedGen/count_reg[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  btSpeedGen/PWM_i_57/O
                         net (fo=1, routed)           0.000     6.578    btSpeedGen/PWM_i_57_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.128 r  btSpeedGen/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.128    btSpeedGen/PWM_reg_i_33_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  btSpeedGen/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.242    btSpeedGen/PWM_reg_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  btSpeedGen/PWM_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.356    btSpeedGen/PWM_reg_i_4_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  btSpeedGen/PWM_reg_i_2/CO[3]
                         net (fo=34, routed)          1.857     9.327    btSpeedGen/PWM_reg_i_2_n_0
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  btSpeedGen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.451    btSpeedGen/count[0]_i_6_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.964 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.549 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.549    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.666 r  btSpeedGen/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.666    btSpeedGen/count_reg[24]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.885 r  btSpeedGen/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.885    btSpeedGen/count_reg[28]_i_1_n_7
    SLICE_X10Y7          FDRE                                         r  btSpeedGen/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.450    14.791    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y7          FDRE                                         r  btSpeedGen/count_reg[28]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.109    15.138    btSpeedGen/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 3.079ns (53.261%)  route 2.702ns (46.740%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.570     5.091    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  btSpeedGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  btSpeedGen/count_reg[2]/Q
                         net (fo=5, routed)           0.845     6.454    btSpeedGen/count_reg[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  btSpeedGen/PWM_i_57/O
                         net (fo=1, routed)           0.000     6.578    btSpeedGen/PWM_i_57_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.128 r  btSpeedGen/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.128    btSpeedGen/PWM_reg_i_33_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  btSpeedGen/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.242    btSpeedGen/PWM_reg_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  btSpeedGen/PWM_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.356    btSpeedGen/PWM_reg_i_4_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  btSpeedGen/PWM_reg_i_2/CO[3]
                         net (fo=34, routed)          1.857     9.327    btSpeedGen/PWM_reg_i_2_n_0
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  btSpeedGen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.451    btSpeedGen/count[0]_i_6_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.964 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.549 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.549    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.872 r  btSpeedGen/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.872    btSpeedGen/count_reg[24]_i_1_n_6
    SLICE_X10Y6          FDRE                                         r  btSpeedGen/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.451    14.792    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  btSpeedGen/count_reg[25]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.109    15.139    btSpeedGen/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.872    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.275ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 3.071ns (53.196%)  route 2.702ns (46.804%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.570     5.091    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  btSpeedGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  btSpeedGen/count_reg[2]/Q
                         net (fo=5, routed)           0.845     6.454    btSpeedGen/count_reg[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  btSpeedGen/PWM_i_57/O
                         net (fo=1, routed)           0.000     6.578    btSpeedGen/PWM_i_57_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.128 r  btSpeedGen/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.128    btSpeedGen/PWM_reg_i_33_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  btSpeedGen/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.242    btSpeedGen/PWM_reg_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  btSpeedGen/PWM_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.356    btSpeedGen/PWM_reg_i_4_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  btSpeedGen/PWM_reg_i_2/CO[3]
                         net (fo=34, routed)          1.857     9.327    btSpeedGen/PWM_reg_i_2_n_0
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  btSpeedGen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.451    btSpeedGen/count[0]_i_6_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.964 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.549 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.549    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.864 r  btSpeedGen/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.864    btSpeedGen/count_reg[24]_i_1_n_4
    SLICE_X10Y6          FDRE                                         r  btSpeedGen/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.451    14.792    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  btSpeedGen/count_reg[27]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.109    15.139    btSpeedGen/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  4.275    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.995ns (52.571%)  route 2.702ns (47.429%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.570     5.091    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  btSpeedGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  btSpeedGen/count_reg[2]/Q
                         net (fo=5, routed)           0.845     6.454    btSpeedGen/count_reg[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  btSpeedGen/PWM_i_57/O
                         net (fo=1, routed)           0.000     6.578    btSpeedGen/PWM_i_57_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.128 r  btSpeedGen/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.128    btSpeedGen/PWM_reg_i_33_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  btSpeedGen/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.242    btSpeedGen/PWM_reg_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  btSpeedGen/PWM_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.356    btSpeedGen/PWM_reg_i_4_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  btSpeedGen/PWM_reg_i_2/CO[3]
                         net (fo=34, routed)          1.857     9.327    btSpeedGen/PWM_reg_i_2_n_0
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  btSpeedGen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.451    btSpeedGen/count[0]_i_6_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.964 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.549 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.549    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.788 r  btSpeedGen/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.788    btSpeedGen/count_reg[24]_i_1_n_5
    SLICE_X10Y6          FDRE                                         r  btSpeedGen/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.451    14.792    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  btSpeedGen/count_reg[26]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.109    15.139    btSpeedGen/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.371ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.975ns (52.404%)  route 2.702ns (47.596%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.570     5.091    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  btSpeedGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  btSpeedGen/count_reg[2]/Q
                         net (fo=5, routed)           0.845     6.454    btSpeedGen/count_reg[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  btSpeedGen/PWM_i_57/O
                         net (fo=1, routed)           0.000     6.578    btSpeedGen/PWM_i_57_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.128 r  btSpeedGen/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.128    btSpeedGen/PWM_reg_i_33_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  btSpeedGen/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.242    btSpeedGen/PWM_reg_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  btSpeedGen/PWM_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.356    btSpeedGen/PWM_reg_i_4_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  btSpeedGen/PWM_reg_i_2/CO[3]
                         net (fo=34, routed)          1.857     9.327    btSpeedGen/PWM_reg_i_2_n_0
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  btSpeedGen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.451    btSpeedGen/count[0]_i_6_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.964 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.549 r  btSpeedGen/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.549    btSpeedGen/count_reg[20]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.768 r  btSpeedGen/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.768    btSpeedGen/count_reg[24]_i_1_n_7
    SLICE_X10Y6          FDRE                                         r  btSpeedGen/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.451    14.792    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  btSpeedGen/count_reg[24]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X10Y6          FDRE (Setup_fdre_C_D)        0.109    15.139    btSpeedGen/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  4.371    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.664ns  (logic 2.962ns (52.295%)  route 2.702ns (47.705%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.570     5.091    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  btSpeedGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  btSpeedGen/count_reg[2]/Q
                         net (fo=5, routed)           0.845     6.454    btSpeedGen/count_reg[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  btSpeedGen/PWM_i_57/O
                         net (fo=1, routed)           0.000     6.578    btSpeedGen/PWM_i_57_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.128 r  btSpeedGen/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.128    btSpeedGen/PWM_reg_i_33_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  btSpeedGen/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.242    btSpeedGen/PWM_reg_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  btSpeedGen/PWM_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.356    btSpeedGen/PWM_reg_i_4_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  btSpeedGen/PWM_reg_i_2/CO[3]
                         net (fo=34, routed)          1.857     9.327    btSpeedGen/PWM_reg_i_2_n_0
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  btSpeedGen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.451    btSpeedGen/count[0]_i_6_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.964 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.755 r  btSpeedGen/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.755    btSpeedGen/count_reg[20]_i_1_n_6
    SLICE_X10Y5          FDRE                                         r  btSpeedGen/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.451    14.792    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  btSpeedGen/count_reg[21]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X10Y5          FDRE (Setup_fdre_C_D)        0.109    15.139    btSpeedGen/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 btSpeedGen/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btSpeedGen/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.656ns  (logic 2.954ns (52.228%)  route 2.702ns (47.772%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.570     5.091    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  btSpeedGen/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  btSpeedGen/count_reg[2]/Q
                         net (fo=5, routed)           0.845     6.454    btSpeedGen/count_reg[2]
    SLICE_X9Y1           LUT2 (Prop_lut2_I0_O)        0.124     6.578 r  btSpeedGen/PWM_i_57/O
                         net (fo=1, routed)           0.000     6.578    btSpeedGen/PWM_i_57_n_0
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.128 r  btSpeedGen/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.128    btSpeedGen/PWM_reg_i_33_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  btSpeedGen/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.242    btSpeedGen/PWM_reg_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  btSpeedGen/PWM_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.356    btSpeedGen/PWM_reg_i_4_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  btSpeedGen/PWM_reg_i_2/CO[3]
                         net (fo=34, routed)          1.857     9.327    btSpeedGen/PWM_reg_i_2_n_0
    SLICE_X10Y0          LUT2 (Prop_lut2_I1_O)        0.124     9.451 r  btSpeedGen/count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.451    btSpeedGen/count[0]_i_6_n_0
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.964 r  btSpeedGen/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.964    btSpeedGen/count_reg[0]_i_1_n_0
    SLICE_X10Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.081 r  btSpeedGen/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.081    btSpeedGen/count_reg[4]_i_1_n_0
    SLICE_X10Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.198 r  btSpeedGen/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.198    btSpeedGen/count_reg[8]_i_1_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.315 r  btSpeedGen/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.315    btSpeedGen/count_reg[12]_i_1_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.432 r  btSpeedGen/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.432    btSpeedGen/count_reg[16]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.747 r  btSpeedGen/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.747    btSpeedGen/count_reg[20]_i_1_n_4
    SLICE_X10Y5          FDRE                                         r  btSpeedGen/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         1.451    14.792    btSpeedGen/clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  btSpeedGen/count_reg[23]/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X10Y5          FDRE (Setup_fdre_C_D)        0.109    15.139    btSpeedGen/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.747    
  -------------------------------------------------------------------
                         slack                                  4.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.096%)  route 0.226ns (54.904%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X39Y56         FDPE                                         r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.226     1.812    key_de/inst/inst/Ps2Interface_i/ps2_data_s_reg_n_0
    SLICE_X30Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.857 r  key_de/inst/inst/Ps2Interface_i/frame[10]_i_2/O
                         net (fo=1, routed)           0.000     1.857    key_de/inst/inst/Ps2Interface_i/p_1_in[10]
    SLICE_X30Y57         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.828     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y57         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X30Y57         FDCE (Hold_fdce_C_D)         0.120     1.827    key_de/inst/inst/Ps2Interface_i/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 key_de/key_down_reg[114]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nums1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.446%)  route 0.214ns (50.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.559     1.442    key_de/clk_IBUF_BUFG
    SLICE_X34Y58         FDCE                                         r  key_de/key_down_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.164     1.606 f  key_de/key_down_reg[114]/Q
                         net (fo=4, routed)           0.214     1.820    key_de/key_down[114]
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  key_de/nums1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.865    key_de_n_3
    SLICE_X37Y56         FDCE                                         r  nums1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X37Y56         FDCE                                         r  nums1_reg[3]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y56         FDCE (Hold_fdce_C_D)         0.092     1.800    nums1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 key_de/op/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.246%)  route 0.201ns (58.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.559     1.442    key_de/op/clk_IBUF_BUFG
    SLICE_X35Y59         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  key_de/op/signal_single_pulse_reg/Q
                         net (fo=8, routed)           0.201     1.784    key_de/pulse_been_ready
    SLICE_X36Y59         FDCE                                         r  key_de/key_down_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X36Y59         FDCE                                         r  key_de/key_down_reg[41]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X36Y59         FDCE (Hold_fdce_C_CE)       -0.039     1.668    key_de/key_down_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.088%)  route 0.302ns (61.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y53         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/Q
                         net (fo=19, routed)          0.302     1.888    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[7]
    SLICE_X32Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.933 r  key_de/inst/inst/Ps2Interface_i/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.933    key_de/inst/inst/Ps2Interface_i/counter_next[0]
    SLICE_X32Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.091     1.806    key_de/inst/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.232%)  route 0.327ns (63.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.561     1.444    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y53         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[7]/Q
                         net (fo=19, routed)          0.327     1.913    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[7]
    SLICE_X31Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.958 r  key_de/inst/inst/Ps2Interface_i/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.958    key_de/inst/inst/Ps2Interface_i/counter_next[2]
    SLICE_X31Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.832     1.959    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y46         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X31Y46         FDCE (Hold_fdce_C_D)         0.092     1.807    key_de/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 key_de/op/signal_single_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[34]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.238%)  route 0.238ns (62.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.559     1.442    key_de/op/clk_IBUF_BUFG
    SLICE_X35Y59         FDRE                                         r  key_de/op/signal_single_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  key_de/op/signal_single_pulse_reg/Q
                         net (fo=8, routed)           0.238     1.821    key_de/pulse_been_ready
    SLICE_X37Y60         FDCE                                         r  key_de/key_down_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.827     1.955    key_de/clk_IBUF_BUFG
    SLICE_X37Y60         FDCE                                         r  key_de/key_down_reg[34]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X37Y60         FDCE (Hold_fdce_C_CE)       -0.039     1.667    key_de/key_down_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 key_de/key_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter2_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.209ns (37.648%)  route 0.346ns (62.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.558     1.441    key_de/clk_IBUF_BUFG
    SLICE_X34Y60         FDCE                                         r  key_de/key_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y60         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  key_de/key_reg[6]/Q
                         net (fo=33, routed)          0.346     1.951    key_de/last_change[6]
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.045     1.996 r  key_de/counter2[15]_i_1/O
                         net (fo=1, routed)           0.000     1.996    key_de_n_11
    SLICE_X42Y60         FDCE                                         r  counter2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.828     1.956    clk_IBUF_BUFG
    SLICE_X42Y60         FDCE                                         r  counter2_reg[15]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.121     1.828    counter2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 key_de/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/key_down_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.246ns (46.806%)  route 0.280ns (53.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.559     1.442    key_de/clk_IBUF_BUFG
    SLICE_X34Y59         FDCE                                         r  key_de/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.148     1.590 f  key_de/key_reg[8]/Q
                         net (fo=7, routed)           0.280     1.870    key_de/key[8]
    SLICE_X37Y57         LUT6 (Prop_lut6_I0_O)        0.098     1.968 r  key_de/key_down[29]_i_1/O
                         net (fo=1, routed)           0.000     1.968    key_de/p_0_in[29]
    SLICE_X37Y57         FDCE                                         r  key_de/key_down_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.828     1.956    key_de/clk_IBUF_BUFG
    SLICE_X37Y57         FDCE                                         r  key_de/key_down_reg[29]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X37Y57         FDCE (Hold_fdce_C_D)         0.092     1.799    key_de/key_down_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.560     1.443    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/Ps2Interface_i/frame_reg[6]/Q
                         net (fo=3, routed)           0.121     1.705    key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[6]
    SLICE_X31Y59         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.828     1.956    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X31Y59         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X31Y59         FDCE (Hold_fdce_C_D)         0.075     1.534    key_de/inst/inst/Ps2Interface_i/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.560     1.443    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X33Y58         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.121     1.705    key_de/inst/inst/rx_data[2]
    SLICE_X33Y59         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=251, routed)         0.828     1.956    key_de/inst/inst/clk
    SLICE_X33Y59         FDCE                                         r  key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.497     1.459    
    SLICE_X33Y59         FDCE (Hold_fdce_C_D)         0.070     1.529    key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y6    btSpeedGen/PWM_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y0    btSpeedGen/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y2    btSpeedGen/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y2    btSpeedGen/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y3    btSpeedGen/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y3    btSpeedGen/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y3    btSpeedGen/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y3    btSpeedGen/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y4    btSpeedGen/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   counter1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   counter1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   counter1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   counter1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   counter1_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y61   key_de/been_ready_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y46   key_de/inst/inst/Ps2Interface_i/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   key_de/inst/inst/Ps2Interface_i/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   key_de/inst/inst/Ps2Interface_i/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y48   key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y39    toneGen/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y39    toneGen/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y39    toneGen/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y39    toneGen/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y40    toneGen/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y40    toneGen/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y40    toneGen/count_reg[6]/C



