{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654340066230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654340066230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun  4 03:54:26 2022 " "Processing started: Sat Jun  4 03:54:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654340066230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340066230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dice -c dice " "Command: quartus_map --read_settings_files=on --write_settings_files=off dice -c dice" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340066230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654340066390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654340066390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_spin.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg_spin.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg_spin " "Found entity 1: seg_spin" {  } { { "seg_spin.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/seg_spin.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dice.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dice.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dice " "Found entity 1: dice" {  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_and_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file count_and_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 count_and_reset " "Found entity 1: count_and_reset" {  } { { "count_and_reset.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/count_and_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/segment_spin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/segment_spin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 segment_spin " "Found entity 1: segment_spin" {  } { { "output_files/segment_spin.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/output_files/segment_spin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spin_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file spin_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spin_state " "Found entity 1: spin_state" {  } { { "spin_state.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/spin_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hash.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash " "Found entity 1: hash" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rand_10.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/rand_10.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rand_10 " "Found entity 1: rand_10" {  } { { "output_files/rand_10.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variable_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file variable_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 variable_dff " "Found entity 1: variable_dff" {  } { { "variable_dff.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/variable_dff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dice-edits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dice-edits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dice-edits " "Found entity 1: dice-edits" {  } { { "dice-edits.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice-edits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dice_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dice_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dice_state " "Found entity 1: dice_state" {  } { { "output_files/dice_state.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/dice_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dice " "Elaborating entity \"dice\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654340073606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst38 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst38\"" {  } { { "dice.bdf" "inst38" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 256 272 384 344 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst38 " "Elaborated megafunction instantiation \"BUSMUX:inst38\"" {  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 256 272 384 344 "inst38" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst38 " "Instantiated megafunction \"BUSMUX:inst38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654340073621 ""}  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 256 272 384 344 "inst38" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654340073621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst38\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst38\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst38\|lpm_mux:\$00000 BUSMUX:inst38 " "Elaborated megafunction instantiation \"BUSMUX:inst38\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst38\"" {  } { { "busmux.tdf" "" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 256 272 384 344 "inst38" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_36c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_36c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_36c " "Found entity 1: mux_36c" {  } { { "db/mux_36c.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/mux_36c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340073659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_36c BUSMUX:inst38\|lpm_mux:\$00000\|mux_36c:auto_generated " "Elaborating entity \"mux_36c\" for hierarchy \"BUSMUX:inst38\|lpm_mux:\$00000\|mux_36c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst26 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst26\"" {  } { { "dice.bdf" "inst26" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 272 128 240 360 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073661 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst26 " "Elaborated megafunction instantiation \"BUSMUX:inst26\"" {  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 272 128 240 360 "inst26" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst26 " "Instantiated megafunction \"BUSMUX:inst26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654340073662 ""}  } { { "dice.bdf" "" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 272 128 240 360 "inst26" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654340073662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dice_state dice_state:inst5 " "Elaborating entity \"dice_state\" for hierarchy \"dice_state:inst5\"" {  } { { "dice.bdf" "inst5" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 296 -312 -152 376 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_spin segment_spin:inst13 " "Elaborating entity \"segment_spin\" for hierarchy \"segment_spin:inst13\"" {  } { { "dice.bdf" "inst13" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -136 80 208 -40 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spin_state segment_spin:inst13\|spin_state:inst1 " "Elaborating entity \"spin_state\" for hierarchy \"segment_spin:inst13\|spin_state:inst1\"" {  } { { "output_files/segment_spin.bdf" "inst1" { Schematic "/home/bp/Desktop/GroupProject/Dice/output_files/segment_spin.bdf" { { 144 600 800 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_and_reset segment_spin:inst13\|count_and_reset:inst " "Elaborating entity \"count_and_reset\" for hierarchy \"segment_spin:inst13\|count_and_reset:inst\"" {  } { { "output_files/segment_spin.bdf" "inst" { Schematic "/home/bp/Desktop/GroupProject/Dice/output_files/segment_spin.bdf" { { 144 344 504 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 1 1 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073668 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654340073668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter segment_spin:inst13\|count_and_reset:inst\|counter:CNT " "Elaborating entity \"counter\" for hierarchy \"segment_spin:inst13\|count_and_reset:inst\|counter:CNT\"" {  } { { "count_and_reset.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/count_and_reset.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(9) " "Verilog HDL assignment warning at counter.sv(9): truncated value with size 32 to match size of target (4)" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654340073669 "|dice|segment_spin:inst|count_and_reset:inst|counter:CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_and_reset count_and_reset:inst2 " "Elaborating entity \"count_and_reset\" for hierarchy \"count_and_reset:inst2\"" {  } { { "dice.bdf" "inst2" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -504 120 280 -424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter count_and_reset:inst2\|counter:CNT " "Elaborating entity \"counter\" for hierarchy \"count_and_reset:inst2\|counter:CNT\"" {  } { { "count_and_reset.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/count_and_reset.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 counter.sv(9) " "Verilog HDL assignment warning at counter.sv(9): truncated value with size 32 to match size of target (24)" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654340073671 "|dice|count_and_reset:inst2|counter:CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variable_dff variable_dff:inst19 " "Elaborating entity \"variable_dff\" for hierarchy \"variable_dff:inst19\"" {  } { { "dice.bdf" "inst19" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -488 736 936 -376 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_10 rand_10:inst " "Elaborating entity \"rand_10\" for hierarchy \"rand_10:inst\"" {  } { { "dice.bdf" "inst" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -488 496 656 -408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash rand_10:inst\|hash:genNum " "Elaborating entity \"hash\" for hierarchy \"rand_10:inst\|hash:genNum\"" {  } { { "output_files/rand_10.sv" "genNum" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 hash.sv(16) " "Verilog HDL assignment warning at hash.sv(16): truncated value with size 33 to match size of target (4)" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654340073674 "|dice|rand_10:inst7|hash:genNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rand_10:inst\|hash:genNum\|counter:CNT " "Elaborating entity \"counter\" for hierarchy \"rand_10:inst\|hash:genNum\|counter:CNT\"" {  } { { "output_files/hash.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073674 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sevenseg.sv 1 1 " "Using design file sevenseg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340073676 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654340073676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg rand_10:inst\|sevenseg:segment " "Elaborating entity \"sevenseg\" for hierarchy \"rand_10:inst\|sevenseg:segment\"" {  } { { "output_files/rand_10.sv" "segment" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_10 rand_10:inst6 " "Elaborating entity \"rand_10\" for hierarchy \"rand_10:inst6\"" {  } { { "dice.bdf" "inst6" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -360 496 656 -280 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash rand_10:inst6\|hash:genNum " "Elaborating entity \"hash\" for hierarchy \"rand_10:inst6\|hash:genNum\"" {  } { { "output_files/rand_10.sv" "genNum" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 hash.sv(16) " "Verilog HDL assignment warning at hash.sv(16): truncated value with size 33 to match size of target (4)" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654340073682 "|dice|rand_10:inst6|hash:genNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_10 rand_10:inst7 " "Elaborating entity \"rand_10\" for hierarchy \"rand_10:inst7\"" {  } { { "dice.bdf" "inst7" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -240 496 656 -160 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash rand_10:inst7\|hash:genNum " "Elaborating entity \"hash\" for hierarchy \"rand_10:inst7\|hash:genNum\"" {  } { { "output_files/rand_10.sv" "genNum" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 hash.sv(16) " "Verilog HDL assignment warning at hash.sv(16): truncated value with size 33 to match size of target (4)" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654340073686 "|dice|rand_10:inst7|hash:genNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_and_reset count_and_reset:inst11 " "Elaborating entity \"count_and_reset\" for hierarchy \"count_and_reset:inst11\"" {  } { { "dice.bdf" "inst11" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { -304 288 448 -224 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter count_and_reset:inst11\|counter:CNT " "Elaborating entity \"counter\" for hierarchy \"count_and_reset:inst11\|counter:CNT\"" {  } { { "count_and_reset.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/count_and_reset.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.sv(9) " "Verilog HDL assignment warning at counter.sv(9): truncated value with size 32 to match size of target (2)" {  } { { "counter.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654340073688 "|dice|count_and_reset:inst11|counter:CNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_10 rand_10:inst9 " "Elaborating entity \"rand_10\" for hierarchy \"rand_10:inst9\"" {  } { { "dice.bdf" "inst9" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 8 496 656 88 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash rand_10:inst9\|hash:genNum " "Elaborating entity \"hash\" for hierarchy \"rand_10:inst9\|hash:genNum\"" {  } { { "output_files/rand_10.sv" "genNum" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 hash.sv(16) " "Verilog HDL assignment warning at hash.sv(16): truncated value with size 33 to match size of target (4)" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654340073695 "|dice|rand_10:inst9|hash:genNum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_10 rand_10:inst10 " "Elaborating entity \"rand_10\" for hierarchy \"rand_10:inst10\"" {  } { { "dice.bdf" "inst10" { Schematic "/home/bp/Desktop/GroupProject/Dice/dice.bdf" { { 136 496 656 216 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash rand_10:inst10\|hash:genNum " "Elaborating entity \"hash\" for hierarchy \"rand_10:inst10\|hash:genNum\"" {  } { { "output_files/rand_10.sv" "genNum" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340073699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 4 hash.sv(16) " "Verilog HDL assignment warning at hash.sv(16): truncated value with size 33 to match size of target (4)" {  } { { "output_files/hash.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654340073699 "|dice|rand_10:inst10|hash:genNum"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst10\|hash:genNum\|data\[32\] " "Net \"rand_10:inst10\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654340073727 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654340073727 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst9\|hash:genNum\|data\[32\] " "Net \"rand_10:inst9\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654340073729 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654340073729 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data segment 32 4 " "Port \"data\" on the entity instantiation of \"segment\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "output_files/rand_10.sv" "segment" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1654340073729 "|dice|rand_10:inst6|sevenseg:segment"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "d CNT 33 32 " "Port \"d\" on the entity instantiation of \"CNT\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be ignored." {  } { { "output_files/hash.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1654340073729 "|dice|rand_10:inst6|hash:genNum|counter:CNT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q CNT 33 32 " "Port \"q\" on the entity instantiation of \"CNT\" is connected to a signal of width 33. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "output_files/hash.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 13 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1654340073729 "|dice|rand_10:inst6|hash:genNum|counter:CNT"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset CNT 32 1 " "Port \"reset\" on the entity instantiation of \"CNT\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "output_files/hash.sv" "CNT" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 13 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1654340073729 "|dice|rand_10:inst6|hash:genNum|counter:CNT"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst8\|hash:genNum\|data\[32\] " "Net \"rand_10:inst8\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654340073729 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654340073729 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst8\|hash:genNum\|data\[32\] " "Net \"rand_10:inst8\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654340073730 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654340073730 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst7\|hash:genNum\|data\[32\] " "Net \"rand_10:inst7\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654340073731 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654340073731 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst6\|hash:genNum\|data\[32\] " "Net \"rand_10:inst6\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654340073732 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654340073732 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rand_10:inst\|hash:genNum\|data\[32\] " "Net \"rand_10:inst\|hash:genNum\|data\[32\]\" is missing source, defaulting to GND" {  } { { "output_files/hash.sv" "data\[32\]" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/hash.sv" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1654340073732 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1654340073732 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654340073986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst6\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654340073986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst7\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654340073986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst8\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst8\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654340073986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst9\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst9\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654340073986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rand_10:inst10\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rand_10:inst10\|Mod0\"" {  } { { "output_files/rand_10.sv" "Mod0" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1654340073986 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1654340073986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rand_10:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"rand_10:inst\|lpm_divide:Mod0\"" {  } { { "output_files/rand_10.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340074016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rand_10:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"rand_10:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654340074016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654340074016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654340074016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654340074016 ""}  } { { "output_files/rand_10.sv" "" { Text "/home/bp/Desktop/GroupProject/Dice/output_files/rand_10.sv" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654340074016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8kl " "Found entity 1: lpm_divide_8kl" {  } { { "db/lpm_divide_8kl.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/lpm_divide_8kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340074044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340074044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340074047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340074047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/alt_u_div_oee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340074050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340074050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340074081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340074081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/bp/Desktop/GroupProject/Dice/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654340074109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340074109 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654340074307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654340074469 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654340074881 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654340074980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654340074980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654340075026 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654340075026 ""} { "Info" "ICUT_CUT_TM_LCELLS" "212 " "Implemented 212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654340075026 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654340075026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654340075036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun  4 03:54:35 2022 " "Processing ended: Sat Jun  4 03:54:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654340075036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654340075036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654340075036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654340075036 ""}
