

================================================================
== Vivado HLS Report for 'get_weed_mask'
================================================================
* Date:           Wed Mar 18 11:34:42 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 15.536 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   115561|  2189161| 5.778 ms | 0.109 sec |  115561|  2189161|   none  |
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_is_crop_or_furrow_fu_117  |is_crop_or_furrow  |        4|       36| 0.200 us | 1.800 us |    4|   36|   none  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- get_weed_mask_label17     |   115560|  2189160| 642 ~ 12162 |          -|          -|   180|    no    |
        | + get_weed_mask_label17.1  |      640|    12160|    2 ~ 38   |          -|          -|   320|    no    |
        +----------------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2* %weed_mask_tmp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lines_founded_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lines_founded_read)" [./wd_stage_2.h:407]   --->   Operation 6 'read' 'lines_founded_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %1" [./wd_stage_2.h:411]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ -3328, %0 ], [ %add_ln703, %get_weed_mask_label17_end ]" [./wd_stage_2.h:420]   --->   Operation 8 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%v = phi i9 [ 179, %0 ], [ %v_2, %get_weed_mask_label17_end ]"   --->   Operation 9 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %v, i32 8)" [./wd_stage_2.h:411]   --->   Operation 10 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 11 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %7, label %get_weed_mask_label17_begin" [./wd_stage_2.h:411]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str35) nounwind" [./wd_stage_2.h:411]   --->   Operation 13 'specloopname' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str35)" [./wd_stage_2.h:411]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %p_Val2_s, i32 9, i32 13)" [./wd_stage_2.h:412]   --->   Operation 15 'partselect' 'tmp_6' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %2" [./wd_stage_2.h:413]   --->   Operation 16 'br' <Predicate = (!tmp_34)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_2.h:422]   --->   Operation 17 'ret' <Predicate = (tmp_34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%h = phi i9 [ 0, %get_weed_mask_label17_begin ], [ %h_2, %6 ]"   --->   Operation 18 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.66ns)   --->   "%icmp_ln413 = icmp eq i9 %h, -192" [./wd_stage_2.h:413]   --->   Operation 19 'icmp' 'icmp_ln413' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 320, i64 320, i64 320)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.82ns)   --->   "%h_2 = add i9 %h, 1" [./wd_stage_2.h:413]   --->   Operation 21 'add' 'h_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln413, label %get_weed_mask_label17_end, label %3" [./wd_stage_2.h:413]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %lines_founded_read_1, label %4, label %._crit_edge" [./wd_stage_2.h:415]   --->   Operation 23 'br' <Predicate = (!icmp_ln413)> <Delay = 0.00>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%tmp_s = call fastcc i2 @is_crop_or_furrow([6 x i57]* @lines, i9 %v, i9 %h, i5 %tmp_6)" [./wd_stage_2.h:415]   --->   Operation 24 'call' 'tmp_s' <Predicate = (!icmp_ln413 & lines_founded_read_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_s, -49" [./wd_stage_2.h:420]   --->   Operation 25 'add' 'add_ln703' <Predicate = (icmp_ln413)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str35, i32 %tmp)" [./wd_stage_2.h:421]   --->   Operation 26 'specregionend' 'empty' <Predicate = (icmp_ln413)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.82ns)   --->   "%v_2 = add i9 %v, -1" [./wd_stage_2.h:411]   --->   Operation 27 'add' 'v_2' <Predicate = (icmp_ln413)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [./wd_stage_2.h:411]   --->   Operation 28 'br' <Predicate = (icmp_ln413)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 29 [1/2] (1.76ns)   --->   "%tmp_s = call fastcc i2 @is_crop_or_furrow([6 x i57]* @lines, i9 %v, i9 %h, i5 %tmp_6)" [./wd_stage_2.h:415]   --->   Operation 29 'call' 'tmp_s' <Predicate = (lines_founded_read_1)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln415 = icmp eq i2 %tmp_s, -1" [./wd_stage_2.h:415]   --->   Operation 30 'icmp' 'icmp_ln415' <Predicate = (lines_founded_read_1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln415, label %5, label %._crit_edge" [./wd_stage_2.h:415]   --->   Operation 31 'br' <Predicate = (lines_founded_read_1)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %weed_mask_tmp_data_V, i2 0)" [./wd_stage_2.h:418]   --->   Operation 32 'write' <Predicate = (!icmp_ln415) | (!lines_founded_read_1)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 1> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 33 'br' <Predicate = (!icmp_ln415) | (!lines_founded_read_1)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i2P(i2* %weed_mask_tmp_data_V, i2 -1)" [./wd_stage_2.h:416]   --->   Operation 34 'write' <Predicate = (lines_founded_read_1 & icmp_ln415)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 1> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %6" [./wd_stage_2.h:416]   --->   Operation 35 'br' <Predicate = (lines_founded_read_1 & icmp_ln415)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %2" [./wd_stage_2.h:413]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weed_mask_tmp_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ lines_founded_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lines]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 00000]
lines_founded_read_1  (read             ) [ 00111]
br_ln411              (br               ) [ 01111]
p_Val2_s              (phi              ) [ 00111]
v                     (phi              ) [ 00111]
tmp_34                (bitselect        ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
br_ln411              (br               ) [ 00000]
specloopname_ln411    (specloopname     ) [ 00000]
tmp                   (specregionbegin  ) [ 00011]
tmp_6                 (partselect       ) [ 00011]
br_ln413              (br               ) [ 00111]
ret_ln422             (ret              ) [ 00000]
h                     (phi              ) [ 00011]
icmp_ln413            (icmp             ) [ 00111]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
h_2                   (add              ) [ 00111]
br_ln413              (br               ) [ 00000]
br_ln415              (br               ) [ 00000]
add_ln703             (add              ) [ 01111]
empty                 (specregionend    ) [ 00000]
v_2                   (add              ) [ 01111]
br_ln411              (br               ) [ 01111]
tmp_s                 (call             ) [ 00000]
icmp_ln415            (icmp             ) [ 00111]
br_ln415              (br               ) [ 00000]
write_ln418           (write            ) [ 00000]
br_ln0                (br               ) [ 00000]
write_ln416           (write            ) [ 00000]
br_ln416              (br               ) [ 00000]
br_ln413              (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weed_mask_tmp_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weed_mask_tmp_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lines_founded_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lines_founded_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lines">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lines"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="is_crop_or_furrow"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="lines_founded_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lines_founded_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln418/4 write_ln416/4 "/>
</bind>
</comp>

<comp id="81" class="1005" name="p_Val2_s_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="14" slack="1"/>
<pin id="83" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_Val2_s_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="13" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="14" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="93" class="1005" name="v_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="9" slack="1"/>
<pin id="95" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="v (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="v_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="9" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="h_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="1"/>
<pin id="107" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="h_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="9" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_is_crop_or_furrow_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="0" index="1" bw="57" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="1"/>
<pin id="121" dir="0" index="3" bw="9" slack="0"/>
<pin id="122" dir="0" index="4" bw="5" slack="1"/>
<pin id="123" dir="1" index="5" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_34_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="9" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_6_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="14" slack="0"/>
<pin id="139" dir="0" index="2" bw="5" slack="0"/>
<pin id="140" dir="0" index="3" bw="5" slack="0"/>
<pin id="141" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln413_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln413/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="h_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_2/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln703_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="1"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="v_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="1"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln415_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln415/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="lines_founded_read_1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="2"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="lines_founded_read_1 "/>
</bind>
</comp>

<comp id="183" class="1005" name="tmp_6_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="191" class="1005" name="h_2_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="h_2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="add_ln703_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="1"/>
<pin id="198" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="201" class="1005" name="v_2_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="9" slack="1"/>
<pin id="203" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="v_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="62" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="64" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="80"><net_src comp="60" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="96"><net_src comp="22" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="108"><net_src comp="44" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="109" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="93" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="127"><net_src comp="109" pin="4"/><net_sink comp="117" pin=3"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="97" pin="4"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="85" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="109" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="109" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="81" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="54" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="93" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="117" pin="5"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="66" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="136" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="117" pin=4"/></net>

<net id="194"><net_src comp="152" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="199"><net_src comp="158" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="204"><net_src comp="164" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="97" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weed_mask_tmp_data_V | {4 }
 - Input state : 
	Port: get_weed_mask : lines_founded_read | {1 }
	Port: get_weed_mask : lines | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp_34 : 1
		br_ln411 : 2
		tmp_6 : 1
	State 3
		icmp_ln413 : 1
		h_2 : 1
		br_ln413 : 2
		tmp_s : 1
	State 4
		icmp_ln415 : 1
		br_ln415 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   |   grp_is_crop_or_furrow_fu_117  |    1    |  3.538  |   289   |   426   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            h_2_fu_152           |    0    |    0    |    0    |    15   |
|    add   |         add_ln703_fu_158        |    0    |    0    |    0    |    19   |
|          |            v_2_fu_164           |    0    |    0    |    0    |    15   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln413_fu_146        |    0    |    0    |    0    |    13   |
|          |        icmp_ln415_fu_170        |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   | lines_founded_read_1_read_fu_66 |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_72         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
| bitselect|          tmp_34_fu_128          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|           tmp_6_fu_136          |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    1    |  3.538  |   289   |   496   |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln703_reg_196     |   14   |
|         h_2_reg_191        |    9   |
|          h_reg_105         |    9   |
|lines_founded_read_1_reg_176|    1   |
|       p_Val2_s_reg_81      |   14   |
|        tmp_6_reg_183       |    5   |
|         v_2_reg_201        |    9   |
|          v_reg_93          |    9   |
+----------------------------+--------+
|            Total           |   70   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_72 |  p2  |   2  |   1  |    2   |
| p_Val2_s_reg_81 |  p0  |   2  |  14  |   28   ||    9    |
|     v_reg_93    |  p0  |   2  |   9  |   18   ||    9    |
|    h_reg_105    |  p0  |   2  |   9  |   18   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   66   ||  7.076  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    3   |   289  |   496  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   27   |
|  Register |    -   |    -   |   70   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   359  |   523  |
+-----------+--------+--------+--------+--------+
