TimeQuest Timing Analyzer report for riscv-CCMM
Sun Jul 09 13:30:34 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 29. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 44. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 45. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 46. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; riscv-CCMM                                          ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX150DF31C7                                     ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  14.3%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 75.08 MHz ; 75.08 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.340 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.393 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.920 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.434 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.721 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.340 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 6.591      ;
; 45.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 4.652      ;
; 45.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 4.512      ;
; 45.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 4.489      ;
; 45.862 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 4.072      ;
; 46.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 3.823      ;
; 46.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 3.724      ;
; 46.217 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.064     ; 3.717      ;
; 46.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 3.662      ;
; 46.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.308      ;
; 46.652 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 3.279      ;
; 46.735 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.070     ; 3.193      ;
; 46.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 3.037      ;
; 46.917 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 3.004      ;
; 47.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 2.646      ;
; 48.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 1.920      ;
; 48.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.071     ; 1.076      ;
; 93.247 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.669      ;
; 93.247 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.669      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.621      ;
; 93.357 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.559      ;
; 93.430 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.478      ;
; 93.430 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.478      ;
; 93.432 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.476      ;
; 93.432 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.476      ;
; 93.433 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.475      ;
; 93.433 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.475      ;
; 93.438 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.470      ;
; 93.438 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.470      ;
; 93.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.186      ; 6.774      ;
; 93.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 6.754      ;
; 93.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.180      ; 6.718      ;
; 93.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.189      ; 6.715      ;
; 93.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.181      ; 6.698      ;
; 93.522 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.394      ;
; 93.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.183      ; 6.659      ;
; 93.562 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.346      ;
; 93.569 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.339      ;
; 93.570 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.338      ;
; 93.571 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.337      ;
; 93.584 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.332      ;
; 93.584 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.332      ;
; 93.584 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.332      ;
; 93.584 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.332      ;
; 93.600 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.308      ;
; 93.600 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.308      ;
; 93.600 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.308      ;
; 93.600 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.308      ;
; 93.601 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.307      ;
; 93.601 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.307      ;
; 93.602 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.306      ;
; 93.602 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.306      ;
; 93.602 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.306      ;
; 93.602 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.306      ;
; 93.610 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.306      ;
; 93.623 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.293      ;
; 93.623 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.293      ;
; 93.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.184      ; 6.598      ;
; 93.625 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.291      ;
; 93.625 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.291      ;
; 93.625 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.291      ;
; 93.625 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.291      ;
; 93.627 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.289      ;
; 93.627 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.289      ;
; 93.638 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.278      ;
; 93.638 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.278      ;
; 93.645 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.185      ; 6.578      ;
; 93.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.187      ; 6.539      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.201      ;
; 93.705 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.203      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.398 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.384      ; 1.004      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.384      ; 1.008      ;
; 0.403 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.384      ; 1.009      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.685      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.685      ;
; 0.412 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.375      ; 1.009      ;
; 0.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.688      ;
; 0.414 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.018      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.691      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.419 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.695      ;
; 0.421 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.697      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.698      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.425 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.384      ; 1.031      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.701      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.706      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.707      ;
; 0.437 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.713      ;
; 0.437 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.713      ;
; 0.438 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.438 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.438 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.438 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.439 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.439 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.439 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.715      ;
; 0.440 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.716      ;
; 0.440 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.715      ;
; 0.440 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.716      ;
; 0.441 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.716      ;
; 0.442 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.382      ; 1.046      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.720      ;
; 0.446 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.721      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.727      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.759      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.759      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.829      ;
; 0.569 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.844      ;
; 0.569 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.845      ;
; 0.577 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.854      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.855      ;
; 0.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.855      ;
; 0.581 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.858      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.859      ;
; 0.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.862      ;
; 0.587 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.862      ;
; 0.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.865      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.867      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.868      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.870      ;
; 0.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.870      ;
; 0.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.871      ;
; 0.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.874      ;
; 0.601 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.876      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.877      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.878      ;
; 0.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.879      ;
; 0.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.883      ;
; 0.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.890      ;
; 0.622 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.897      ;
; 0.622 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.897      ;
; 0.624 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.899      ;
; 0.624 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.899      ;
; 0.633 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.909      ;
; 0.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.911      ;
; 0.637 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.385      ; 1.244      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 1.998      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.915      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.915      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.915      ;
; 96.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.915      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.643      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.643      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.643      ;
; 97.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.643      ;
; 97.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.486      ;
; 97.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.486      ;
; 97.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.486      ;
; 97.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.486      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.470      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.470      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.470      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.470      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.470      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.470      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.470      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.470      ;
; 97.434 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 2.470      ;
; 97.729 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.169      ;
; 97.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 2.145      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.125      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.125      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.125      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.125      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.125      ;
; 97.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 2.125      ;
; 98.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.910      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.892      ;
; 98.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.849      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
; 98.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.822      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.434  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.693      ;
; 1.453  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.713      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.466  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.736      ;
; 1.475  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 1.757      ;
; 1.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.982      ;
; 1.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.982      ;
; 1.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.982      ;
; 1.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.982      ;
; 1.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.982      ;
; 1.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.982      ;
; 1.742  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.008      ;
; 1.781  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.046      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.347      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.347      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.347      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.347      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.347      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.347      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.347      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.347      ;
; 2.075  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.347      ;
; 2.076  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.349      ;
; 2.076  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.349      ;
; 2.076  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.349      ;
; 2.076  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 2.349      ;
; 2.246  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.521      ;
; 2.246  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.521      ;
; 2.246  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.521      ;
; 2.246  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.521      ;
; 2.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.727      ;
; 2.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.727      ;
; 2.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.727      ;
; 2.452  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.727      ;
; 51.581 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.097      ; 1.884      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                                  ;
; 49.721 ; 49.956       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                        ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_address_reg0                                  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                        ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_address_reg0                                  ;
; 49.722 ; 49.957       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                        ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a10~portb_address_reg0                                 ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a10~portb_we_reg                                       ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_address_reg0                                  ;
; 49.723 ; 49.958       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_address_reg0                                  ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_address_reg0                                  ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                        ;
; 49.724 ; 49.959       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                                   ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ;
; 49.725 ; 49.960       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ;
; 49.726 ; 49.961       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_datain_reg0                                   ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                                   ;
; 49.727 ; 49.962       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_datain_reg0                                   ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                              ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                              ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                              ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                              ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                           ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                           ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                           ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                           ;
; 49.761 ; 49.981       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                           ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.762 ; 49.982       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.703 ; 2.792 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.026 ; 4.108 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.935 ; 0.829 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.384 ; 0.300 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.745 ; 12.390 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.871 ; 10.518 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                       ;
+----------+-----------------+---------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name          ; Note ;
+----------+-----------------+---------------------+------+
; 81.9 MHz ; 81.9 MHz        ; altera_reserved_tck ;      ;
+----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.895 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.345 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.103 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.318 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.717 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.895 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 6.031      ;
; 45.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 4.274      ;
; 45.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 4.134      ;
; 45.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 4.092      ;
; 46.269 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.658      ;
; 46.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 3.505      ;
; 46.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 3.356      ;
; 46.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 3.342      ;
; 46.602 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.072     ; 3.325      ;
; 46.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 3.014      ;
; 46.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 3.000      ;
; 47.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 2.862      ;
; 47.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 2.833      ;
; 47.167 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 2.748      ;
; 47.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.084     ; 2.412      ;
; 48.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 1.721      ;
; 48.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.077     ; 0.966      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 6.160      ;
; 93.800 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.124      ;
; 93.806 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.118      ;
; 93.843 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.081      ;
; 93.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.151      ; 6.252      ;
; 93.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 6.243      ;
; 93.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 6.232      ;
; 93.969 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 6.223      ;
; 93.981 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.934      ;
; 93.985 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.930      ;
; 93.987 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.928      ;
; 93.987 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.928      ;
; 93.987 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.928      ;
; 93.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.157      ; 6.196      ;
; 93.991 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.924      ;
; 93.993 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.922      ;
; 93.993 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.922      ;
; 94.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 6.187      ;
; 94.007 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.917      ;
; 94.024 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.891      ;
; 94.028 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.887      ;
; 94.030 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.885      ;
; 94.030 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.885      ;
; 94.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.156      ; 6.145      ;
; 94.053 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.871      ;
; 94.053 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.871      ;
; 94.059 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.865      ;
; 94.059 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.865      ;
; 94.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 6.125      ;
; 94.096 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.828      ;
; 94.096 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.828      ;
; 94.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.162      ; 6.089      ;
; 94.120 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.804      ;
; 94.131 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.784      ;
; 94.131 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.784      ;
; 94.131 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.784      ;
; 94.132 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.783      ;
; 94.133 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.782      ;
; 94.137 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.778      ;
; 94.137 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.778      ;
; 94.137 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.778      ;
; 94.138 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.777      ;
; 94.139 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.776      ;
; 94.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.155      ; 6.024      ;
; 94.165 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.759      ;
; 94.171 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.753      ;
; 94.174 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.741      ;
; 94.174 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.741      ;
; 94.174 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.741      ;
; 94.175 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.740      ;
; 94.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.739      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.725      ;
; 94.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.161      ; 6.004      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.608      ;
; 0.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.620      ;
; 0.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.620      ;
; 0.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.623      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.626      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.631      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.633      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.635      ;
; 0.384 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.636      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.637      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.641      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.641      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.643      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.648      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.648      ;
; 0.398 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.339      ; 0.938      ;
; 0.401 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.653      ;
; 0.401 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.653      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.654      ;
; 0.403 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.655      ;
; 0.404 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.656      ;
; 0.404 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.655      ;
; 0.404 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.656      ;
; 0.404 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.655      ;
; 0.404 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.339      ; 0.944      ;
; 0.405 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.656      ;
; 0.405 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.339      ; 0.945      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.660      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.660      ;
; 0.409 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.335      ; 0.945      ;
; 0.414 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.952      ;
; 0.428 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.339      ; 0.968      ;
; 0.443 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.337      ; 0.981      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.521 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.773      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.773      ;
; 0.522 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.773      ;
; 0.529 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.782      ;
; 0.531 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.782      ;
; 0.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.784      ;
; 0.533 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.786      ;
; 0.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.789      ;
; 0.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.792      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.796      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.801      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.806      ;
; 0.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.807      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.810      ;
; 0.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.812      ;
; 0.568 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.569 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.569 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.569 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.820      ;
; 0.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.830      ;
; 0.580 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.832      ;
; 0.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.840      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.088     ; 1.808      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.656      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.656      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.656      ;
; 97.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.656      ;
; 97.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.431      ;
; 97.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.431      ;
; 97.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.431      ;
; 97.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.431      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.253      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.253      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.253      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.253      ;
; 97.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.251      ;
; 97.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.251      ;
; 97.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.251      ;
; 97.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.251      ;
; 97.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.251      ;
; 97.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.251      ;
; 97.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.251      ;
; 97.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.251      ;
; 97.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.251      ;
; 97.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.960      ;
; 97.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.931      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.906      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.906      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.906      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.906      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.906      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 1.906      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 1.729      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.710      ;
; 98.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.663      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 1.640      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.318  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.553      ;
; 1.339  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.575      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.348  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.596      ;
; 1.353  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.610      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.823      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.823      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.823      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.823      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.823      ;
; 1.587  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.823      ;
; 1.605  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.848      ;
; 1.631  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.873      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.132      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.132      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.132      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.132      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.132      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.132      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.132      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.132      ;
; 1.885  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.132      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.144      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.144      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.144      ;
; 1.896  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.144      ;
; 2.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.277      ;
; 2.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.277      ;
; 2.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.277      ;
; 2.026  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.277      ;
; 2.207  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.458      ;
; 2.207  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.458      ;
; 2.207  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.458      ;
; 2.207  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.458      ;
; 51.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.071      ; 1.721      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_address_reg0                                  ;
; 49.717 ; 49.950       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                        ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_address_reg0                                  ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                        ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_address_reg0                                  ;
; 49.719 ; 49.952       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                        ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_address_reg0                                  ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                        ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_address_reg0                                  ;
; 49.720 ; 49.953       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                        ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a10~portb_address_reg0                                 ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a10~portb_we_reg                                       ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                                   ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_datain_reg0                                   ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                                  ;
; 49.721 ; 49.954       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                        ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_datain_reg0                                   ;
; 49.722 ; 49.955       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ;
; 49.723 ; 49.956       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                                   ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                              ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                              ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                              ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                              ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                       ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                ;
; 49.753 ; 49.971       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                           ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                           ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                           ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                           ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                           ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                               ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                               ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                     ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                     ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                     ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                    ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                    ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                    ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                    ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                 ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                 ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                 ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                 ;
; 49.755 ; 49.973       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                 ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.799 ; 2.769 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.989 ; 4.137 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.683 ; 0.608 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.127 ; 0.073 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.871 ; 11.293 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.025 ; 9.453 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.820 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.175 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.267 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.691 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.415 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.820 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 3.475      ;
; 47.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 2.362      ;
; 47.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 2.294      ;
; 48.004 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 2.286      ;
; 48.288 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 2.015      ;
; 48.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.879      ;
; 48.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.868      ;
; 48.462 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 1.841      ;
; 48.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.791      ;
; 48.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.610      ;
; 48.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.313      ; 1.596      ;
; 48.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.587      ;
; 48.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.567      ;
; 48.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.535      ;
; 48.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.350      ;
; 49.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 0.951      ;
; 49.782 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 0.514      ;
; 96.394 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.559      ;
; 96.398 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.555      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                             ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.489      ;
; 96.472 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.471      ;
; 96.474 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.469      ;
; 96.475 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.468      ;
; 96.476 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.467      ;
; 96.478 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.465      ;
; 96.479 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.464      ;
; 96.483 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.460      ;
; 96.487 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.456      ;
; 96.504 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.449      ;
; 96.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.075      ; 3.556      ;
; 96.532 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.421      ;
; 96.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.084      ; 3.535      ;
; 96.560 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.393      ;
; 96.560 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.393      ;
; 96.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                           ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.081      ; 3.529      ;
; 96.564 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.389      ;
; 96.564 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.389      ;
; 96.565 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.378      ;
; 96.565 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.378      ;
; 96.566 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.377      ;
; 96.566 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.377      ;
; 96.567 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.376      ;
; 96.569 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.374      ;
; 96.569 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.374      ;
; 96.570 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.373      ;
; 96.570 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.373      ;
; 96.571 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.382      ;
; 96.571 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.372      ;
; 96.582 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.361      ;
; 96.584 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.359      ;
; 96.585 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.358      ;
; 96.592 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.361      ;
; 96.593 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.350      ;
; 96.594 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.359      ;
; 96.596 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.357      ;
; 96.596 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.357      ;
; 96.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.491      ;
; 96.598 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.355      ;
; 96.599 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.354      ;
; 96.600 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.353      ;
; 96.603 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.350      ;
; 96.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.080      ; 3.484      ;
; 96.610 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.333      ;
; 96.612 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.331      ;
; 96.613 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.330      ;
; 96.621 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.322      ;
; 96.628 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.315      ;
; 96.628 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.315      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 3.470      ;
; 96.629 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.314      ;
; 96.630 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.313      ;
; 96.630 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.313      ;
; 96.631 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.312      ;
; 96.631 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.312      ;
; 96.631 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 3.322      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                          ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.464      ;
; 96.632 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.311      ;
; 96.632 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.311      ;
; 96.633 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.310      ;
; 96.634 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.309      ;
; 96.634 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.309      ;
; 96.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.089      ; 3.463      ;
; 96.635 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.308      ;
; 96.635 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.308      ;
; 96.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.086      ; 3.457      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.472      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.473      ;
; 0.178 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.473      ;
; 0.180 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.476      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.313      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.316      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.315      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.185 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.317      ;
; 0.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.187 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.482      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.319      ;
; 0.188 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.192      ; 0.484      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.319      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.321      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.321      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.322      ;
; 0.193 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.324      ;
; 0.193 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.324      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.325      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.325      ;
; 0.194 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.195 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.326      ;
; 0.195 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.326      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.327      ;
; 0.196 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.327      ;
; 0.196 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.327      ;
; 0.196 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.327      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.328      ;
; 0.199 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.191      ; 0.494      ;
; 0.202 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.333      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.336      ;
; 0.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.351      ;
; 0.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.351      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.379      ;
; 0.248 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.381      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.381      ;
; 0.250 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.383      ;
; 0.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.383      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.385      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.385      ;
; 0.254 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.385      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.387      ;
; 0.256 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.387      ;
; 0.256 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.387      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.389      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.390      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.390      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.392      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.391      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.394      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.394      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.395      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.396      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.397      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.401      ;
; 0.274 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.404      ;
; 0.275 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.405      ;
; 0.276 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.406      ;
; 0.276 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.406      ;
; 0.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.408      ;
; 0.278 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.197      ; 0.579      ;
; 0.287 ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.418      ;
; 0.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.419      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.018      ;
; 98.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.469      ;
; 98.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.469      ;
; 98.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.469      ;
; 98.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.469      ;
; 98.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.355      ;
; 98.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.355      ;
; 98.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.355      ;
; 98.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.355      ;
; 98.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.306      ;
; 98.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.306      ;
; 98.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.306      ;
; 98.629 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.306      ;
; 98.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.297      ;
; 98.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.297      ;
; 98.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.297      ;
; 98.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.297      ;
; 98.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.297      ;
; 98.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.297      ;
; 98.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.297      ;
; 98.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.297      ;
; 98.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.297      ;
; 98.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 1.129      ;
; 98.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.116      ;
; 98.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.084      ;
; 98.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.084      ;
; 98.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.084      ;
; 98.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.084      ;
; 98.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.084      ;
; 98.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.084      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.973      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.971 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 0.964      ;
; 98.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.938      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
; 98.995 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.927      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.691  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.828      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.820      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.706  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.819      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.827      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.951      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.951      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.951      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.951      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.951      ;
; 0.837  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.951      ;
; 0.847  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.970      ;
; 0.864  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.986      ;
; 1.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.130      ;
; 1.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.130      ;
; 1.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.130      ;
; 1.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.130      ;
; 1.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.130      ;
; 1.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.130      ;
; 1.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.130      ;
; 1.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.130      ;
; 1.003  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.130      ;
; 1.007  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.134      ;
; 1.007  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.134      ;
; 1.007  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.134      ;
; 1.007  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.134      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.182      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.182      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.182      ;
; 1.051  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.182      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.271      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.271      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.271      ;
; 1.140  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 1.271      ;
; 50.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.394      ; 0.905      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_address_reg0                                  ;
; 49.415 ; 49.645       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_we_reg                                        ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_address_reg0                                  ;
; 49.416 ; 49.646       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_we_reg                                        ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a4~portb_datain_reg0                                   ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_address_reg0                                  ;
; 49.417 ; 49.647       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_we_reg                                        ;
; 49.418 ; 49.648       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a9~portb_datain_reg0                                   ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_address_reg0                                  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_we_reg                                        ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_address_reg0                                  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_we_reg                                        ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_address_reg0                                  ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_we_reg                                        ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a8~portb_datain_reg0                                   ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a10~portb_address_reg0                                 ;
; 49.420 ; 49.650       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a10~portb_we_reg                                       ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a5~portb_datain_reg0                                   ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a6~portb_datain_reg0                                   ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a7~portb_datain_reg0                                   ;
; 49.422 ; 49.652       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|altsyncram_35b2:altsyncram1|ram_block3a10~portb_datain_reg0                                  ;
; 49.434 ; 49.650       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                               ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.475 ; 49.659       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]                                     ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                   ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                       ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                  ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                               ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ;
; 49.476 ; 49.660       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                    ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; riscv_wishbone:cpu|wshbn_slave_ram:SLV_RAM|ram:ram1|altsyncram:altsyncram_component|altsyncram_epk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                           ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                              ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                              ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                              ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                              ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                   ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                     ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                     ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                     ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                     ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                    ;
; 49.477 ; 49.661       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.012 ; 1.493 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 1.660 ; 2.010 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.634 ; 0.254 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.515 ; 0.135 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.335 ; 6.848 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.357 ; 5.869 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 43.340 ; 0.175 ; 47.920   ; 0.691   ; 49.415              ;
;  altera_reserved_tck ; 43.340 ; 0.175 ; 47.920   ; 0.691   ; 49.415              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.799 ; 2.792 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 4.026 ; 4.137 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Hold Times                                                                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.935 ; 0.829 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.515 ; 0.300 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.745 ; 12.390 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.357 ; 5.869 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3_D[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; BUTTON              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-09 V                   ; 2.47 V              ; -0.0283 V           ; 0.229 V                              ; 0.031 V                              ; 1.27e-10 s                  ; 2.34e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-09 V                  ; 2.47 V             ; -0.0283 V          ; 0.229 V                             ; 0.031 V                             ; 1.27e-10 s                 ; 2.34e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.56e-07 V                   ; 2.36 V              ; -0.0218 V           ; 0.05 V                               ; 0.038 V                              ; 2.27e-10 s                  ; 3.26e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.56e-07 V                  ; 2.36 V             ; -0.0218 V          ; 0.05 V                              ; 0.038 V                             ; 2.27e-10 s                 ; 3.26e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3_D[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3_D[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.65e-08 V                   ; 3.12 V              ; -0.147 V            ; 0.571 V                              ; 0.186 V                              ; 8.91e-11 s                  ; 1.76e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.65e-08 V                  ; 3.12 V             ; -0.147 V           ; 0.571 V                             ; 0.186 V                             ; 8.91e-11 s                 ; 1.76e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1998     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1998     ; 0        ; 34       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 54       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 68    ; 68   ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Jul 09 13:30:09 2017
Info: Command: quartus_sta riscv-CCMM -c riscv-CCMM
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv-CCMM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_50|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 43.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    43.340               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.393               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    47.920               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.434               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.721
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.721               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_50|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 43.895
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    43.895               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.345
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.345               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.103               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.318               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.717
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.717               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll_50|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 46.820
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    46.820               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.267               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.691
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.691               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.415               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 942 megabytes
    Info: Processing ended: Sun Jul 09 13:30:34 2017
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:23


