Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar 13 09:08:47 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (35)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (70)
5. checking no_input_delay (7)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (35)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clear_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Min_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Run_DB/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Sec_DB/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (70)
-------------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.196        0.000                      0                  257        0.175        0.000                      0                  257        4.500        0.000                       0                   194  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.196        0.000                      0                  257        0.175        0.000                      0                  257        4.500        0.000                       0                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 U_Stopwatch/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.828ns (17.157%)  route 3.998ns (82.843%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.553     5.074    U_Stopwatch/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  U_Stopwatch/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Stopwatch/FSM_sequential_state_reg[0]/Q
                         net (fo=43, routed)          2.083     7.613    U_Stopwatch/state[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.737 f  U_Stopwatch/count_reg[5]_i_2__1/O
                         net (fo=9, routed)           1.046     8.783    U_StopWatch_dp/U_Time_Min/count_reg_reg[5]_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.907 r  U_StopWatch_dp/U_Time_Min/count_reg[4]_i_2__2/O
                         net (fo=3, routed)           0.869     9.776    U_StopWatch_dp/U_Time_Min/count_reg[4]_i_2__2_n_0
    SLICE_X61Y25         LUT4 (Prop_lut4_I0_O)        0.124     9.900 r  U_StopWatch_dp/U_Time_Min/count_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.900    U_StopWatch_dp/U_Time_Min/count_reg[2]_i_1__0_n_0
    SLICE_X61Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.501    14.842    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.029    15.096    U_StopWatch_dp/U_Time_Min/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 U_Stopwatch/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.854ns (17.601%)  route 3.998ns (82.399%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.553     5.074    U_Stopwatch/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  U_Stopwatch/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Stopwatch/FSM_sequential_state_reg[0]/Q
                         net (fo=43, routed)          2.083     7.613    U_Stopwatch/state[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.737 f  U_Stopwatch/count_reg[5]_i_2__1/O
                         net (fo=9, routed)           1.046     8.783    U_StopWatch_dp/U_Time_Min/count_reg_reg[5]_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.907 r  U_StopWatch_dp/U_Time_Min/count_reg[4]_i_2__2/O
                         net (fo=3, routed)           0.869     9.776    U_StopWatch_dp/U_Time_Min/count_reg[4]_i_2__2_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.150     9.926 r  U_StopWatch_dp/U_Time_Min/count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.926    U_StopWatch_dp/U_Time_Min/count_reg[3]_i_1__0_n_0
    SLICE_X61Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.501    14.842    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.075    15.142    U_StopWatch_dp/U_Time_Min/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.216    

Slack (MET) :             5.325ns  (required time - arrival time)
  Source:                 U_Stopwatch/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.828ns (17.428%)  route 3.923ns (82.572%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.553     5.074    U_Stopwatch/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  U_Stopwatch/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Stopwatch/FSM_sequential_state_reg[0]/Q
                         net (fo=43, routed)          2.083     7.613    U_Stopwatch/state[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.737 f  U_Stopwatch/count_reg[5]_i_2__1/O
                         net (fo=9, routed)           1.149     8.886    U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.010 r  U_StopWatch_dp/U_Time_Sec/count_reg[4]_i_2__1/O
                         net (fo=3, routed)           0.691     9.701    U_StopWatch_dp/U_Time_Sec/count_reg[4]_i_2__1_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124     9.825 r  U_StopWatch_dp/U_Time_Sec/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.825    U_StopWatch_dp/U_Time_Sec/count_reg[2]_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.507    14.848    U_StopWatch_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.077    15.150    U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                  5.325    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 U_Stopwatch/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 0.854ns (17.878%)  route 3.923ns (82.122%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.553     5.074    U_Stopwatch/clk_IBUF_BUFG
    SLICE_X55Y23         FDCE                                         r  U_Stopwatch/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  U_Stopwatch/FSM_sequential_state_reg[0]/Q
                         net (fo=43, routed)          2.083     7.613    U_Stopwatch/state[0]
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.737 f  U_Stopwatch/count_reg[5]_i_2__1/O
                         net (fo=9, routed)           1.149     8.886    U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.010 r  U_StopWatch_dp/U_Time_Sec/count_reg[4]_i_2__1/O
                         net (fo=3, routed)           0.691     9.701    U_StopWatch_dp/U_Time_Sec/count_reg[4]_i_2__1_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.150     9.851 r  U_StopWatch_dp/U_Time_Sec/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.851    U_StopWatch_dp/U_Time_Sec/count_reg[3]_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.507    14.848    U_StopWatch_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDCE (Setup_fdce_C_D)        0.118    15.191    U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_CLK_Div/clk_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.477ns  (logic 0.963ns (21.509%)  route 3.514ns (78.491%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.633     5.154    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.419     5.573 r  U_clock_dp/U_CLK_Div/count_reg_reg[16]/Q
                         net (fo=2, routed)           0.815     6.388    U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[16]
    SLICE_X63Y15         LUT4 (Prop_lut4_I1_O)        0.296     6.684 f  U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.650     7.335    U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.459 f  U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.174    U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.298 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.333     9.631    U_clock_dp/U_CLK_Div/clk_next
    SLICE_X62Y15         FDCE                                         r  U_clock_dp/U_CLK_Div/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.513    14.854    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  U_clock_dp/U_CLK_Div/clk_reg_reg/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)       -0.105    14.988    U_clock_dp/U_CLK_Div/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_CLK_Div/count_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.087ns (23.662%)  route 3.507ns (76.338%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.633     5.154    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.419     5.573 f  U_clock_dp/U_CLK_Div/count_reg_reg[16]/Q
                         net (fo=2, routed)           0.815     6.388    U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[16]
    SLICE_X63Y15         LUT4 (Prop_lut4_I1_O)        0.296     6.684 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.650     7.335    U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.459 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.174    U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.298 f  U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.326     9.624    U_clock_dp/U_CLK_Div/clk_next
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.748 r  U_clock_dp/U_CLK_Div/count_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.748    U_clock_dp/U_CLK_Div/count_next[18]
    SLICE_X63Y15         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.513    14.854    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[18]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDCE (Setup_fdce_C_D)        0.031    15.124    U_clock_dp/U_CLK_Div/count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_CLK_Div/count_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.087ns (23.672%)  route 3.505ns (76.328%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.633     5.154    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.419     5.573 f  U_clock_dp/U_CLK_Div/count_reg_reg[16]/Q
                         net (fo=2, routed)           0.815     6.388    U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[16]
    SLICE_X63Y15         LUT4 (Prop_lut4_I1_O)        0.296     6.684 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.650     7.335    U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.459 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.174    U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.298 f  U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.324     9.622    U_clock_dp/U_CLK_Div/clk_next
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.746 r  U_clock_dp/U_CLK_Div/count_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     9.746    U_clock_dp/U_CLK_Div/count_next[14]
    SLICE_X63Y15         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.513    14.854    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[14]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDCE (Setup_fdce_C_D)        0.029    15.122    U_clock_dp/U_CLK_Div/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_CLK_Div/count_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 1.115ns (24.124%)  route 3.507ns (75.876%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.633     5.154    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.419     5.573 f  U_clock_dp/U_CLK_Div/count_reg_reg[16]/Q
                         net (fo=2, routed)           0.815     6.388    U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[16]
    SLICE_X63Y15         LUT4 (Prop_lut4_I1_O)        0.296     6.684 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.650     7.335    U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.459 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.174    U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.298 f  U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.326     9.624    U_clock_dp/U_CLK_Div/clk_next
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.152     9.776 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.776    U_clock_dp/U_CLK_Div/count_next[19]
    SLICE_X63Y15         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.513    14.854    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[19]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDCE (Setup_fdce_C_D)        0.075    15.168    U_clock_dp/U_CLK_Div/count_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_CLK_Div/count_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 1.115ns (24.135%)  route 3.505ns (75.865%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.633     5.154    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.419     5.573 f  U_clock_dp/U_CLK_Div/count_reg_reg[16]/Q
                         net (fo=2, routed)           0.815     6.388    U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[16]
    SLICE_X63Y15         LUT4 (Prop_lut4_I1_O)        0.296     6.684 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.650     7.335    U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.459 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.174    U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.298 f  U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.324     9.622    U_clock_dp/U_CLK_Div/clk_next
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.152     9.774 r  U_clock_dp/U_CLK_Div/count_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.774    U_clock_dp/U_CLK_Div/count_next[17]
    SLICE_X63Y15         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.513    14.854    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDCE (Setup_fdce_C_D)        0.075    15.168    U_clock_dp/U_CLK_Div/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_CLK_Div/count_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 1.087ns (24.505%)  route 3.349ns (75.495%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.633     5.154    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.419     5.573 f  U_clock_dp/U_CLK_Div/count_reg_reg[16]/Q
                         net (fo=2, routed)           0.815     6.388    U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[16]
    SLICE_X63Y15         LUT4 (Prop_lut4_I1_O)        0.296     6.684 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0/O
                         net (fo=1, routed)           0.650     7.335    U_clock_dp/U_CLK_Div/count_reg[19]_i_5__0_n_0
    SLICE_X63Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.459 r  U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0/O
                         net (fo=1, routed)           0.715     8.174    U_clock_dp/U_CLK_Div/count_reg[19]_i_3__0_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.298 f  U_clock_dp/U_CLK_Div/count_reg[19]_i_2/O
                         net (fo=20, routed)          1.168     9.466    U_clock_dp/U_CLK_Div/clk_next
    SLICE_X63Y14         LUT2 (Prop_lut2_I0_O)        0.124     9.590 r  U_clock_dp/U_CLK_Div/count_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.590    U_clock_dp/U_CLK_Div/count_next[15]
    SLICE_X63Y14         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         1.514    14.855    U_clock_dp/U_CLK_Div/clk_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  U_clock_dp/U_CLK_Div/count_reg_reg[15]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X63Y14         FDCE (Setup_fdce_C_D)        0.031    15.150    U_clock_dp/U_CLK_Div/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.581     1.464    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_StopWatch_dp/U_Time_Min/count_reg_reg[2]/Q
                         net (fo=7, routed)           0.122     1.728    U_StopWatch_dp/U_Time_Min/Q[2]
    SLICE_X60Y25         LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  U_StopWatch_dp/U_Time_Min/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.773    U_StopWatch_dp/U_Time_Min/count_reg[5]_i_2__0_n_0
    SLICE_X60Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.848     1.975    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[5]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.120     1.597    U_StopWatch_dp/U_Time_Min/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.191%)  route 0.139ns (42.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.582     1.465    U_StopWatch_dp/U_Time_Hour/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.139     1.745    U_StopWatch_dp/U_Time_Hour/Q[0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  U_StopWatch_dp/U_Time_Hour/count_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.790    U_StopWatch_dp/U_Time_Hour/count_next[3]
    SLICE_X64Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.850     1.977    U_StopWatch_dp/U_Time_Hour/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDCE (Hold_fdce_C_D)         0.121     1.599    U_StopWatch_dp/U_Time_Hour/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.191%)  route 0.139ns (42.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.582     1.465    U_StopWatch_dp/U_Time_Hour/clk_IBUF_BUFG
    SLICE_X63Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.139     1.745    U_StopWatch_dp/U_Time_Hour/Q[0]
    SLICE_X64Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.790 r  U_StopWatch_dp/U_Time_Hour/count_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.790    U_StopWatch_dp/U_Time_Hour/count_next[4]
    SLICE_X64Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.850     1.977    U_StopWatch_dp/U_Time_Hour/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDCE (Hold_fdce_C_D)         0.121     1.599    U_StopWatch_dp/U_Time_Hour/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Msec/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.585     1.468    U_StopWatch_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Msec/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U_StopWatch_dp/U_Time_Msec/tick_reg_reg/Q
                         net (fo=2, routed)           0.069     1.665    U_StopWatch_dp/U_Time_Sec/w_msec_tick
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.099     1.764 r  U_StopWatch_dp/U_Time_Sec/tick_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    U_StopWatch_dp/U_Time_Sec/tick_next
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/tick_reg_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.091     1.559    U_StopWatch_dp/U_Time_Sec/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Sec/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Sec/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.602%)  route 0.155ns (45.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.584     1.467    U_clock_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_clock_dp/U_Time_Sec/count_reg_reg[3]/Q
                         net (fo=8, routed)           0.155     1.763    U_clock_dp/U_Time_Sec/w_watch_sec[3]
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  U_clock_dp/U_Time_Sec/count_reg[5]_i_2__2/O
                         net (fo=1, routed)           0.000     1.808    U_clock_dp/U_Time_Sec/count_next[5]
    SLICE_X60Y21         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.852     1.979    U_clock_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X60Y21         FDCE                                         r  U_clock_dp/U_Time_Sec/count_reg_reg[5]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X60Y21         FDCE (Hold_fdce_C_D)         0.121     1.602    U_clock_dp/U_Time_Sec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Min/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Min/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.992%)  route 0.118ns (36.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.582     1.465    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X60Y23         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  U_clock_dp/U_Time_Min/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.118     1.747    U_clock_dp/U_Time_Min/Q[0]
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.792 r  U_clock_dp/U_Time_Min/count_reg[1]_i_1__6/O
                         net (fo=1, routed)           0.000     1.792    U_clock_dp/U_Time_Min/count_next[1]
    SLICE_X61Y23         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.849     1.976    U_clock_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y23         FDCE                                         r  U_clock_dp/U_Time_Min/count_reg_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.091     1.569    U_clock_dp/U_Time_Min/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Sec/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.596%)  route 0.185ns (49.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.586     1.469    U_StopWatch_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.185     1.795    U_StopWatch_dp/U_Time_Sec/Q[1]
    SLICE_X60Y20         LUT5 (Prop_lut5_I1_O)        0.048     1.843 r  U_StopWatch_dp/U_Time_Sec/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    U_StopWatch_dp/U_Time_Sec/count_reg[3]_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.131     1.613    U_StopWatch_dp/U_Time_Sec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_clock_dp/U_Time_Msec/count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_dp/U_Time_Msec/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.505%)  route 0.137ns (42.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.586     1.469    U_clock_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_clock_dp/U_Time_Msec/count_reg_reg[5]/Q
                         net (fo=5, routed)           0.137     1.748    U_clock_dp/U_Time_Msec/count_reg_reg_n_0_[5]
    SLICE_X65Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  U_clock_dp/U_Time_Msec/count_reg[5]_i_1__4/O
                         net (fo=1, routed)           0.000     1.793    U_clock_dp/U_Time_Msec/count_next[5]
    SLICE_X65Y20         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.855     1.982    U_clock_dp/U_Time_Msec/clk_IBUF_BUFG
    SLICE_X65Y20         FDCE                                         r  U_clock_dp/U_Time_Msec/count_reg_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y20         FDCE (Hold_fdce_C_D)         0.091     1.560    U_clock_dp/U_Time_Msec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Min/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.187%)  route 0.185ns (49.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.581     1.464    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_StopWatch_dp/U_Time_Min/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.185     1.790    U_StopWatch_dp/U_Time_Min/Q[0]
    SLICE_X60Y25         LUT6 (Prop_lut6_I2_O)        0.045     1.835 r  U_StopWatch_dp/U_Time_Min/count_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.835    U_StopWatch_dp/U_Time_Min/count_reg[4]_i_1__1_n_0
    SLICE_X60Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.848     1.975    U_StopWatch_dp/U_Time_Min/clk_IBUF_BUFG
    SLICE_X60Y25         FDCE                                         r  U_StopWatch_dp/U_Time_Min/count_reg_reg[4]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.121     1.598    U_StopWatch_dp/U_Time_Min/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U_StopWatch_dp/U_Time_Sec/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.196%)  route 0.185ns (49.804%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.586     1.469    U_StopWatch_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.185     1.795    U_StopWatch_dp/U_Time_Sec/Q[1]
    SLICE_X60Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.840 r  U_StopWatch_dp/U_Time_Sec/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    U_StopWatch_dp/U_Time_Sec/count_reg[2]_i_1_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=193, routed)         0.853     1.980    U_StopWatch_dp/U_Time_Sec/clk_IBUF_BUFG
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.120     1.602    U_StopWatch_dp/U_Time_Sec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y19   U_Btn_Clear_DB/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y19   U_Btn_Clear_DB/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y19   U_Btn_Clear_DB/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y19   U_Btn_Clear_DB/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_Btn_Clear_DB/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_Btn_Clear_DB/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_Btn_Clear_DB/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_Btn_Clear_DB/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y17   U_Btn_Clear_DB/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   U_Btn_Clear_DB/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Btn_Min_DB/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_Btn_Min_DB/r_1khz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_Btn_Sec_DB/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   U_StopWatch_dp/U_Time_Sec/count_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y20   U_StopWatch_dp/U_Time_Sec/tick_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_clock_dp/U_Time_Sec/tick_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_Min_DB/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_Min_DB/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_Min_DB/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   U_Btn_Clear_DB/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   U_Btn_Clear_DB/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   U_Btn_Clear_DB/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y19   U_Btn_Clear_DB/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   U_Btn_Clear_DB/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   U_Btn_Clear_DB/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   U_Btn_Clear_DB/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   U_Btn_Clear_DB/counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   U_Btn_Run_DB/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y20   U_Btn_Run_DB/counter_reg[11]/C



