#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 20 15:34:33 2026
# Process ID: 8476
# Current directory: C:/Users/admin/half-ADDER 24BEC411
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8692 C:\Users\admin\half-ADDER 24BEC411\half-ADDER 24BEC411.xpr
# Log file: C:/Users/admin/half-ADDER 24BEC411/vivado.log
# Journal file: C:/Users/admin/half-ADDER 24BEC411\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 812.137 ; gain = 138.848
update_compile_order -fileset sources_1
close [ open {C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.srcs/sources_1/new/full_adder_bh.v} w ]
add_files {{C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.srcs/sources_1/new/full_adder_bh.v}}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fulladder_db' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fulladder_db_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.srcs/sources_1/new/full_adder_bh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_bh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.srcs/sim_1/new/fulladder_db.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_db
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.sim/sim_1/behav/xsim'
"xelab -wto 9388c20ceb654e17b30415a7505243c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_db_behav xil_defaultlib.fulladder_db xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9388c20ceb654e17b30415a7505243c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fulladder_db_behav xil_defaultlib.fulladder_db xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder_bh
Compiling module xil_defaultlib.fulladder_db
Compiling module xil_defaultlib.glbl
Built simulation snapshot fulladder_db_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/half-ADDER -notrace
couldn't read file "C:/Users/admin/half-ADDER": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 20 15:39:21 2026...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 859.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fulladder_db_behav -key {Behavioral:sim_1:Functional:fulladder_db} -tclbatch {fulladder_db.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fulladder_db.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fulladder_db_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 862.535 ; gain = 3.492
close [ open {C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.srcs/sources_1/new/carry_look_adder.v} w ]
add_files {{C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.srcs/sources_1/new/carry_look_adder.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.srcs/sim_1/new/csa_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/admin/half-ADDER 24BEC411/half-ADDER 24BEC411.srcs/sim_1/new/csa_tb.v}}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 879.641 ; gain = 3.324
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 16:37:40 2026...
