;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT #270, <1
	SUB -207, <-120
	SLT @12, @10
	CMP -207, <-126
	SUB -207, <-120
	JMP 20, <12
	JMP 20, <12
	SUB @124, 106
	SUB @124, 106
	MOV 20, @12
	SUB 101, <-36
	SUB -207, <-126
	SUB @-127, 300
	SUB -207, <-126
	CMP @-127, 300
	SUB @-127, 300
	CMP @-127, 300
	MOV 101, <-36
	SUB <61, <170
	CMP -6, @17
	CMP -6, @17
	CMP -207, <-126
	CMP -6, @17
	CMP -207, <-126
	CMP -207, <-126
	SUB @121, 103
	SUB @121, 103
	JMP 160, 1
	JMP 160, 1
	SUB <72, @200
	SUB @121, 103
	SUB @121, 103
	JMP 160, 1
	CMP -6, @17
	DJN -1, @-20
	SUB @-127, 300
	SUB @-127, 300
	CMP -6, @17
	ADD 3, 127
	SPL 0, <412
	JMP 160, 1
	CMP -207, <-126
	CMP 0, @0
	CMP -207, <-126
	MOV -1, <-20
	DJN -1, @-20
	SLT #270, <1
