## Hello World! ðŸ‘‹ I'm Auringzaib Sabir - Design Verification Engineer & Research Associate
#### I am (!Gold_Medalist || !Failure)
Over the last few years, I have been serving in the semiconductor industry as a hardware verification engineer. I have developed expertise in verification methodologies like UVM, System Verilog, Functional verification, Functional coverages, Python, PCIe, and CXL. I have gained considerable knowledge in the field of semiconductors.

<!--
**AuringzaibSabir/AuringzaibSabir** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->

<!--
[![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=auringzaibsabir&langs_count=2&theme=react )](https://github.com/AuringzaibSabir)
[![Auringzaib's GitHub stats](https://github-readme-stats.vercel.app/api?username=auringzaibsabir&hide=stars,issues,contribs&theme=react )](https://github.com/AuringzaibSabir/)
-->

### Connect with me:

[![website](./img/twitter-light.svg)](https://twitter.com/AuringzaibSabir?t=UWYhkgWbyCA0HeEQQUl3kQ&s=08#gh-light-mode-only)
[![website](./img/twitter-dark.svg)](https://twitter.com/AuringzaibSabir?t=UWYhkgWbyCA0HeEQQUl3kQ&s=08#gh-dark-mode-only)
&nbsp;&nbsp;
[![website](./img/linkedin-light.svg)](https://www.linkedin.com/in/auringzaib-sabir/#gh-light-mode-only)
[![website](./img/linkedin-dark.svg)](https://www.linkedin.com/in/auringzaib-sabir/#gh-dark-mode-only)

### Languages and Tools:

[<img align="left" alt="System Verilog" width="130px" src="https://upload.wikimedia.org/wikipedia/en/thumb/e/ef/SystemVerilog_logo.png/240px-SystemVerilog_logo.png" style="padding-right:10px;" />][webdevplaylist]
[<img align="left" alt="UVM" width="50px" src="https://s3.amazonaws.com/images.verification.academy/uvm.jpg" style="padding-right:10px;" />][webdevplaylist]
[<img align="left" alt="RISC-V" width="150px" src="https://upload.wikimedia.org/wikipedia/commons/thumb/9/9a/RISC-V-logo.svg/2560px-RISC-V-logo.svg.png" style="padding-right:10px;" />][webdevplaylist]
[<img align="left" alt="Python" width="120px" src="https://upload.wikimedia.org/wikipedia/commons/thumb/f/f8/Python_logo_and_wordmark.svg/2560px-Python_logo_and_wordmark.svg.png" />][webdevplaylist] 
[<img align="left" alt="synosys" width="110px" src="https://upload.wikimedia.org/wikipedia/commons/thumb/6/6c/Synopsys_Logo.svg/2560px-Synopsys_Logo.svg.png" />][webdevplaylist]
[<img align="left" alt="cadence" width="100px" src="https://logos-download.com/wp-content/uploads/2019/07/Cadence_Logo.png" />][webdevplaylist]

[webdevplaylist]: https://github.com/AuringzaibSabir
