<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Include empty file
should_fail: 0
tags: 5.6.4
incdirs: 
top_module: 
files: <a href="../../../tests/chapter-5/5.6.4--compiler-directives-include.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-include.sv</a>



-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../tests/chapter-5/5.6.4--compiler-directives-include.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-include.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\empty&#39;.
Successfully finished Verilog frontend.


</pre>