{'accum_window_d': {'CDeps': [[[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               []],
                              [[]],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               [],
                               ['operator_i'],
                               []],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               [],
                               [],
                               ['operator_i'],
                               []],
                              [[]]],
                    'CLines': [[None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                None,
                                '510:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                None,
                                '510:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                None,
                                '510:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                '529:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                '529:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                '529:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                '529:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                None,
                                '549:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                None,
                                '549:C',
                                None],
                               [None],
                               [None],
                               [None, None, '471:C', '472:C', None],
                               [None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                None,
                                '474:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                None,
                                '474:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                None,
                                '474:C',
                                None],
                               [None],
                               [None,
                                None,
                                '471:C',
                                '472:C',
                                None,
                                None,
                                '474:C',
                                None],
                               [None]],
                    'Clocked': False,
                    'DDeps': [['accum_window_q'],
                              ['res_adder_l'],
                              ['accum_window_q'],
                              ['res_adder_h'],
                              ['accum_window_q'],
                              ['next_reminder',
                               'op_numerator_q',
                               'multdiv_state_m1'],
                              ['accum_window_q'],
                              ['res_adder_l'],
                              ['accum_window_q'],
                              ['next_quotient'],
                              ['accum_window_q'],
                              ['res_adder_l'],
                              ['accum_window_q'],
                              ['next_reminder'],
                              ['accum_window_q'],
                              ['rem_change_sign',
                               'alu_adder_i',
                               'accum_window_q'],
                              ['accum_window_q'],
                              ['div_change_sign',
                               'alu_adder_i',
                               'accum_window_q'],
                              ['accum_window_q'],
                              ['accum_window_q'],
                              ['op_numerator_q'],
                              ['accum_window_q'],
                              ['accum_window_q'],
                              [],
                              ['accum_window_q'],
                              ['op_a_ext', 'op_b_i', 'op_a_ext', 'op_b_i'],
                              ['accum_window_q'],
                              ['op_a_ext', 'op_b_i', 'op_a_ext', 'op_b_i'],
                              ['accum_window_q'],
                              ['op_a_ext'],
                              ['accum_window_q']],
                    'DLines': ['466:D',
                               '512:D',
                               '466:D',
                               '517:D',
                               '466:D',
                               '522:D',
                               '466:D',
                               '535:D',
                               '466:D',
                               '539:D',
                               '466:D',
                               '531:D',
                               '466:D',
                               '543:D',
                               '466:D',
                               '551:D',
                               '466:D',
                               '550:D',
                               '466:D',
                               '466:D',
                               '504:D',
                               '466:D',
                               '466:D',
                               '488:D',
                               '466:D',
                               '483:D',
                               '466:D',
                               '477:D',
                               '466:D',
                               '492:D',
                               '466:D'],
                    'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18020890>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18020fd0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18002890>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17b02490>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17b02890>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17b020d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17b02e50>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17afe990>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17afe610>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18010e50>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18013cd0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18013690>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17ffe990>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180101d0>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180254d0>]},
 'accum_window_q': {'CDeps': [[[], [], ['rst_ni']], [[], [], ['rst_ni']]],
                    'CLines': [[None, None, '447:C'], [None, None, '447:C']],
                    'Clocked': True,
                    'DDeps': [['accum_window_d'], []],
                    'DLines': ['457:D', '449:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd1800ca50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd1800c090>]},
 'alu_operand_a_o': {'CDeps': [[[]],
                               [[],
                                [],
                                ['operator_i'],
                                [],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[],
                                [],
                                ['operator_i'],
                                [],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[],
                                [],
                                ['operator_i'],
                                [],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[],
                                [],
                                ['operator_i'],
                                [],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[],
                                [],
                                ['operator_i'],
                                [],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[]]],
                     'CLines': [[None],
                                [None, None, '404:C', None, '407:C', None],
                                [None],
                                [None, None, '404:C', None, '407:C', None],
                                [None],
                                [None, None, '404:C', None, '407:C', None],
                                [None],
                                [None, None, '404:C', None, '407:C', None],
                                [None],
                                [None, None, '404:C', None, '407:C', None],
                                [None],
                                [None]],
                     'Clocked': False,
                     'DDeps': [['accum_window_q'],
                               [],
                               ['accum_window_q'],
                               [],
                               ['accum_window_q'],
                               [],
                               ['accum_window_q'],
                               ['accum_window_q'],
                               ['accum_window_q'],
                               [],
                               ['accum_window_q'],
                               ['accum_window_q']],
                     'DLines': ['402:D',
                                '421:D',
                                '402:D',
                                '413:D',
                                '402:D',
                                '409:D',
                                '402:D',
                                '425:D',
                                '402:D',
                                '417:D',
                                '402:D',
                                '402:D'],
                     'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af150>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1829c090>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af150>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182985d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af150>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182aff90>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af150>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1829c790>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af150>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18298b10>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af150>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af150>]},
 'alu_operand_b_o': {'CDeps': [[[],
                                [],
                                ['operator_i'],
                                [],
                                ['md_state_q'],
                                []],
                               [[],
                                [],
                                ['operator_i'],
                                [],
                                ['md_state_q'],
                                []],
                               [[],
                                [],
                                ['operator_i'],
                                [],
                                ['md_state_q'],
                                []],
                               [[],
                                [],
                                ['operator_i'],
                                [],
                                ['md_state_q'],
                                []],
                               [[],
                                [],
                                ['operator_i'],
                                [],
                                ['md_state_q'],
                                []],
                               [[], [], ['operator_i'], []],
                               [[], [], ['operator_i'], []]],
                     'CLines': [[None, None, '404:C', None, '407:C', None],
                                [None, None, '404:C', None, '407:C', None],
                                [None, None, '404:C', None, '407:C', None],
                                [None, None, '404:C', None, '407:C', None],
                                [None, None, '404:C', None, '407:C', None],
                                [None, None, '404:C', None],
                                [None, None, '404:C', None]],
                     'Clocked': False,
                     'DDeps': [['accum_window_q'],
                               ['op_a_i'],
                               ['op_b_i'],
                               ['op_b_shift_q'],
                               ['op_b_i'],
                               ['md_state_q',
                                'MD_LAST',
                                'op_a_bw_last_pp',
                                'op_a_bw_pp'],
                               ['op_a_bw_pp']],
                     'DLines': ['422:D',
                                '414:D',
                                '410:D',
                                '426:D',
                                '418:D',
                                '406:D',
                                '405:D'],
                     'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1829c410>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18298850>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182982d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd1829cad0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18298d50>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182afa50>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af790>]},
 'b_0': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['op_b_shift_q']],
         'DLines': ['435:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd18027c10>]},
 'div_change_sign': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['sign_a', 'sign_b']],
                     'DLines': ['444:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd17ffd810>]},
 'is_greater_equal': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['accum_window_q',
                                 'op_b_shift_q',
                                 'res_adder_h',
                                 'accum_window_q']],
                      'DLines': ['431:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd1829cf90>]},
 'md_state_d': {'CDeps': [[[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           [],
                           ['operator_i'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           [],
                           ['operator_i'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           [],
                           ['operator_i'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           [],
                           ['operator_i'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           [],
                           [],
                           ['operator_i'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           [],
                           [],
                           ['operator_i'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           [],
                           [],
                           ['operator_i'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           [],
                           [],
                           ['operator_i'],
                           []],
                          [[]],
                          [[],
                           [],
                           ['mult_en_i', 'div_en_i'],
                           ['md_state_q'],
                           []]],
                'CLines': [[None],
                           [None, None, '471:C', '472:C', None],
                           [None],
                           [None, None, '471:C', '472:C', None],
                           [None],
                           [None, None, '471:C', '472:C', None],
                           [None],
                           [None,
                            None,
                            '471:C',
                            '472:C',
                            None,
                            '529:C',
                            None],
                           [None],
                           [None,
                            None,
                            '471:C',
                            '472:C',
                            None,
                            '529:C',
                            None],
                           [None],
                           [None,
                            None,
                            '471:C',
                            '472:C',
                            None,
                            '529:C',
                            None],
                           [None],
                           [None,
                            None,
                            '471:C',
                            '472:C',
                            None,
                            '529:C',
                            None],
                           [None],
                           [None, None, '471:C', '472:C', None],
                           [None],
                           [None, None, '471:C', '472:C', None],
                           [None],
                           [None, None, '471:C', '472:C', None],
                           [None],
                           [None, None, '471:C', '472:C', None],
                           [None],
                           [None, None, '471:C', '472:C', None],
                           [None],
                           [None,
                            None,
                            '471:C',
                            '472:C',
                            None,
                            None,
                            '474:C',
                            None],
                           [None],
                           [None,
                            None,
                            '471:C',
                            '472:C',
                            None,
                            None,
                            '474:C',
                            None],
                           [None],
                           [None,
                            None,
                            '471:C',
                            '472:C',
                            None,
                            None,
                            '474:C',
                            None],
                           [None],
                           [None,
                            None,
                            '471:C',
                            '472:C',
                            None,
                            None,
                            '474:C',
                            None],
                           [None],
                           [None, None, '471:C', '472:C', None]],
                'Clocked': False,
                'DDeps': [['md_state_q'],
                          ['multdiv_state_q', 'MD_LAST', 'MD_COMP'],
                          ['md_state_q'],
                          ['multdiv_state_q', 'MD_LAST', 'MD_COMP'],
                          ['md_state_q'],
                          ['multdiv_state_q', 'MD_LAST', 'MD_COMP'],
                          ['md_state_q'],
                          ['MD_IDLE'],
                          ['md_state_q'],
                          ['MD_CHANGE_SIGN'],
                          ['md_state_q'],
                          ['MD_IDLE'],
                          ['md_state_q'],
                          ['MD_CHANGE_SIGN'],
                          ['md_state_q'],
                          ['MD_FINISH'],
                          ['md_state_q'],
                          ['MD_FINISH'],
                          ['md_state_q'],
                          ['MD_IDLE'],
                          ['md_state_q'],
                          ['MD_COMP'],
                          ['md_state_q'],
                          [],
                          ['md_state_q'],
                          ['equal_to_zero', 'MD_FINISH', 'MD_ABS_A'],
                          ['md_state_q'],
                          ['MD_COMP'],
                          ['md_state_q'],
                          ['MD_COMP'],
                          ['md_state_q'],
                          ['equal_to_zero', 'MD_FINISH', 'MD_ABS_A'],
                          ['md_state_q'],
                          ['MD_ABS_B']],
                'DLines': ['470:D',
                           '526:D',
                           '470:D',
                           '526:D',
                           '470:D',
                           '526:D',
                           '470:D',
                           '536:D',
                           '470:D',
                           '540:D',
                           '470:D',
                           '532:D',
                           '470:D',
                           '544:D',
                           '470:D',
                           '548:D',
                           '470:D',
                           '548:D',
                           '470:D',
                           '554:D',
                           '470:D',
                           '506:D',
                           '470:D',
                           '555:D',
                           '470:D',
                           '489:D',
                           '470:D',
                           '485:D',
                           '470:D',
                           '479:D',
                           '470:D',
                           '493:D',
                           '470:D',
                           '501:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18002bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18002bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18002bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17b02610>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17b02a10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17b02210>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17b02f50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17afe110>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17afe110>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17afea50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18020250>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17afec10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18013f90>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180139d0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17ffed10>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18010450>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025b50>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18010b10>]},
 'md_state_q': {'CDeps': [[[], [], ['rst_ni']], [[], [], ['rst_ni']]],
                'CLines': [[None, None, '447:C'], [None, None, '447:C']],
                'Clocked': True,
                'DDeps': [['md_state_d'], ['MD_IDLE']],
                'DLines': ['461:D', '453:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd18025110>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd1800c650>]},
 'multdiv_result_o': {'CDeps': [[[]], [[]], [[]], [[]], [[]], [[]], [[]]],
                      'CLines': [[None],
                                 [None],
                                 [None],
                                 [None],
                                 [None],
                                 [None],
                                 [None]],
                      'Clocked': False,
                      'DDeps': [['div_en_i',
                                 'accum_window_q',
                                 'res_adder_l'],
                                ['div_en_i',
                                 'accum_window_q',
                                 'res_adder_l'],
                                ['div_en_i',
                                 'accum_window_q',
                                 'res_adder_l'],
                                ['div_en_i',
                                 'accum_window_q',
                                 'res_adder_l'],
                                ['div_en_i',
                                 'accum_window_q',
                                 'res_adder_l'],
                                ['div_en_i',
                                 'accum_window_q',
                                 'res_adder_l'],
                                ['div_en_i',
                                 'accum_window_q',
                                 'res_adder_l']],
                      'DLines': ['403:D',
                                 '403:D',
                                 '403:D',
                                 '403:D',
                                 '403:D',
                                 '403:D',
                                 '403:D'],
                      'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af490>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af490>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af490>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af490>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af490>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af490>,
                                      <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd182af490>]},
 'multdiv_state_d': {'CDeps': [[[]],
                               [[],
                                [],
                                ['mult_en_i', 'div_en_i'],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[],
                                [],
                                ['mult_en_i', 'div_en_i'],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[],
                                [],
                                ['mult_en_i', 'div_en_i'],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[]],
                               [[]],
                               [[]],
                               [[]],
                               [[]],
                               [[]],
                               [[]],
                               [[]],
                               [[]],
                               [[],
                                [],
                                ['mult_en_i', 'div_en_i'],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[],
                                [],
                                ['mult_en_i', 'div_en_i'],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[],
                                [],
                                ['mult_en_i', 'div_en_i'],
                                ['md_state_q'],
                                []],
                               [[]],
                               [[],
                                [],
                                ['mult_en_i', 'div_en_i'],
                                ['md_state_q'],
                                []],
                               [[]]],
                     'CLines': [[None],
                                [None, None, '471:C', '472:C', None],
                                [None],
                                [None, None, '471:C', '472:C', None],
                                [None],
                                [None, None, '471:C', '472:C', None],
                                [None],
                                [None],
                                [None],
                                [None],
                                [None],
                                [None],
                                [None],
                                [None],
                                [None],
                                [None],
                                [None, None, '471:C', '472:C', None],
                                [None],
                                [None, None, '471:C', '472:C', None],
                                [None],
                                [None, None, '471:C', '472:C', None],
                                [None],
                                [None, None, '471:C', '472:C', None],
                                [None]],
                     'Clocked': False,
                     'DDeps': [['multdiv_state_q'],
                               ['multdiv_state_m1'],
                               ['multdiv_state_q'],
                               ['multdiv_state_m1'],
                               ['multdiv_state_q'],
                               ['multdiv_state_m1'],
                               ['multdiv_state_q'],
                               ['multdiv_state_q'],
                               ['multdiv_state_q'],
                               ['multdiv_state_q'],
                               ['multdiv_state_q'],
                               ['multdiv_state_q'],
                               ['multdiv_state_q'],
                               ['multdiv_state_q'],
                               ['multdiv_state_q'],
                               ['multdiv_state_q'],
                               [],
                               ['multdiv_state_q'],
                               [],
                               ['multdiv_state_q'],
                               [],
                               ['multdiv_state_q'],
                               [],
                               ['multdiv_state_q']],
                     'DLines': ['465:D',
                                '509:D',
                                '465:D',
                                '509:D',
                                '465:D',
                                '509:D',
                                '465:D',
                                '465:D',
                                '465:D',
                                '465:D',
                                '465:D',
                                '465:D',
                                '465:D',
                                '465:D',
                                '465:D',
                                '465:D',
                                '496:D',
                                '465:D',
                                '496:D',
                                '465:D',
                                '496:D',
                                '465:D',
                                '496:D',
                                '465:D'],
                     'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180204d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180204d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180204d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18010490>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18010490>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18010490>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18010490>,
                                     <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd180252d0>]},
 'multdiv_state_m1': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['multdiv_state_q']],
                      'DLines': ['443:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd17ffd610>]},
 'multdiv_state_q': {'CDeps': [[[], [], ['rst_ni']], [[], [], ['rst_ni']]],
                     'CLines': [[None, None, '447:C'], [None, None, '447:C']],
                     'Clocked': True,
                     'DDeps': [['multdiv_state_d'], []],
                     'DLines': ['456:D', '448:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd1800c890>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd17ffded0>]},
 'next_quotient': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['is_greater_equal',
                              'op_a_shift_q',
                              'one_shift',
                              'op_a_shift_q']],
                   'DLines': ['434:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd18027a10>]},
 'next_reminder': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['is_greater_equal',
                              'res_adder_h',
                              'op_remainder']],
                   'DLines': ['433:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd18027610>]},
 'one_shift': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['multdiv_state_q']],
               'DLines': ['432:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd18027310>]},
 'op_a_bw_last_pp': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['op_a_shift_q',
                                'op_b_shift_q',
                                'op_a_shift_q',
                                'b_0']],
                     'DLines': ['437:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd18021850>]},
 'op_a_bw_pp': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['op_a_shift_q',
                           'op_b_shift_q',
                           'op_a_shift_q',
                           'b_0']],
                'DLines': ['436:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd18021290>]},
 'op_a_ext': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['sign_a', 'op_a_i']],
              'DLines': ['440:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd18021f50>]},
 'op_a_shift_d': {'CDeps': [[[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             [],
                             [],
                             ['operator_i'],
                             []],
                            [[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             [],
                             [],
                             ['operator_i'],
                             []],
                            [[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             [],
                             [],
                             ['operator_i'],
                             []],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             [],
                             [],
                             ['operator_i'],
                             []],
                            [[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             [],
                             [],
                             ['operator_i'],
                             []],
                            [[]],
                            [[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             []]],
                  'CLines': [[None],
                             [None,
                              None,
                              '471:C',
                              '472:C',
                              None,
                              None,
                              '510:C',
                              None],
                             [None],
                             [None,
                              None,
                              '471:C',
                              '472:C',
                              None,
                              None,
                              '510:C',
                              None],
                             [None],
                             [None,
                              None,
                              '471:C',
                              '472:C',
                              None,
                              None,
                              '510:C',
                              None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None,
                              None,
                              '471:C',
                              '472:C',
                              None,
                              None,
                              '474:C',
                              None],
                             [None],
                             [None,
                              None,
                              '471:C',
                              '472:C',
                              None,
                              None,
                              '474:C',
                              None],
                             [None],
                             [None],
                             [None, None, '471:C', '472:C', None]],
                  'Clocked': False,
                  'DDeps': [['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['next_quotient'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            ['op_a_ext'],
                            ['op_a_shift_q'],
                            ['op_a_ext'],
                            ['op_a_shift_q'],
                            ['op_a_shift_q'],
                            []],
                  'DLines': ['468:D',
                             '513:D',
                             '468:D',
                             '518:D',
                             '468:D',
                             '523:D',
                             '468:D',
                             '468:D',
                             '468:D',
                             '468:D',
                             '468:D',
                             '468:D',
                             '468:D',
                             '468:D',
                             '468:D',
                             '468:D',
                             '468:D',
                             '482:D',
                             '468:D',
                             '476:D',
                             '468:D',
                             '468:D',
                             '499:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18020b10>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18002210>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18002ad0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17ffef50>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17ffe2d0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025850>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18010750>]},
 'op_a_shift_q': {'CDeps': [[[], [], ['rst_ni']], [[], [], ['rst_ni']]],
                  'CLines': [[None, None, '447:C'], [None, None, '447:C']],
                  'Clocked': True,
                  'DDeps': [['op_a_shift_d'], []],
                  'DLines': ['459:D', '451:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd1800cdd0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd1800c390>]},
 'op_b_ext': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['sign_b', 'op_b_i']],
              'DLines': ['441:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd17ffd150>]},
 'op_b_shift_d': {'CDeps': [[[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             [],
                             [],
                             ['operator_i'],
                             []],
                            [[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             [],
                             [],
                             ['operator_i'],
                             []],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             []],
                            [[]],
                            [[]],
                            [[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             [],
                             [],
                             ['operator_i'],
                             []],
                            [[]],
                            [[],
                             [],
                             ['mult_en_i', 'div_en_i'],
                             ['md_state_q'],
                             [],
                             [],
                             ['operator_i'],
                             []],
                            [[]],
                            [[]]],
                  'CLines': [[None],
                             [None,
                              None,
                              '471:C',
                              '472:C',
                              None,
                              None,
                              '510:C',
                              None],
                             [None],
                             [None,
                              None,
                              '471:C',
                              '472:C',
                              None,
                              None,
                              '510:C',
                              None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None],
                             [None, None, '471:C', '472:C', None],
                             [None],
                             [None],
                             [None],
                             [None,
                              None,
                              '471:C',
                              '472:C',
                              None,
                              None,
                              '474:C',
                              None],
                             [None],
                             [None,
                              None,
                              '471:C',
                              '472:C',
                              None,
                              None,
                              '474:C',
                              None],
                             [None],
                             [None]],
                  'Clocked': False,
                  'DDeps': [['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['sign_b', 'alu_adder_i', 'op_b_i'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q'],
                            ['op_b_ext'],
                            ['op_b_shift_q'],
                            ['op_b_ext'],
                            ['op_b_shift_q'],
                            ['op_b_shift_q']],
                  'DLines': ['467:D',
                             '514:D',
                             '467:D',
                             '519:D',
                             '467:D',
                             '467:D',
                             '467:D',
                             '467:D',
                             '467:D',
                             '467:D',
                             '467:D',
                             '467:D',
                             '467:D',
                             '505:D',
                             '467:D',
                             '467:D',
                             '467:D',
                             '484:D',
                             '467:D',
                             '478:D',
                             '467:D',
                             '467:D'],
                  'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18020d50>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18002450>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18020150>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18013890>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd17ffebd0>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>,
                                  <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025690>]},
 'op_b_shift_q': {'CDeps': [[[], [], ['rst_ni']], [[], [], ['rst_ni']]],
                  'CLines': [[None, None, '447:C'], [None, None, '447:C']],
                  'Clocked': True,
                  'DDeps': [['op_b_shift_d'], []],
                  'DLines': ['458:D', '450:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd1800cc10>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd1800c210>]},
 'op_numerator_d': {'CDeps': [[[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[]],
                              [[],
                               [],
                               ['mult_en_i', 'div_en_i'],
                               ['md_state_q'],
                               []]],
                    'CLines': [[None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None],
                               [None, None, '471:C', '472:C', None]],
                    'Clocked': False,
                    'DDeps': [['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['op_numerator_q'],
                              ['sign_a', 'alu_adder_i', 'op_a_i']],
                    'DLines': ['469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '469:D',
                               '500:D'],
                    'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18025a10>,
                                    <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fcd18010a10>]},
 'op_numerator_q': {'CDeps': [[[], [], ['rst_ni']], [[], [], ['rst_ni']]],
                    'CLines': [[None, None, '447:C'], [None, None, '447:C']],
                    'Clocked': True,
                    'DDeps': [['op_numerator_d'], []],
                    'DLines': ['460:D', '452:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd1800cf90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcd1800c510>]},
 'op_remainder': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['accum_window_q']],
                  'DLines': ['442:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd17ffd390>]},
 'rem_change_sign': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['sign_a']],
                     'DLines': ['445:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd17ffd990>]},
 'res_adder_h': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['alu_adder_ext_i']],
                 'DLines': ['400:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd182ade50>]},
 'res_adder_l': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['alu_adder_ext_i']],
                 'DLines': ['399:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd182adc10>]},
 'sign_a': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['op_a_i', 'signed_mode_i']],
            'DLines': ['438:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd18021a50>]},
 'sign_b': {'CDeps': [],
            'CLines': [],
            'Clocked': False,
            'DDeps': [['op_b_i', 'signed_mode_i']],
            'DLines': ['439:D'],
            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd18021d50>]},
 'valid_o': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['md_state_q',
                        'MD_FINISH',
                        'md_state_q',
                        'MD_LAST',
                        'operator_i',
                        'MD_OP_MULL',
                        'operator_i',
                        'MD_OP_MULH']],
             'DLines': ['558:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fcd17afed90>]}}
