# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do aht10_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:58 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 09:27:59 on Aug 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:59 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 09:27:59 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:59 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 09:27:59 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:59 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 09:27:59 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:59 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 09:27:59 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:59 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 09:27:59 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:59 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 09:27:59 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:27:59 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:27:59 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 09:27:59 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Missing connection for port 'din_vld'.
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(30): [PCDPC] - Port size (20) does not match connection size (32) for port 'tx_bps'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/u_uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(40): [PCDPC] - Port size (5) does not match connection size (1) for port 'usedw'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/tx_fifo_inst File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(64)
#    Time: 2954690 ns  Iteration: 2  Instance: /tb
# Break in Module tb at G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v line 64
add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_intf/*
add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_master/*
do aht10_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:43 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 09:28:43 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:43 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 09:28:43 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:43 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 09:28:43 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:43 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 09:28:43 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:43 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 09:28:43 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:43 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 09:28:43 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:43 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 09:28:43 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:28:44 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:28:44 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 09:28:45 on Aug 02,2022, Elapsed time: 0:00:46
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 09:28:45 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Missing connection for port 'din_vld'.
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(30): [PCDPC] - Port size (20) does not match connection size (32) for port 'tx_bps'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/u_uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(40): [PCDPC] - Port size (5) does not match connection size (1) for port 'usedw'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/tx_fifo_inst File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v
# 
# add wave *
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_intf/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_master/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(64)
#    Time: 2954690 ns  Iteration: 2  Instance: /tb
# Break in Module tb at G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v line 64
do aht10_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:48 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 09:33:48 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:48 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 09:33:48 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:48 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 09:33:49 on Aug 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:49 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 09:33:49 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:49 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 09:33:49 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:49 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 09:33:49 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:49 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 09:33:49 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:33:49 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:33:49 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 09:33:53 on Aug 02,2022, Elapsed time: 0:05:08
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 09:33:53 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Missing connection for port 'din_vld'.
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(30): [PCDPC] - Port size (20) does not match connection size (32) for port 'tx_bps'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/u_uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(40): [PCDPC] - Port size (5) does not match connection size (1) for port 'usedw'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/tx_fifo_inst File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v
# 
# add wave *
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_intf/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_master/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(64)
#    Time: 2954690 ns  Iteration: 2  Instance: /tb
# Break in Module tb at G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v line 64
add wave -position insertpoint sim:/tb/u_aht10_top/u_data_drive/*
do aht10_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:41 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 09:36:41 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:41 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 09:36:41 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:42 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 09:36:42 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:42 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 09:36:42 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:42 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 09:36:42 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:42 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 09:36:42 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:42 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 09:36:42 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:36:42 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 09:36:42 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 09:36:43 on Aug 02,2022, Elapsed time: 0:02:50
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 09:36:44 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Missing connection for port 'din_vld'.
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(30): [PCDPC] - Port size (20) does not match connection size (32) for port 'tx_bps'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/u_uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(40): [PCDPC] - Port size (5) does not match connection size (1) for port 'usedw'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/tx_fifo_inst File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v
# 
# add wave *
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_intf/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_master/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_data_drive/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(64)
#    Time: 2954690 ns  Iteration: 2  Instance: /tb
# Break in Module tb at G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v line 64
do aht10_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:36 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 11:15:36 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:36 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 11:15:36 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:36 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 11:15:36 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:36 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 11:15:36 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:36 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 11:15:36 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:36 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 11:15:36 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:36 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 11:15:36 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:15:36 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:15:36 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 11:15:39 on Aug 02,2022, Elapsed time: 1:38:55
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 11:15:39 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Missing connection for port 'din_vld'.
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(31): [PCDPC] - Port size (20) does not match connection size (32) for port 'tx_bps'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/u_uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(42): [PCDPC] - Port size (5) does not match connection size (1) for port 'usedw'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/tx_fifo_inst File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v
# 
# add wave *
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_intf/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_master/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_data_drive/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(64)
#    Time: 5067210 ns  Iteration: 2  Instance: /tb
# Break in Module tb at G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v line 64
do aht10_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:07 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 13:36:07 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:07 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 13:36:08 on Aug 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 13:36:08 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 13:36:08 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 13:36:08 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 13:36:08 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 13:36:08 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:36:08 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 13:39:34 on Aug 02,2022, Elapsed time: 2:23:55
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 13:39:34 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(41): [TFMPC] - Missing connection for port 'din_vld'.
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(31): [PCDPC] - Port size (20) does not match connection size (32) for port 'tx_bps'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/u_uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(42): [PCDPC] - Port size (5) does not match connection size (1) for port 'usedw'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/tx_fifo_inst File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v
# 
# add wave *
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_intf/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_master/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_data_drive/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(65)
#    Time: 5068210 ns  Iteration: 0  Instance: /tb
# Break in Module tb at G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v line 65
# Can't move the Now cursor.
do aht10_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:34 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 14:19:34 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:35 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 14:19:35 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:35 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 14:19:35 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:35 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 14:19:35 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:35 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:19:35 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:35 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 14:19:35 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:35 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 14:19:35 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:35 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:19:35 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 14:19:37 on Aug 02,2022, Elapsed time: 0:40:03
# Errors: 1, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:19:37 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Error: (vsim-3389) G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(10): Port 'uart_rxd' not found in the connected module (6th connection).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v
# ** Fatal: (vsim-3365) G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(10): Too many port connections. Expected 5, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./aht10_top_run_msim_rtl_verilog.do PAUSED at line 18
add wave -position insertpoint sim:/tb/u_aht10_top/u_data_drive/*
# Unrecognized dataset prefix: sim
do aht10_top_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:22 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 14:20:22 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:22 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 14:20:22 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:22 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 14:20:22 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:22 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 14:20:22 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:22 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:20:22 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:22 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 14:20:22 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:22 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 14:20:22 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:23 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:20:23 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:19:37 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(40): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(40): [TFMPC] - Missing connection for port 'din_vld'.
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(31): [PCDPC] - Port size (20) does not match connection size (32) for port 'tx_bps'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/u_uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(42): [PCDPC] - Port size (5) does not match connection size (1) for port 'usedw'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/tx_fifo_inst File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v
# 
# add wave *
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_intf/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_master/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_data_drive/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(63)
#    Time: 5067210 ns  Iteration: 2  Instance: /tb
# Break in Module tb at G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v line 63
do aht10_top_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:08 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 14:25:08 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:08 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 14:25:09 on Aug 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:09 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 14:25:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:09 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 14:25:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:09 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:25:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:09 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 14:25:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:09 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 14:25:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:25:09 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:25:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 14:25:13 on Aug 02,2022, Elapsed time: 0:05:36
# Errors: 2, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:25:13 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(40): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(40): [TFMPC] - Missing connection for port 'din_vld'.
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(31): [PCDPC] - Port size (20) does not match connection size (32) for port 'tx_bps'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/u_uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(42): [PCDPC] - Port size (5) does not match connection size (1) for port 'usedw'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/tx_fifo_inst File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v
# 
# add wave *
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_intf/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_master/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_data_drive/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(63)
#    Time: 5067570 ns  Iteration: 2  Instance: /tb
# Break in Module tb at G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v line 63
do aht10_top_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:58 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 14:27:58 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:58 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 14:27:58 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:58 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 14:27:58 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:58 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 14:27:58 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:58 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:27:58 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:58 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 14:27:58 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:58 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 14:27:58 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:27:59 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:27:59 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 14:28:02 on Aug 02,2022, Elapsed time: 0:02:49
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:28:02 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(40): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(40): [TFMPC] - Missing connection for port 'din_vld'.
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(31): [PCDPC] - Port size (20) does not match connection size (32) for port 'tx_bps'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/u_uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(42): [PCDPC] - Port size (5) does not match connection size (1) for port 'usedw'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/tx_fifo_inst File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v
# 
# add wave *
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_intf/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_master/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_data_drive/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(63)
#    Time: 3549370 ns  Iteration: 2  Instance: /tb
# Break in Module tb at G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v line 63
do aht10_top_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "G:/FPGAProject/EP4CE6F17C8/AHT10/prj/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:10 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v 
# -- Compiling module data_drive
# 
# Top level modules:
# 	data_drive
# End time: 14:30:10 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:10 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 14:30:10 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:10 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/param.v 
# End time: 14:30:11 on Aug 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:11 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v 
# -- Compiling module aht10_top
# 
# Top level modules:
# 	aht10_top
# End time: 14:30:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip {G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:11 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/ip" G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 14:30:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:11 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v 
# -- Compiling module i2c_master
# 
# Top level modules:
# 	i2c_master
# End time: 14:30:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src {G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:11 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/src" G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_intf.v 
# -- Compiling module i2c_intf
# 
# Top level modules:
# 	i2c_intf
# End time: 14:30:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim {G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:11 on Aug 02,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim" G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:30:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 14:30:13 on Aug 02,2022, Elapsed time: 0:02:11
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:30:13 on Aug 02,2022
# Loading work.tb
# Loading work.aht10_top
# Loading work.i2c_intf
# Loading work.i2c_master
# Loading work.data_drive
# Loading work.uart_tx
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(40): [TFMPC] - Too few port connections. Expected 11, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_i2c_master File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/i2c_master.v
# ** Warning: (vsim-3722) G:/FPGAProject/EP4CE6F17C8/AHT10/src/aht10_top.v(40): [TFMPC] - Missing connection for port 'din_vld'.
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(31): [PCDPC] - Port size (20) does not match connection size (32) for port 'tx_bps'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/u_uart_tx File: G:/FPGAProject/EP4CE6F17C8/AHT10/src/uart_tx.v
# ** Warning: (vsim-3015) G:/FPGAProject/EP4CE6F17C8/AHT10/src/data_drive.v(42): [PCDPC] - Port size (5) does not match connection size (1) for port 'usedw'. The port definition is at: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb/u_aht10_top/u_data_drive/tx_fifo_inst File: G:/FPGAProject/EP4CE6F17C8/AHT10/ip/fifo.v
# 
# add wave *
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_intf/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_i2c_master/*
# add wave -position insertpoint sim:/tb/u_aht10_top/u_data_drive/*
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v(63)
#    Time: 3639250 ns  Iteration: 2  Instance: /tb
# Break in Module tb at G:/FPGAProject/EP4CE6F17C8/AHT10/prj/../sim/tb.v line 63
# End time: 09:52:32 on Aug 03,2022, Elapsed time: 19:22:19
# Errors: 0, Warnings: 4
