%TF.GenerationSoftware,KiCad,Pcbnew,(5.99.0-10952-g410dbe17de)*%
%TF.CreationDate,2021-06-16T22:03:04+02:00*%
%TF.ProjectId,reDIP-64,72654449-502d-4363-942e-6b696361645f,0.2*%
%TF.SameCoordinates,PX594fc50PY8e9a590*%
%TF.FileFunction,Copper,L6,Bot*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (5.99.0-10952-g410dbe17de)) date 2021-06-16 22:03:04*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
%AMRotRect*
0 Rectangle, with rotation*
0 The origin of the aperture is its center*
0 $1 length*
0 $2 width*
0 $3 Rotation angle, in degrees counterclockwise*
0 Add horizontal line*
21,1,$1,$2,0,0,$3*%
%AMFreePoly0*
4,1,6,0.125000,-0.075000,-0.025000,-0.225000,-0.125000,-0.225000,-0.125000,0.125000,0.125000,0.125000,0.125000,-0.075000,0.125000,-0.075000,$1*%
%AMFreePoly1*
4,1,6,0.125000,0.075000,0.125000,-0.125000,-0.125000,-0.125000,-0.125000,0.225000,-0.025000,0.225000,0.125000,0.075000,0.125000,0.075000,$1*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.000000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.000000X1.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12O,1.300000X2.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,1.200000X2.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,1.600000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.050000X-0.050000X-0.650000X0.050000X-0.650000X0.050000X0.650000X-0.050000X0.650000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16C,0.350000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17RoundRect,0.100000X-0.100000X0.130000X-0.100000X-0.130000X0.100000X-0.130000X0.100000X0.130000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18RoundRect,0.100000X0.100000X-0.130000X0.100000X0.130000X-0.100000X0.130000X-0.100000X-0.130000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19FreePoly0,90.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20FreePoly1,270.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD21RotRect,0.480000X0.480000X315.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD22FreePoly0,270.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD23FreePoly1,90.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD24RoundRect,0.024000X0.426000X-0.096000X0.426000X0.096000X-0.426000X0.096000X-0.426000X-0.096000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD25RoundRect,0.024000X0.096000X0.426000X-0.096000X0.426000X-0.096000X-0.426000X0.096000X-0.426000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD26R,1.100000X1.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD27RoundRect,0.050000X-0.050000X0.375000X-0.050000X-0.375000X0.050000X-0.375000X0.050000X0.375000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD28RoundRect,0.050000X-0.375000X0.050000X-0.375000X-0.050000X0.375000X-0.050000X0.375000X0.050000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD29R,1.650000X1.650000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD30RoundRect,0.050000X-0.050000X-0.190000X0.050000X-0.190000X0.050000X0.190000X-0.050000X0.190000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD31RoundRect,0.050000X0.190000X-0.050000X0.190000X0.050000X-0.190000X0.050000X-0.190000X-0.050000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD32R,1.750000X0.950000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD33RoundRect,0.025000X-0.100000X0.200000X-0.100000X-0.200000X0.100000X-0.200000X0.100000X0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD34RoundRect,0.050000X-0.450000X0.200000X-0.450000X-0.200000X0.450000X-0.200000X0.450000X0.200000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD35RoundRect,0.100000X-0.130000X-0.100000X0.130000X-0.100000X0.130000X0.100000X-0.130000X0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD36RoundRect,0.100000X0.130000X0.100000X-0.130000X0.100000X-0.130000X-0.100000X0.130000X-0.100000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD37RoundRect,0.050000X0.050000X0.650000X-0.050000X0.650000X-0.050000X-0.650000X0.050000X-0.650000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD38FreePoly0,180.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD39RotRect,0.480000X0.480000X45.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD40FreePoly1,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD41FreePoly0,0.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD42FreePoly1,180.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD43RotRect,0.480000X0.480000X225.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD44RoundRect,0.050000X0.075000X-0.150000X0.075000X0.150000X-0.075000X0.150000X-0.075000X-0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD45RoundRect,0.050000X0.300000X-0.150000X0.300000X0.150000X-0.300000X0.150000X-0.300000X-0.150000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD46RoundRect,0.030000X0.120000X-0.220000X0.120000X0.220000X-0.120000X0.220000X-0.120000X-0.220000X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD47C,0.500000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD48RoundRect,0.056250X-0.275250X0.056250X-0.275250X-0.056250X0.275250X-0.056250X0.275250X0.056250X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD49RoundRect,0.056250X-0.225250X0.056250X-0.225250X-0.056250X0.225250X-0.056250X0.225250X0.056250X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD50RoundRect,0.056250X-0.056250X-0.225250X0.056250X-0.225250X0.056250X0.225250X-0.056250X0.225250X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD51C,0.400000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD52C,0.250000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD53C,0.250000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD54C,0.200000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD55C,0.100000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD56C,0.150000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J7,1,Pin_1*%
%TO.N,/Config_Memory/TMS*%
X9210000Y3470000D03*
D11*
%TO.P,J7,2,Pin_2*%
%TO.N,/Config_Memory/TCK*%
X10480000Y3470000D03*
%TO.P,J7,3,Pin_3*%
%TO.N,/Config_Memory/TDI*%
X9210000Y2200000D03*
%TO.P,J7,4,Pin_4*%
%TO.N,GND*%
X10480000Y2200000D03*
%TO.P,J7,5,Pin_5*%
%TO.N,/Config_Memory/TDO*%
X9210000Y930000D03*
%TO.P,J7,6,Pin_6*%
%TO.N,+3V3*%
X10480000Y930000D03*
%TD*%
D12*
%TO.P,J1,S1,SHIELD*%
%TO.N,GND*%
X18290000Y49000000D03*
D13*
X9650000Y43950000D03*
X18290000Y43950000D03*
D12*
X9650000Y49000000D03*
%TD*%
D14*
%TO.P,J2,1,Pin_1*%
%TO.N,/FPGA_IO/\u00D81_IN*%
X6350000Y49530000D03*
%TO.P,J2,2,Pin_2*%
%TO.N,/FPGA_IO/RDY*%
X6350000Y46990000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/FPGA_IO/~IRQ~*%
X6350000Y44450000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/FPGA_IO/~NMI~*%
X6350000Y41910000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,/FPGA_IO/AEC*%
X6350000Y39370000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,VCC*%
X6350000Y36830000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,/FPGA_IO/A0*%
X6350000Y34290000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,/FPGA_IO/A1*%
X6350000Y31750000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,/FPGA_IO/A2*%
X6350000Y29210000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,/FPGA_IO/A3*%
X6350000Y26670000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,/FPGA_IO/A4*%
X6350000Y24130000D03*
%TO.P,J2,12,Pin_12*%
%TO.N,/FPGA_IO/A5*%
X6350000Y21590000D03*
%TO.P,J2,13,Pin_13*%
%TO.N,/FPGA_IO/A6*%
X6350000Y19050000D03*
%TO.P,J2,14,Pin_14*%
%TO.N,/FPGA_IO/A7*%
X6350000Y16510000D03*
%TO.P,J2,15,Pin_15*%
%TO.N,/FPGA_IO/A8*%
X6350000Y13970000D03*
%TO.P,J2,16,Pin_16*%
%TO.N,/FPGA_IO/A9*%
X6350000Y11430000D03*
%TO.P,J2,17,Pin_17*%
%TO.N,/FPGA_IO/A10*%
X6350000Y8890000D03*
%TO.P,J2,18,Pin_18*%
%TO.N,/FPGA_IO/A11*%
X6350000Y6350000D03*
%TO.P,J2,19,Pin_19*%
%TO.N,/FPGA_IO/A12*%
X6350000Y3810000D03*
%TO.P,J2,20,Pin_20*%
%TO.N,/FPGA_IO/A13*%
X6350000Y1270000D03*
%TD*%
%TO.P,J6,1,Pin_1*%
%TO.N,/FPGA_IO/~RES~*%
X21590000Y49530000D03*
%TO.P,J6,2,Pin_2*%
%TO.N,/FPGA_IO/\u00D82_OUT*%
X21590000Y46990000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/FPGA_IO/R_W*%
X21590000Y44450000D03*
%TO.P,J6,4,Pin_4*%
%TO.N,/FPGA_IO/D0*%
X21590000Y41910000D03*
%TO.P,J6,5,Pin_5*%
%TO.N,/FPGA_IO/D1*%
X21590000Y39370000D03*
%TO.P,J6,6,Pin_6*%
%TO.N,/FPGA_IO/D2*%
X21590000Y36830000D03*
%TO.P,J6,7,Pin_7*%
%TO.N,/FPGA_IO/D3*%
X21590000Y34290000D03*
%TO.P,J6,8,Pin_8*%
%TO.N,/FPGA_IO/D4*%
X21590000Y31750000D03*
%TO.P,J6,9,Pin_9*%
%TO.N,/FPGA_IO/D5*%
X21590000Y29210000D03*
%TO.P,J6,10,Pin_10*%
%TO.N,/FPGA_IO/D6*%
X21590000Y26670000D03*
%TO.P,J6,11,Pin_11*%
%TO.N,/FPGA_IO/D7*%
X21590000Y24130000D03*
%TO.P,J6,12,Pin_12*%
%TO.N,/FPGA_IO/P0*%
X21590000Y21590000D03*
%TO.P,J6,13,Pin_13*%
%TO.N,/FPGA_IO/P1*%
X21590000Y19050000D03*
%TO.P,J6,14,Pin_14*%
%TO.N,/FPGA_IO/P2*%
X21590000Y16510000D03*
%TO.P,J6,15,Pin_15*%
%TO.N,/FPGA_IO/P3*%
X21590000Y13970000D03*
%TO.P,J6,16,Pin_16*%
%TO.N,/FPGA_IO/P4*%
X21590000Y11430000D03*
%TO.P,J6,17,Pin_17*%
%TO.N,/FPGA_IO/P5*%
X21590000Y8890000D03*
%TO.P,J6,18,Pin_18*%
%TO.N,/FPGA_IO/A15*%
X21590000Y6350000D03*
%TO.P,J6,19,Pin_19*%
%TO.N,/FPGA_IO/A14*%
X21590000Y3810000D03*
%TO.P,J6,20,Pin_20*%
%TO.N,GND*%
X21590000Y1270000D03*
%TD*%
%TO.P,J4,1,Pin_1*%
%TO.N,+5V*%
X24130000Y49530000D03*
%TO.P,J4,2,Pin_2*%
%TO.N,+3V3*%
X24130000Y46990000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/Audio/EXT_IN_2*%
X24130000Y44450000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/Audio/AUDIO_OUT_2*%
X24130000Y41910000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/Audio/AUDIO_OUT*%
X24130000Y39370000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/Audio/EXT_IN*%
X24130000Y36830000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,/FPGA_IO/POT_X*%
X24130000Y34290000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,/FPGA_IO/POT_Y*%
X24130000Y31750000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,/FPGA_IO/BA*%
X24130000Y29210000D03*
%TO.P,J4,10,Pin_10*%
%TO.N,/FPGA_IO/COLOR*%
X24130000Y26670000D03*
%TO.P,J4,11,Pin_11*%
%TO.N,/FPGA_IO/SYNC_LUM*%
X24130000Y24130000D03*
%TO.P,J4,12,Pin_12*%
%TO.N,/FPGA_IO/DOT_CLOCK*%
X24130000Y21590000D03*
%TO.P,J4,13,Pin_13*%
%TO.N,/FPGA_IO/~DMA~*%
X24130000Y19050000D03*
%TO.P,J4,14,Pin_14*%
%TO.N,/FPGA_IO/~IO1~*%
X24130000Y16510000D03*
%TO.P,J4,15,Pin_15*%
%TO.N,/FPGA_IO/~IO2~*%
X24130000Y13970000D03*
%TO.P,J4,16,Pin_16*%
%TO.N,/FPGA_IO/~ROML~*%
X24130000Y11430000D03*
%TO.P,J4,17,Pin_17*%
%TO.N,/FPGA_IO/~ROMH~*%
X24130000Y8890000D03*
%TO.P,J4,18,Pin_18*%
%TO.N,/FPGA_IO/~GAME~*%
X24130000Y6350000D03*
%TO.P,J4,19,Pin_19*%
%TO.N,/FPGA_IO/~EXROM~*%
X24130000Y3810000D03*
%TO.P,J4,20,Pin_20*%
%TO.N,/FPGA_IO/~MENU~*%
X24130000Y1270000D03*
%TD*%
D15*
%TO.P,U15,1,NC*%
%TO.N,N/C*%
X8570000Y32900000D03*
%TO.P,U15,2,1A1*%
%TO.N,/FPGA_IO/CIA2_SP*%
X8970000Y32900000D03*
%TO.P,U15,3,1A2*%
%TO.N,/FPGA_IO/CIA2_CNT*%
X9370000Y32900000D03*
%TO.P,U15,4,1A3*%
%TO.N,/FPGA_IO/\u00D81_IN*%
X9770000Y32900000D03*
%TO.P,U15,5,1A4*%
%TO.N,/FPGA_IO/AEC*%
X10170000Y32900000D03*
%TO.P,U15,6,1A5*%
%TO.N,/FPGA_IO/~NMI~*%
X10570000Y32900000D03*
%TO.P,U15,7,1A6*%
%TO.N,/FPGA_IO/~IRQ~*%
X10970000Y32900000D03*
%TO.P,U15,8,GND*%
%TO.N,GND*%
X11370000Y32900000D03*
%TO.P,U15,9,1A7*%
%TO.N,/FPGA_IO/RDY*%
X11770000Y32900000D03*
%TO.P,U15,10,1A8*%
%TO.N,/FPGA_IO/CIA2_PA3*%
X12170000Y32900000D03*
%TO.P,U15,11,1A9*%
%TO.N,/FPGA_IO/CIA2_PA2*%
X12570000Y32900000D03*
%TO.P,U15,12,1A10*%
%TO.N,/FPGA_IO/CIA2_PA4*%
X12970000Y32900000D03*
%TO.P,U15,13,1A11*%
%TO.N,/FPGA_IO/CIA2_PA1*%
X13370000Y32900000D03*
%TO.P,U15,14,1A12*%
%TO.N,/FPGA_IO/CIA2_PA0*%
X13770000Y32900000D03*
%TO.P,U15,15,2A1*%
%TO.N,/FPGA_IO/CIA2_PA5*%
X14170000Y32900000D03*
%TO.P,U15,16,2A2*%
%TO.N,/FPGA_IO/A2*%
X14570000Y32900000D03*
%TO.P,U15,17,VCC*%
%TO.N,+5V*%
X14970000Y32900000D03*
%TO.P,U15,18,2A3*%
%TO.N,/FPGA_IO/CIA2_PA6*%
X15370000Y32900000D03*
%TO.P,U15,19,GND*%
%TO.N,GND*%
X15770000Y32900000D03*
%TO.P,U15,20,2A4*%
%TO.N,/FPGA_IO/CIA2_PA7*%
X16170000Y32900000D03*
%TO.P,U15,21,2A5*%
%TO.N,/FPGA_IO/D7*%
X16570000Y32900000D03*
%TO.P,U15,22,2A6*%
%TO.N,/FPGA_IO/D6*%
X16970000Y32900000D03*
%TO.P,U15,23,2A7*%
%TO.N,/FPGA_IO/D5*%
X17370000Y32900000D03*
%TO.P,U15,24,2A8*%
%TO.N,/FPGA_IO/D4*%
X17770000Y32900000D03*
%TO.P,U15,25,2A9*%
%TO.N,/FPGA_IO/D0*%
X18170000Y32900000D03*
%TO.P,U15,26,2A10*%
%TO.N,/FPGA_IO/D1*%
X18570000Y32900000D03*
%TO.P,U15,27,2A11*%
%TO.N,/FPGA_IO/D2*%
X18970000Y32900000D03*
%TO.P,U15,28,2A12*%
%TO.N,/FPGA_IO/D3*%
X19370000Y32900000D03*
%TO.P,U15,29,2B12*%
%TO.N,/FPGA_IO/I_D3*%
X19370000Y27000000D03*
%TO.P,U15,30,2B11*%
%TO.N,/FPGA_IO/I_D2*%
X18970000Y27000000D03*
%TO.P,U15,31,2B10*%
%TO.N,/FPGA_IO/I_D1*%
X18570000Y27000000D03*
%TO.P,U15,32,2B9*%
%TO.N,/FPGA_IO/I_D0*%
X18170000Y27000000D03*
%TO.P,U15,33,2B8*%
%TO.N,/FPGA_IO/I_D4*%
X17770000Y27000000D03*
%TO.P,U15,34,2B7*%
%TO.N,/FPGA_IO/I_D5*%
X17370000Y27000000D03*
%TO.P,U15,35,2B6*%
%TO.N,/FPGA_IO/I_D6*%
X16970000Y27000000D03*
%TO.P,U15,36,2B5*%
%TO.N,/FPGA_IO/I_D7*%
X16570000Y27000000D03*
%TO.P,U15,37,2B4*%
%TO.N,/FPGA_IO/I2_PA7*%
X16170000Y27000000D03*
%TO.P,U15,38,GND*%
%TO.N,GND*%
X15770000Y27000000D03*
%TO.P,U15,39,2B3*%
%TO.N,/FPGA_IO/I2_PA6*%
X15370000Y27000000D03*
%TO.P,U15,40,2B2*%
%TO.N,/FPGA_IO/I_A2*%
X14970000Y27000000D03*
%TO.P,U15,41,2B1*%
%TO.N,/FPGA_IO/I2_PA5*%
X14570000Y27000000D03*
%TO.P,U15,42,1B12*%
%TO.N,/FPGA_IO/I2_PA0*%
X14170000Y27000000D03*
%TO.P,U15,43,1B11*%
%TO.N,/FPGA_IO/I2_PA1*%
X13770000Y27000000D03*
%TO.P,U15,44,1B10*%
%TO.N,/FPGA_IO/I2_PA4*%
X13370000Y27000000D03*
%TO.P,U15,45,1B9*%
%TO.N,/FPGA_IO/I2_PA2*%
X12970000Y27000000D03*
%TO.P,U15,46,1B8*%
%TO.N,/FPGA_IO/I2_PA3*%
X12570000Y27000000D03*
%TO.P,U15,47,1B7*%
%TO.N,/FPGA_IO/I_RDY*%
X12170000Y27000000D03*
%TO.P,U15,48,1B6*%
%TO.N,/FPGA_IO/I_~IRQ~*%
X11770000Y27000000D03*
%TO.P,U15,49,GND*%
%TO.N,GND*%
X11370000Y27000000D03*
%TO.P,U15,50,1B5*%
%TO.N,/FPGA_IO/I_~NMI~*%
X10970000Y27000000D03*
%TO.P,U15,51,1B4*%
%TO.N,/FPGA_IO/I_AEC*%
X10570000Y27000000D03*
%TO.P,U15,52,1B3*%
%TO.N,/FPGA_IO/I_\u00D81_IN*%
X10170000Y27000000D03*
%TO.P,U15,53,1B2*%
%TO.N,/FPGA_IO/I2_CNT*%
X9770000Y27000000D03*
%TO.P,U15,54,1B1*%
%TO.N,/FPGA_IO/I2_SP*%
X9370000Y27000000D03*
%TO.P,U15,55,2~OE~*%
%TO.N,GND*%
X8970000Y27000000D03*
%TO.P,U15,56,1~OE~*%
X8570000Y27000000D03*
%TD*%
D16*
%TO.P,U17,A2,RFU*%
%TO.N,N/C*%
X13540000Y4520000D03*
%TO.P,U17,A3,~CS~*%
%TO.N,/Config_Memory/RAM_~CS~*%
X13540000Y3520000D03*
%TO.P,U17,A4,~RESET~*%
%TO.N,N/C*%
X13540000Y2520000D03*
%TO.P,U17,A5,RFU*%
X13540000Y1520000D03*
%TO.P,U17,B1,~CK~*%
X14540000Y5520000D03*
%TO.P,U17,B2,CK*%
%TO.N,/Config_Memory/MEM_CLK*%
X14540000Y4520000D03*
%TO.P,U17,B3,VSS*%
%TO.N,GND*%
X14540000Y3520000D03*
%TO.P,U17,B4,VCC*%
%TO.N,+3V3*%
X14540000Y2520000D03*
%TO.P,U17,B5,RFU*%
%TO.N,N/C*%
X14540000Y1520000D03*
%TO.P,U17,C1,VSSQ*%
%TO.N,GND*%
X15540000Y5520000D03*
%TO.P,U17,C2,RFU*%
%TO.N,N/C*%
X15540000Y4520000D03*
%TO.P,U17,C3,RWDS*%
%TO.N,/Config_Memory/RWDS*%
X15540000Y3520000D03*
%TO.P,U17,C4,DQ2*%
%TO.N,/Config_Memory/MEM_IO2*%
X15540000Y2520000D03*
%TO.P,U17,C5,RFU*%
%TO.N,N/C*%
X15540000Y1520000D03*
%TO.P,U17,D1,VCCQ*%
%TO.N,+3V3*%
X16540000Y5520000D03*
%TO.P,U17,D2,DQ1*%
%TO.N,/Config_Memory/MEM_IO1*%
X16540000Y4520000D03*
%TO.P,U17,D3,DQ0*%
%TO.N,/Config_Memory/MEM_IO0*%
X16540000Y3520000D03*
%TO.P,U17,D4,DQ3*%
%TO.N,/Config_Memory/MEM_IO3*%
X16540000Y2520000D03*
%TO.P,U17,D5,DQ4*%
%TO.N,/Config_Memory/MEM_IO4*%
X16540000Y1520000D03*
%TO.P,U17,E1,DQ7*%
%TO.N,/Config_Memory/MEM_IO7*%
X17540000Y5520000D03*
%TO.P,U17,E2,DQ6*%
%TO.N,/Config_Memory/MEM_IO6*%
X17540000Y4520000D03*
%TO.P,U17,E3,DQ5*%
%TO.N,/Config_Memory/MEM_IO5*%
X17540000Y3520000D03*
%TO.P,U17,E4,VCCQ*%
%TO.N,+3V3*%
X17540000Y2520000D03*
%TO.P,U17,E5,VSSQ*%
%TO.N,GND*%
X17540000Y1520000D03*
%TD*%
D17*
%TO.P,R1,1*%
%TO.N,/USB_DisplayPort/D+*%
X11470000Y44370000D03*
%TO.P,R1,2*%
%TO.N,/USB_DisplayPort/USB_LINK*%
X11470000Y43730000D03*
%TD*%
%TO.P,R13,1*%
%TO.N,/Audio/I2C_SDA*%
X11200000Y36320000D03*
%TO.P,R13,2*%
%TO.N,+3V3*%
X11200000Y35680000D03*
%TD*%
%TO.P,C61,1*%
%TO.N,Net-(C61-Pad1)*%
X19440000Y40380000D03*
%TO.P,C61,2*%
%TO.N,GND*%
X19440000Y39740000D03*
%TD*%
%TO.P,R6,1*%
%TO.N,+3V3*%
X8500000Y39360000D03*
%TO.P,R6,2*%
%TO.N,/Power/~FAULT~*%
X8500000Y38720000D03*
%TD*%
D18*
%TO.P,R7,1*%
%TO.N,+3V3*%
X8500000Y37040000D03*
%TO.P,R7,2*%
%TO.N,/FPGA_IO/~ALERT~*%
X8500000Y37680000D03*
%TD*%
%TO.P,C41,1*%
%TO.N,+3V0*%
X17140000Y41180000D03*
%TO.P,C41,2*%
%TO.N,GND*%
X17140000Y41820000D03*
%TD*%
D19*
%TO.P,U12,1,OUT*%
%TO.N,+3V0*%
X17815000Y41175000D03*
D20*
%TO.P,U12,2,GND*%
%TO.N,GND*%
X17815000Y41825000D03*
D21*
X18290000Y41500000D03*
D22*
%TO.P,U12,3,EN*%
%TO.N,+3V3*%
X18765000Y41825000D03*
D23*
%TO.P,U12,4,IN*%
X18765000Y41175000D03*
%TD*%
D17*
%TO.P,C63,1*%
%TO.N,Net-(C63-Pad1)*%
X18040000Y36180000D03*
%TO.P,C63,2*%
%TO.N,/Audio/EXT_IN*%
X18040000Y35540000D03*
%TD*%
D18*
%TO.P,C65,1*%
%TO.N,+3V0*%
X16440000Y41180000D03*
%TO.P,C65,2*%
%TO.N,GND*%
X16440000Y41820000D03*
%TD*%
D24*
%TO.P,U3,1,FRS_EN*%
%TO.N,N/C*%
X12250000Y39550000D03*
%TO.P,U3,2,EN_SNK*%
%TO.N,/Power/EN_SNK*%
X12250000Y39150000D03*
%TO.P,U3,3,VDD*%
%TO.N,+3V3*%
X12250000Y38750000D03*
%TO.P,U3,4,BYPASS*%
%TO.N,Net-(C7-Pad1)*%
X12250000Y38350000D03*
%TO.P,U3,5,SLV_ADDR*%
%TO.N,N/C*%
X12250000Y37950000D03*
D25*
%TO.P,U3,6,ILIM_5V_VBUS*%
%TO.N,/USB_DisplayPort/USB_~FLIP~*%
X11300000Y37400000D03*
%TO.P,U3,7,I2C_SDA*%
%TO.N,/Audio/I2C_SDA*%
X10900000Y37400000D03*
%TO.P,U3,8,I2C_SCL*%
%TO.N,/Audio/I2C_SCL*%
X10500000Y37400000D03*
D24*
%TO.P,U3,9,DBG_ACC*%
%TO.N,/USB_DisplayPort/USB_~CONN~*%
X9550000Y37950000D03*
%TO.P,U3,10,ALERT_N*%
%TO.N,/FPGA_IO/~ALERT~*%
X9550000Y38350000D03*
%TO.P,U3,11,FAULT_N*%
%TO.N,/Power/~FAULT~*%
X9550000Y38750000D03*
%TO.P,U3,12,VCONN_IN*%
%TO.N,+5V*%
X9550000Y39150000D03*
%TO.P,U3,13,CC1*%
%TO.N,/USB_DisplayPort/CC1*%
X9550000Y39550000D03*
D25*
%TO.P,U3,14,CC2*%
%TO.N,/USB_DisplayPort/CC2*%
X10500000Y40100000D03*
%TO.P,U3,15,VBUS*%
%TO.N,VBUS*%
X10900000Y40100000D03*
%TO.P,U3,16,EN_SRC*%
%TO.N,/Power/EN_SRC*%
X11300000Y40100000D03*
D26*
%TO.P,U3,17,GND*%
%TO.N,GND*%
X10900000Y38750000D03*
%TD*%
D18*
%TO.P,C8,1*%
%TO.N,VBUS*%
X10860000Y41180000D03*
%TO.P,C8,2*%
%TO.N,GND*%
X10860000Y41820000D03*
%TD*%
%TO.P,C62,1*%
%TO.N,Net-(C62-Pad1)*%
X19440000Y38340000D03*
%TO.P,C62,2*%
%TO.N,/Audio/EXT_IN_2*%
X19440000Y38980000D03*
%TD*%
D27*
%TO.P,U19,1,HP_R*%
%TO.N,Net-(C66-Pad2)*%
X16170000Y40130000D03*
%TO.P,U19,2,HP_VGND*%
%TO.N,N/C*%
X16570000Y40130000D03*
%TO.P,U19,3,VDDA*%
%TO.N,+3V0*%
X16970000Y40130000D03*
%TO.P,U19,4,HP_L*%
%TO.N,Net-(C67-Pad2)*%
X17370000Y40130000D03*
%TO.P,U19,5,VAG*%
%TO.N,Net-(C61-Pad1)*%
X17770000Y40130000D03*
D28*
%TO.P,U19,6,LINEOUT_R*%
%TO.N,N/C*%
X18420000Y39480000D03*
%TO.P,U19,7,LINEOUT_L*%
X18420000Y39080000D03*
%TO.P,U19,8,LINEIN_R*%
%TO.N,Net-(C62-Pad1)*%
X18420000Y38680000D03*
%TO.P,U19,9,LINEIN_L*%
%TO.N,Net-(C63-Pad1)*%
X18420000Y38280000D03*
%TO.P,U19,10,MIC*%
%TO.N,N/C*%
X18420000Y37880000D03*
D27*
%TO.P,U19,11,MIC_BIAS*%
X17770000Y37230000D03*
%TO.P,U19,12,VDDIO*%
%TO.N,+3V3*%
X17370000Y37230000D03*
%TO.P,U19,13,SYS_MCLK*%
%TO.N,/Audio/I2S_MCLK*%
X16970000Y37230000D03*
%TO.P,U19,14,I2S_LRCLK*%
%TO.N,/Audio/I2S_LRCLK*%
X16570000Y37230000D03*
%TO.P,U19,15,I2S_SCLK*%
%TO.N,/Audio/I2S_SCLK*%
X16170000Y37230000D03*
D28*
%TO.P,U19,16,I2S_DOUT*%
%TO.N,/Audio/I2S_DOUT*%
X15520000Y37880000D03*
%TO.P,U19,17,I2S_DIN*%
%TO.N,/Audio/I2S_DIN*%
X15520000Y38280000D03*
%TO.P,U19,18,CTRL_DATA*%
%TO.N,/Audio/I2C_SDA*%
X15520000Y38680000D03*
%TO.P,U19,19,CTRL_CLK*%
%TO.N,/Audio/I2C_SCL*%
X15520000Y39080000D03*
%TO.P,U19,20,VDDD*%
%TO.N,+1V2*%
X15520000Y39480000D03*
D29*
%TO.P,U19,21,GND*%
%TO.N,GND*%
X16970000Y38680000D03*
%TD*%
D17*
%TO.P,C64,1*%
%TO.N,+3V3*%
X17340000Y36180000D03*
%TO.P,C64,2*%
%TO.N,GND*%
X17340000Y35540000D03*
%TD*%
D30*
%TO.P,U1,1,SSTXCOM-*%
%TO.N,/USB_DisplayPort/TX-*%
X14770000Y41220000D03*
%TO.P,U1,2,SSTXCOM+*%
%TO.N,/USB_DisplayPort/TX+*%
X14370000Y41220000D03*
%TO.P,U1,3,GND*%
%TO.N,GND*%
X13970000Y41220000D03*
%TO.P,U1,4,SSRXCOM-*%
%TO.N,/USB_DisplayPort/RX-*%
X13570000Y41220000D03*
%TO.P,U1,5,SSRXCOM+*%
%TO.N,/USB_DisplayPort/RX+*%
X13170000Y41220000D03*
D31*
%TO.P,U1,6,S*%
%TO.N,/USB_DisplayPort/USB_~FLIP~*%
X12630000Y41560000D03*
%TO.P,U1,7,~OE~*%
%TO.N,GND*%
X12630000Y41960000D03*
%TO.P,U1,8,SSRX2+*%
%TO.N,/USB_DisplayPort/RX2+*%
X12630000Y42360000D03*
%TO.P,U1,9,SSRX2-*%
%TO.N,/USB_DisplayPort/RX2-*%
X12630000Y42760000D03*
D30*
%TO.P,U1,10,SSRX1+*%
%TO.N,/USB_DisplayPort/RX1+*%
X13170000Y43100000D03*
%TO.P,U1,11,SSRX1-*%
%TO.N,/USB_DisplayPort/RX1-*%
X13570000Y43100000D03*
%TO.P,U1,12,GND*%
%TO.N,GND*%
X13970000Y43100000D03*
%TO.P,U1,13,SSTX2+*%
%TO.N,/USB_DisplayPort/TX2+*%
X14370000Y43100000D03*
%TO.P,U1,14,SSTX2-*%
%TO.N,/USB_DisplayPort/TX2-*%
X14770000Y43100000D03*
D31*
%TO.P,U1,15,SSTX1+*%
%TO.N,/USB_DisplayPort/TX1+*%
X15310000Y42760000D03*
%TO.P,U1,16,SSTX1-*%
%TO.N,/USB_DisplayPort/TX1-*%
X15310000Y42360000D03*
%TO.P,U1,17,VDD*%
%TO.N,+3V3*%
X15310000Y41960000D03*
%TO.P,U1,18,GND*%
%TO.N,GND*%
X15310000Y41560000D03*
D32*
%TO.P,U1,19,GND*%
X13970000Y42160000D03*
%TD*%
D33*
%TO.P,D2,1,K*%
%TO.N,/USB_DisplayPort/CC1*%
X12360000Y47295000D03*
%TO.P,D2,2,K*%
%TO.N,/USB_DisplayPort/D-*%
X12860000Y47295000D03*
%TO.P,D2,3,K*%
%TO.N,/USB_DisplayPort/SBU2*%
X13360000Y47295000D03*
%TO.P,D2,4,K*%
%TO.N,/USB_DisplayPort/SBU1*%
X13360000Y45845000D03*
%TO.P,D2,5,K*%
%TO.N,/USB_DisplayPort/D+*%
X12860000Y45845000D03*
%TO.P,D2,6,K*%
%TO.N,/USB_DisplayPort/CC2*%
X12360000Y45845000D03*
D34*
%TO.P,D2,7,GND*%
%TO.N,GND*%
X12860000Y46570000D03*
%TD*%
D14*
%TO.P,J3,1,Pin_1*%
%TO.N,/FPGA_IO/CIA1_CNT*%
X1270000Y49530000D03*
%TO.P,J3,2,Pin_2*%
%TO.N,/FPGA_IO/CIA1_SP*%
X1270000Y46990000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/FPGA_IO/CIA1_PA0*%
X1270000Y44450000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,/FPGA_IO/CIA1_PA1*%
X1270000Y41910000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,/FPGA_IO/CIA1_PA2*%
X1270000Y39370000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,/FPGA_IO/CIA1_PA3*%
X1270000Y36830000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,/FPGA_IO/CIA1_PA4*%
X1270000Y34290000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,/FPGA_IO/CIA1_PA5*%
X1270000Y31750000D03*
%TO.P,J3,9,Pin_9*%
%TO.N,/FPGA_IO/CIA1_PA6*%
X1270000Y29210000D03*
%TO.P,J3,10,Pin_10*%
%TO.N,/FPGA_IO/CIA1_PA7*%
X1270000Y26670000D03*
%TO.P,J3,11,Pin_11*%
%TO.N,/FPGA_IO/CIA1_PB0*%
X1270000Y24130000D03*
%TO.P,J3,12,Pin_12*%
%TO.N,/FPGA_IO/CIA1_PB1*%
X1270000Y21590000D03*
%TO.P,J3,13,Pin_13*%
%TO.N,/FPGA_IO/CIA1_PB2*%
X1270000Y19050000D03*
%TO.P,J3,14,Pin_14*%
%TO.N,/FPGA_IO/CIA1_PB3*%
X1270000Y16510000D03*
%TO.P,J3,15,Pin_15*%
%TO.N,/FPGA_IO/CIA1_PB4*%
X1270000Y13970000D03*
%TO.P,J3,16,Pin_16*%
%TO.N,/FPGA_IO/CIA1_PB5*%
X1270000Y11430000D03*
%TO.P,J3,17,Pin_17*%
%TO.N,/FPGA_IO/CIA1_PB6*%
X1270000Y8890000D03*
%TO.P,J3,18,Pin_18*%
%TO.N,/FPGA_IO/CIA1_PB7*%
X1270000Y6350000D03*
%TO.P,J3,19,Pin_19*%
%TO.N,/FPGA_IO/CIA1_~PC~_TOD*%
X1270000Y3810000D03*
%TO.P,J3,20,Pin_20*%
%TO.N,/FPGA_IO/CIA1_~FLAG~*%
X1270000Y1270000D03*
%TD*%
%TO.P,J5,1,Pin_1*%
%TO.N,/FPGA_IO/CIA2_CNT*%
X3810000Y49530000D03*
%TO.P,J5,2,Pin_2*%
%TO.N,/FPGA_IO/CIA2_SP*%
X3810000Y46990000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/FPGA_IO/CIA2_PA0*%
X3810000Y44450000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/FPGA_IO/CIA2_PA1*%
X3810000Y41910000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/FPGA_IO/CIA2_PA2*%
X3810000Y39370000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,/FPGA_IO/CIA2_PA3*%
X3810000Y36830000D03*
%TO.P,J5,7,Pin_7*%
%TO.N,/FPGA_IO/CIA2_PA4*%
X3810000Y34290000D03*
%TO.P,J5,8,Pin_8*%
%TO.N,/FPGA_IO/CIA2_PA5*%
X3810000Y31750000D03*
%TO.P,J5,9,Pin_9*%
%TO.N,/FPGA_IO/CIA2_PA6*%
X3810000Y29210000D03*
%TO.P,J5,10,Pin_10*%
%TO.N,/FPGA_IO/CIA2_PA7*%
X3810000Y26670000D03*
%TO.P,J5,11,Pin_11*%
%TO.N,/FPGA_IO/CIA2_PB0*%
X3810000Y24130000D03*
%TO.P,J5,12,Pin_12*%
%TO.N,/FPGA_IO/CIA2_PB1*%
X3810000Y21590000D03*
%TO.P,J5,13,Pin_13*%
%TO.N,/FPGA_IO/CIA2_PB2*%
X3810000Y19050000D03*
%TO.P,J5,14,Pin_14*%
%TO.N,/FPGA_IO/CIA2_PB3*%
X3810000Y16510000D03*
%TO.P,J5,15,Pin_15*%
%TO.N,/FPGA_IO/CIA2_PB4*%
X3810000Y13970000D03*
%TO.P,J5,16,Pin_16*%
%TO.N,/FPGA_IO/CIA2_PB5*%
X3810000Y11430000D03*
%TO.P,J5,17,Pin_17*%
%TO.N,/FPGA_IO/CIA2_PB6*%
X3810000Y8890000D03*
%TO.P,J5,18,Pin_18*%
%TO.N,/FPGA_IO/CIA2_PB7*%
X3810000Y6350000D03*
%TO.P,J5,19,Pin_19*%
%TO.N,/FPGA_IO/CIA2_~PC~*%
X3810000Y3810000D03*
%TO.P,J5,20,Pin_20*%
%TO.N,/FPGA_IO/CIA2_~FLAG~*%
X3810000Y1270000D03*
%TD*%
D35*
%TO.P,C55,1*%
%TO.N,+3V3*%
X14040000Y7120000D03*
%TO.P,C55,2*%
%TO.N,GND*%
X14680000Y7120000D03*
%TD*%
D18*
%TO.P,C38,1*%
%TO.N,+3V3*%
X19440000Y41180000D03*
%TO.P,C38,2*%
%TO.N,GND*%
X19440000Y41820000D03*
%TD*%
D36*
%TO.P,C57,1*%
%TO.N,+3V3*%
X17360000Y7120000D03*
%TO.P,C57,2*%
%TO.N,GND*%
X16720000Y7120000D03*
%TD*%
D37*
%TO.P,U16,1,NC*%
%TO.N,N/C*%
X19370000Y8700000D03*
%TO.P,U16,2,1A1*%
%TO.N,/FPGA_IO/~MENU~*%
X18970000Y8700000D03*
%TO.P,U16,3,1A2*%
%TO.N,/FPGA_IO/A15*%
X18570000Y8700000D03*
%TO.P,U16,4,1A3*%
%TO.N,/FPGA_IO/A14*%
X18170000Y8700000D03*
%TO.P,U16,5,1A4*%
%TO.N,/FPGA_IO/~ROMH~*%
X17770000Y8700000D03*
%TO.P,U16,6,1A5*%
%TO.N,/FPGA_IO/~ROML~*%
X17370000Y8700000D03*
%TO.P,U16,7,1A6*%
%TO.N,/FPGA_IO/~IO2~*%
X16970000Y8700000D03*
%TO.P,U16,8,GND*%
%TO.N,GND*%
X16570000Y8700000D03*
%TO.P,U16,9,1A7*%
%TO.N,/FPGA_IO/~IO1~*%
X16170000Y8700000D03*
%TO.P,U16,10,1A8*%
%TO.N,/FPGA_IO/~DMA~*%
X15770000Y8700000D03*
%TO.P,U16,11,1A9*%
%TO.N,/FPGA_IO/DOT_CLOCK*%
X15370000Y8700000D03*
%TO.P,U16,12,1A10*%
%TO.N,/FPGA_IO/A4*%
X14970000Y8700000D03*
%TO.P,U16,13,1A11*%
%TO.N,/FPGA_IO/CIA2_PB0*%
X14570000Y8700000D03*
%TO.P,U16,14,1A12*%
%TO.N,/FPGA_IO/CIA2_PB1*%
X14170000Y8700000D03*
%TO.P,U16,15,2A1*%
%TO.N,/FPGA_IO/CIA2_PB2*%
X13770000Y8700000D03*
%TO.P,U16,16,2A2*%
%TO.N,/FPGA_IO/CIA2_PB3*%
X13370000Y8700000D03*
%TO.P,U16,17,VCC*%
%TO.N,+5V*%
X12970000Y8700000D03*
%TO.P,U16,18,2A3*%
%TO.N,/FPGA_IO/CIA2_PB4*%
X12570000Y8700000D03*
%TO.P,U16,19,GND*%
%TO.N,GND*%
X12170000Y8700000D03*
%TO.P,U16,20,2A4*%
%TO.N,/FPGA_IO/CIA2_PB5*%
X11770000Y8700000D03*
%TO.P,U16,21,2A5*%
%TO.N,/FPGA_IO/A10*%
X11370000Y8700000D03*
%TO.P,U16,22,2A6*%
%TO.N,/FPGA_IO/A13*%
X10970000Y8700000D03*
%TO.P,U16,23,2A7*%
%TO.N,/FPGA_IO/A12*%
X10570000Y8700000D03*
%TO.P,U16,24,2A8*%
%TO.N,/FPGA_IO/CIA2_~FLAG~*%
X10170000Y8700000D03*
%TO.P,U16,25,2A9*%
%TO.N,/FPGA_IO/A11*%
X9770000Y8700000D03*
%TO.P,U16,26,2A10*%
%TO.N,/FPGA_IO/CIA2_~PC~*%
X9370000Y8700000D03*
%TO.P,U16,27,2A11*%
%TO.N,/FPGA_IO/CIA2_PB7*%
X8970000Y8700000D03*
%TO.P,U16,28,2A12*%
%TO.N,/FPGA_IO/CIA2_PB6*%
X8570000Y8700000D03*
%TO.P,U16,29,2B12*%
%TO.N,/FPGA_IO/I2_PB6*%
X8570000Y14600000D03*
%TO.P,U16,30,2B11*%
%TO.N,/FPGA_IO/I2_PB7*%
X8970000Y14600000D03*
%TO.P,U16,31,2B10*%
%TO.N,/FPGA_IO/I2_~PC~*%
X9370000Y14600000D03*
%TO.P,U16,32,2B9*%
%TO.N,/FPGA_IO/I_A11*%
X9770000Y14600000D03*
%TO.P,U16,33,2B8*%
%TO.N,/FPGA_IO/I2_~FLAG~*%
X10170000Y14600000D03*
%TO.P,U16,34,2B7*%
%TO.N,/FPGA_IO/I_A12*%
X10570000Y14600000D03*
%TO.P,U16,35,2B6*%
%TO.N,/FPGA_IO/I_A13*%
X10970000Y14600000D03*
%TO.P,U16,36,2B5*%
%TO.N,/FPGA_IO/I_A10*%
X11370000Y14600000D03*
%TO.P,U16,37,2B4*%
%TO.N,/FPGA_IO/I2_PB5*%
X11770000Y14600000D03*
%TO.P,U16,38,GND*%
%TO.N,GND*%
X12170000Y14600000D03*
%TO.P,U16,39,2B3*%
%TO.N,/FPGA_IO/I2_PB4*%
X12570000Y14600000D03*
%TO.P,U16,40,2B2*%
%TO.N,/FPGA_IO/I2_PB3*%
X12970000Y14600000D03*
%TO.P,U16,41,2B1*%
%TO.N,/FPGA_IO/I2_PB2*%
X13370000Y14600000D03*
%TO.P,U16,42,1B12*%
%TO.N,/FPGA_IO/I2_PB1*%
X13770000Y14600000D03*
%TO.P,U16,43,1B11*%
%TO.N,/FPGA_IO/I2_PB0*%
X14170000Y14600000D03*
%TO.P,U16,44,1B10*%
%TO.N,/FPGA_IO/I_A4*%
X14570000Y14600000D03*
%TO.P,U16,45,1B9*%
%TO.N,/FPGA_IO/I_DOT_CLOCK*%
X14970000Y14600000D03*
%TO.P,U16,46,1B8*%
%TO.N,/FPGA_IO/I_~DMA~*%
X15370000Y14600000D03*
%TO.P,U16,47,1B7*%
%TO.N,/FPGA_IO/I_~IO1~*%
X15770000Y14600000D03*
%TO.P,U16,48,1B6*%
%TO.N,/FPGA_IO/I_~IO2~*%
X16170000Y14600000D03*
%TO.P,U16,49,GND*%
%TO.N,GND*%
X16570000Y14600000D03*
%TO.P,U16,50,1B5*%
%TO.N,/FPGA_IO/I_~ROML~*%
X16970000Y14600000D03*
%TO.P,U16,51,1B4*%
%TO.N,/FPGA_IO/I_~ROMH~*%
X17370000Y14600000D03*
%TO.P,U16,52,1B3*%
%TO.N,/FPGA_IO/I_A14*%
X17770000Y14600000D03*
%TO.P,U16,53,1B2*%
%TO.N,/FPGA_IO/I_A15*%
X18170000Y14600000D03*
%TO.P,U16,54,1B1*%
%TO.N,/FPGA_IO/I_~MENU~*%
X18570000Y14600000D03*
%TO.P,U16,55,2~OE~*%
%TO.N,GND*%
X18970000Y14600000D03*
%TO.P,U16,56,1~OE~*%
X19370000Y14600000D03*
%TD*%
D18*
%TO.P,C2,1*%
%TO.N,/USB_DisplayPort/ML0+*%
X8500000Y21230000D03*
%TO.P,C2,2*%
%TO.N,/USB_DisplayPort/RX+*%
X8500000Y21870000D03*
%TD*%
%TO.P,C1,1*%
%TO.N,/USB_DisplayPort/ML0-*%
X9200000Y21230000D03*
%TO.P,C1,2*%
%TO.N,/USB_DisplayPort/RX-*%
X9200000Y21870000D03*
%TD*%
D35*
%TO.P,R16,1*%
%TO.N,/Config_Memory/RAM_~CS~*%
X12640000Y7120000D03*
%TO.P,R16,2*%
%TO.N,+3V3*%
X13280000Y7120000D03*
%TD*%
%TO.P,C5,1*%
%TO.N,Net-(C5-Pad1)*%
X17150000Y23350000D03*
%TO.P,C5,2*%
%TO.N,/USB_DisplayPort/AUX+*%
X17790000Y23350000D03*
%TD*%
D36*
%TO.P,R8,1*%
%TO.N,+3V3*%
X17790000Y24750000D03*
%TO.P,R8,2*%
%TO.N,Net-(C6-Pad1)*%
X17150000Y24750000D03*
%TD*%
%TO.P,C25,1*%
%TO.N,+2V5*%
X16390000Y22650000D03*
%TO.P,C25,2*%
%TO.N,GND*%
X15750000Y22650000D03*
%TD*%
%TO.P,C16,1*%
%TO.N,+1V2*%
X10790000Y22650000D03*
%TO.P,C16,2*%
%TO.N,GND*%
X10150000Y22650000D03*
%TD*%
%TO.P,C58,1*%
%TO.N,+3V3*%
X12190000Y16850000D03*
%TO.P,C58,2*%
%TO.N,GND*%
X11550000Y16850000D03*
%TD*%
%TO.P,R22,1*%
%TO.N,Net-(R22-Pad1)*%
X10790000Y18250000D03*
%TO.P,R22,2*%
%TO.N,+3V3*%
X10150000Y18250000D03*
%TD*%
%TO.P,C30,1*%
%TO.N,+2V5*%
X12190000Y18950000D03*
%TO.P,C30,2*%
%TO.N,GND*%
X11550000Y18950000D03*
%TD*%
D17*
%TO.P,C66,1*%
%TO.N,/Audio/AUDIO_OUT_2*%
X19440000Y37580000D03*
%TO.P,C66,2*%
%TO.N,Net-(C66-Pad2)*%
X19440000Y36940000D03*
%TD*%
D35*
%TO.P,C39,1*%
%TO.N,VCCA*%
X11550000Y21950000D03*
%TO.P,C39,2*%
%TO.N,GND*%
X12190000Y21950000D03*
%TD*%
D36*
%TO.P,C37,1*%
%TO.N,+3V3*%
X16390000Y21950000D03*
%TO.P,C37,2*%
%TO.N,GND*%
X15750000Y21950000D03*
%TD*%
D18*
%TO.P,C53,1*%
%TO.N,+3V3*%
X14320000Y18980000D03*
%TO.P,C53,2*%
%TO.N,GND*%
X14320000Y19620000D03*
%TD*%
%TO.P,C24,1*%
%TO.N,+1V2*%
X14320000Y23380000D03*
%TO.P,C24,2*%
%TO.N,GND*%
X14320000Y24020000D03*
%TD*%
D17*
%TO.P,R21,1*%
%TO.N,GND*%
X9420000Y19620000D03*
%TO.P,R21,2*%
%TO.N,/Config_Memory/TCK*%
X9420000Y18980000D03*
%TD*%
D35*
%TO.P,C36,1*%
%TO.N,+3V3*%
X11550000Y19650000D03*
%TO.P,C36,2*%
%TO.N,GND*%
X12190000Y19650000D03*
%TD*%
D38*
%TO.P,U11,1,OUT*%
%TO.N,+2V5*%
X16435000Y20325000D03*
D39*
%TO.P,U11,2,GND*%
%TO.N,GND*%
X16110000Y20800000D03*
D40*
X15785000Y20325000D03*
D41*
%TO.P,U11,3,EN*%
%TO.N,VCCA*%
X15785000Y21275000D03*
D42*
%TO.P,U11,4,IN*%
%TO.N,+3V3*%
X16435000Y21275000D03*
%TD*%
D36*
%TO.P,C59,1*%
%TO.N,+3V3*%
X12190000Y17550000D03*
%TO.P,C59,2*%
%TO.N,GND*%
X11550000Y17550000D03*
%TD*%
D18*
%TO.P,C49,1*%
%TO.N,+3V3*%
X12920000Y18980000D03*
%TO.P,C49,2*%
%TO.N,GND*%
X12920000Y19620000D03*
%TD*%
D17*
%TO.P,C52,1*%
%TO.N,+3V3*%
X14320000Y22620000D03*
%TO.P,C52,2*%
%TO.N,GND*%
X14320000Y21980000D03*
%TD*%
D35*
%TO.P,C44,1*%
%TO.N,+3V3*%
X17150000Y19650000D03*
%TO.P,C44,2*%
%TO.N,GND*%
X17790000Y19650000D03*
%TD*%
D36*
%TO.P,C17,1*%
%TO.N,+1V2*%
X10790000Y21950000D03*
%TO.P,C17,2*%
%TO.N,GND*%
X10150000Y21950000D03*
%TD*%
D17*
%TO.P,R5,1*%
%TO.N,/USB_DisplayPort/AUX+*%
X18520000Y23320000D03*
%TO.P,R5,2*%
%TO.N,GND*%
X18520000Y22680000D03*
%TD*%
D36*
%TO.P,R9,1*%
%TO.N,Net-(C6-Pad1)*%
X16390000Y24750000D03*
%TO.P,R9,2*%
%TO.N,GND*%
X15750000Y24750000D03*
%TD*%
D18*
%TO.P,C26,1*%
%TO.N,+1V2*%
X13620000Y23380000D03*
%TO.P,C26,2*%
%TO.N,GND*%
X13620000Y24020000D03*
%TD*%
D17*
%TO.P,C29,1*%
%TO.N,+1V2*%
X14320000Y18220000D03*
%TO.P,C29,2*%
%TO.N,GND*%
X14320000Y17580000D03*
%TD*%
D35*
%TO.P,R19,1*%
%TO.N,/Config_Memory/~BOOT~*%
X11550000Y18250000D03*
%TO.P,R19,2*%
%TO.N,+3V3*%
X12190000Y18250000D03*
%TD*%
D18*
%TO.P,R10,1*%
%TO.N,Net-(C5-Pad1)*%
X16420000Y23380000D03*
%TO.P,R10,2*%
%TO.N,Net-(C6-Pad1)*%
X16420000Y24020000D03*
%TD*%
D36*
%TO.P,C40,1*%
%TO.N,+2V5*%
X16390000Y19650000D03*
%TO.P,C40,2*%
%TO.N,GND*%
X15750000Y19650000D03*
%TD*%
D18*
%TO.P,R18,1*%
%TO.N,/Config_Memory/MEM_CLK*%
X10820000Y16880000D03*
%TO.P,R18,2*%
%TO.N,+3V3*%
X10820000Y17520000D03*
%TD*%
D17*
%TO.P,C50,1*%
%TO.N,+3V3*%
X15020000Y22620000D03*
%TO.P,C50,2*%
%TO.N,GND*%
X15020000Y21980000D03*
%TD*%
D35*
%TO.P,R12,1*%
%TO.N,/FPGA_IO/DP_AUX-*%
X15050000Y24050000D03*
%TO.P,R12,2*%
%TO.N,Net-(C6-Pad1)*%
X15690000Y24050000D03*
%TD*%
D36*
%TO.P,C15,1*%
%TO.N,+1V2*%
X10790000Y18950000D03*
%TO.P,C15,2*%
%TO.N,GND*%
X10150000Y18950000D03*
%TD*%
D35*
%TO.P,C20,1*%
%TO.N,+1V2*%
X17150000Y20450000D03*
%TO.P,C20,2*%
%TO.N,GND*%
X17790000Y20450000D03*
%TD*%
%TO.P,C46,1*%
%TO.N,+3V3*%
X17150000Y21950000D03*
%TO.P,C46,2*%
%TO.N,GND*%
X17790000Y21950000D03*
%TD*%
D18*
%TO.P,R2,1*%
%TO.N,/FPGA_IO/USB_D+*%
X14320000Y24780000D03*
%TO.P,R2,2*%
%TO.N,/USB_DisplayPort/D+*%
X14320000Y25420000D03*
%TD*%
D35*
%TO.P,C6,1*%
%TO.N,Net-(C6-Pad1)*%
X17150000Y24050000D03*
%TO.P,C6,2*%
%TO.N,/USB_DisplayPort/AUX-*%
X17790000Y24050000D03*
%TD*%
D17*
%TO.P,C43,1*%
%TO.N,+3V3*%
X12920000Y22620000D03*
%TO.P,C43,2*%
%TO.N,GND*%
X12920000Y21980000D03*
%TD*%
D41*
%TO.P,U10,1,OUT*%
%TO.N,VCCA*%
X11505000Y21275000D03*
D42*
%TO.P,U10,2,GND*%
%TO.N,GND*%
X12155000Y21275000D03*
D43*
X11830000Y20800000D03*
D38*
%TO.P,U10,3,EN*%
%TO.N,+3V3*%
X12155000Y20325000D03*
D40*
%TO.P,U10,4,IN*%
X11505000Y20325000D03*
%TD*%
D35*
%TO.P,R11,1*%
%TO.N,/FPGA_IO/DP_AUX+*%
X15050000Y23350000D03*
%TO.P,R11,2*%
%TO.N,Net-(C5-Pad1)*%
X15690000Y23350000D03*
%TD*%
D18*
%TO.P,C3,1*%
%TO.N,/USB_DisplayPort/ML1-*%
X9750000Y24500000D03*
%TO.P,C3,2*%
%TO.N,/USB_DisplayPort/TX-*%
X9750000Y25140000D03*
%TD*%
D36*
%TO.P,C28,1*%
%TO.N,+2V5*%
X12190000Y22650000D03*
%TO.P,C28,2*%
%TO.N,GND*%
X11550000Y22650000D03*
%TD*%
D18*
%TO.P,C47,1*%
%TO.N,+3V3*%
X13620000Y18980000D03*
%TO.P,C47,2*%
%TO.N,GND*%
X13620000Y19620000D03*
%TD*%
D17*
%TO.P,R4,1*%
%TO.N,+3V3*%
X18520000Y24720000D03*
%TO.P,R4,2*%
%TO.N,/USB_DisplayPort/AUX-*%
X18520000Y24080000D03*
%TD*%
D36*
%TO.P,C14,1*%
%TO.N,+1V2*%
X10790000Y19650000D03*
%TO.P,C14,2*%
%TO.N,GND*%
X10150000Y19650000D03*
%TD*%
D35*
%TO.P,C22,1*%
%TO.N,+1V2*%
X17150000Y21150000D03*
%TO.P,C22,2*%
%TO.N,GND*%
X17790000Y21150000D03*
%TD*%
D18*
%TO.P,R3,1*%
%TO.N,/FPGA_IO/USB_D-*%
X15020000Y24780000D03*
%TO.P,R3,2*%
%TO.N,/USB_DisplayPort/D-*%
X15020000Y25420000D03*
%TD*%
D17*
%TO.P,C45,1*%
%TO.N,+3V3*%
X13620000Y22620000D03*
%TO.P,C45,2*%
%TO.N,GND*%
X13620000Y21980000D03*
%TD*%
D35*
%TO.P,C42,1*%
%TO.N,+3V3*%
X17150000Y18950000D03*
%TO.P,C42,2*%
%TO.N,GND*%
X17790000Y18950000D03*
%TD*%
D36*
%TO.P,C23,1*%
%TO.N,VCCA*%
X10790000Y20450000D03*
%TO.P,C23,2*%
%TO.N,GND*%
X10150000Y20450000D03*
%TD*%
D18*
%TO.P,C51,1*%
%TO.N,+3V3*%
X15020000Y18980000D03*
%TO.P,C51,2*%
%TO.N,GND*%
X15020000Y19620000D03*
%TD*%
%TO.P,C4,1*%
%TO.N,/USB_DisplayPort/ML1+*%
X9050000Y24500000D03*
%TO.P,C4,2*%
%TO.N,/USB_DisplayPort/TX+*%
X9050000Y25140000D03*
%TD*%
D35*
%TO.P,C48,1*%
%TO.N,+3V3*%
X17150000Y22650000D03*
%TO.P,C48,2*%
%TO.N,GND*%
X17790000Y22650000D03*
%TD*%
D17*
%TO.P,R20,1*%
%TO.N,Net-(R20-Pad1)*%
X10120000Y17520000D03*
%TO.P,R20,2*%
%TO.N,/Config_Memory/MEM_CLK*%
X10120000Y16880000D03*
%TD*%
%TO.P,C31,1*%
%TO.N,+1V2*%
X13620000Y18220000D03*
%TO.P,C31,2*%
%TO.N,GND*%
X13620000Y17580000D03*
%TD*%
D36*
%TO.P,C21,1*%
%TO.N,VCCA*%
X10790000Y21150000D03*
%TO.P,C21,2*%
%TO.N,GND*%
X10150000Y21150000D03*
%TD*%
%TO.P,C27,1*%
%TO.N,+2V5*%
X16390000Y18950000D03*
%TO.P,C27,2*%
%TO.N,GND*%
X15750000Y18950000D03*
%TD*%
D18*
%TO.P,C10,1*%
%TO.N,+5V*%
X8500000Y40400000D03*
%TO.P,C10,2*%
%TO.N,GND*%
X8500000Y41040000D03*
%TD*%
D36*
%TO.P,C60,1*%
%TO.N,+1V2*%
X14470000Y39480000D03*
%TO.P,C60,2*%
%TO.N,GND*%
X13830000Y39480000D03*
%TD*%
D35*
%TO.P,C9,1*%
%TO.N,+3V3*%
X13330000Y38780000D03*
%TO.P,C9,2*%
%TO.N,GND*%
X13970000Y38780000D03*
%TD*%
%TO.P,C7,1*%
%TO.N,Net-(C7-Pad1)*%
X13330000Y38080000D03*
%TO.P,C7,2*%
%TO.N,GND*%
X13970000Y38080000D03*
%TD*%
D18*
%TO.P,C67,1*%
%TO.N,/Audio/AUDIO_OUT*%
X18740000Y35540000D03*
%TO.P,C67,2*%
%TO.N,Net-(C67-Pad2)*%
X18740000Y36180000D03*
%TD*%
D17*
%TO.P,R14,1*%
%TO.N,/Audio/I2C_SCL*%
X10500000Y36320000D03*
%TO.P,R14,2*%
%TO.N,+3V3*%
X10500000Y35680000D03*
%TD*%
D44*
%TO.P,Q1,1,B*%
%TO.N,/USB_DisplayPort/USB_~CONN~*%
X11935000Y41150000D03*
%TO.P,Q1,2,E*%
%TO.N,+3V3*%
X11485000Y41150000D03*
D45*
%TO.P,Q1,3,C*%
%TO.N,/USB_DisplayPort/USB_LINK*%
X11710000Y41850000D03*
%TD*%
D46*
%TO.P,D3,1,Line-1*%
%TO.N,/USB_DisplayPort/TX1-*%
X15670000Y43920000D03*
%TO.P,D3,2,Line-3*%
%TO.N,/USB_DisplayPort/TX2-*%
X14770000Y43920000D03*
%TO.P,D3,3,GND*%
%TO.N,GND*%
X13970000Y43920000D03*
%TO.P,D3,4,Line-6*%
%TO.N,/USB_DisplayPort/RX1+*%
X13170000Y43920000D03*
%TO.P,D3,5,Line-8*%
%TO.N,/USB_DisplayPort/RX2+*%
X12270000Y43920000D03*
%TO.P,D3,6,Line-7*%
%TO.N,/USB_DisplayPort/RX2-*%
X12670000Y44720000D03*
%TO.P,D3,7,Line-5*%
%TO.N,/USB_DisplayPort/RX1-*%
X13570000Y44720000D03*
%TO.P,D3,8,Line-4*%
%TO.N,/USB_DisplayPort/TX2+*%
X14370000Y44720000D03*
%TO.P,D3,9,Line-2*%
%TO.N,/USB_DisplayPort/TX1+*%
X15270000Y44720000D03*
%TD*%
D47*
%TO.P,TP5,1,1*%
%TO.N,VCCA*%
X9360000Y23230000D03*
%TD*%
%TO.P,TP2,1,1*%
%TO.N,GND*%
X13970000Y20800000D03*
%TD*%
%TO.P,TP7,1,1*%
%TO.N,+3V0*%
X16790000Y43030000D03*
%TD*%
%TO.P,TP4,1,1*%
%TO.N,+1V2*%
X15410000Y17960000D03*
%TD*%
%TO.P,TP3,1,1*%
%TO.N,+3V3*%
X15960000Y17020000D03*
%TD*%
%TO.P,TP6,1,1*%
%TO.N,+2V5*%
X16510000Y17960000D03*
%TD*%
%TO.P,TP1,1,1*%
%TO.N,GND*%
X16790000Y45030000D03*
%TD*%
D48*
%TO.P,U2,1,D+*%
%TO.N,/USB_DisplayPort/SBU1*%
X14591500Y46370000D03*
D49*
%TO.P,U2,2,D-*%
%TO.N,/USB_DisplayPort/SBU2*%
X14541500Y46770000D03*
D50*
%TO.P,U2,3,GND*%
%TO.N,GND*%
X14710000Y47338500D03*
%TO.P,U2,4,HSD1-*%
%TO.N,/USB_DisplayPort/AUX+*%
X15110000Y47338500D03*
%TO.P,U2,5,HSD1+*%
%TO.N,/USB_DisplayPort/AUX-*%
X15510000Y47338500D03*
D49*
%TO.P,U2,6,HSD2-*%
X15678500Y46770000D03*
%TO.P,U2,7,HSD2+*%
%TO.N,/USB_DisplayPort/AUX+*%
X15678500Y46370000D03*
D50*
%TO.P,U2,8,~OE*%
%TO.N,GND*%
X15510000Y45801500D03*
%TO.P,U2,9,VCC*%
%TO.N,+3V3*%
X15110000Y45801500D03*
%TO.P,U2,10,SEL*%
%TO.N,/USB_DisplayPort/USB_~FLIP~*%
X14710000Y45801500D03*
%TD*%
D51*
%TO.N,GND*%
X12860000Y46570000D03*
X13150000Y46570000D03*
X11250000Y39050000D03*
X10550000Y39050000D03*
X16570000Y7750000D03*
X14680000Y7570000D03*
X11370000Y31950000D03*
X14540000Y3950000D03*
X15540000Y5090000D03*
X16240000Y7120000D03*
X15770000Y31950000D03*
X15770000Y26050000D03*
D52*
X12160000Y21570000D03*
D51*
X19890000Y41820000D03*
X8950000Y41040000D03*
X16440000Y42300000D03*
X17140000Y42300000D03*
X13970000Y39930000D03*
X13970000Y37630000D03*
X15020000Y21500000D03*
X14320000Y21500000D03*
X13620000Y21500000D03*
D52*
X15750000Y25130000D03*
D51*
X17590000Y38680000D03*
X16970000Y39300000D03*
X10550000Y38450000D03*
D52*
X11550000Y16360000D03*
D51*
X10410000Y41820000D03*
X19370000Y13650000D03*
X16580000Y13650000D03*
X12170000Y13650000D03*
D52*
X10150000Y20050000D03*
X15750000Y18570000D03*
X12570000Y21950000D03*
X13240000Y24020000D03*
D51*
X8570000Y27960000D03*
D52*
X13270000Y21980000D03*
D51*
X14350000Y47340000D03*
D52*
X16790000Y45030000D03*
X9050000Y19620000D03*
D51*
X11250000Y38450000D03*
D52*
X9770000Y19650000D03*
D51*
X15020000Y20100000D03*
D52*
X10150000Y22290000D03*
D51*
X12570000Y46570000D03*
X19890000Y39740000D03*
D52*
X15370000Y21950000D03*
D51*
X13970000Y41960000D03*
X16970000Y38060000D03*
X16970000Y38680000D03*
D52*
X11360000Y23090000D03*
D51*
X16350000Y38680000D03*
D52*
X13970000Y40750000D03*
X15750000Y22300000D03*
D51*
X17540000Y1090000D03*
D52*
X17790000Y19300000D03*
X13970000Y20800000D03*
X13970000Y19620000D03*
D51*
X13970000Y42360000D03*
D52*
X12570000Y19650000D03*
X15370000Y19650000D03*
X18900000Y22680000D03*
X17790000Y21550000D03*
X14670000Y19620000D03*
D51*
X14320000Y20100000D03*
D52*
X15850000Y45800000D03*
X13970000Y24020000D03*
X10150000Y23030000D03*
X13970000Y17550000D03*
X14700000Y17580000D03*
D51*
X12920000Y20100000D03*
X11370000Y27950000D03*
D52*
X17790000Y22300000D03*
X13970000Y21980000D03*
D51*
X13620000Y20100000D03*
D52*
X17790000Y18570000D03*
D51*
X17340000Y35060000D03*
D52*
X13270000Y19620000D03*
X10150000Y20800000D03*
D51*
X12920000Y21500000D03*
D52*
X17820000Y20800000D03*
D51*
X12170000Y9650000D03*
D52*
X14670000Y21980000D03*
X15780000Y20030000D03*
D51*
%TO.N,+3V3*%
X14830000Y45220000D03*
X12670000Y40490000D03*
X17840000Y7120000D03*
X13830000Y35680000D03*
X16890000Y36180000D03*
X8500000Y39840000D03*
D52*
X17790000Y25130000D03*
X17150000Y22300000D03*
X15330000Y22940000D03*
X11210000Y19340000D03*
D51*
X11670000Y40700000D03*
D52*
X13270000Y18980000D03*
X9820000Y17950000D03*
X12490000Y18550000D03*
D51*
X8960000Y37040000D03*
D52*
X13970000Y22620000D03*
X17150000Y18570000D03*
D51*
X19890000Y41180000D03*
X15810000Y41960000D03*
D52*
X16770000Y21950000D03*
X15960000Y17020000D03*
X17150000Y19300000D03*
X13970000Y18980000D03*
D51*
X14040000Y7580000D03*
D52*
X15020000Y18570000D03*
X13260000Y22620000D03*
X14670000Y18980000D03*
X14670000Y22620000D03*
%TO.N,+1V2*%
X14700000Y18220000D03*
D51*
X15270000Y40120000D03*
D52*
X17110000Y20800000D03*
X10790000Y22300000D03*
X10790000Y23030000D03*
X13970000Y23380000D03*
X17220000Y20080000D03*
X10820000Y19300000D03*
X13240000Y23550000D03*
X10790000Y20020000D03*
X13970000Y18230000D03*
D51*
%TO.N,VBUS*%
X10410000Y41180000D03*
%TO.N,+5V*%
X13270000Y34150000D03*
X8950000Y40400000D03*
X11370000Y7600000D03*
D52*
%TO.N,/Audio/I2C_SDA*%
X15640000Y34500000D03*
%TO.N,/Audio/I2C_SCL*%
X15390000Y34250000D03*
%TO.N,/USB_DisplayPort/RX1+*%
X13170000Y44340000D03*
%TO.N,/USB_DisplayPort/TX2-*%
X14770000Y44340000D03*
%TO.N,/USB_DisplayPort/SBU2*%
X13660000Y47290000D03*
%TO.N,/USB_DisplayPort/CC2*%
X12070000Y45840000D03*
%TO.N,/USB_DisplayPort/TX2+*%
X14370000Y45150000D03*
%TO.N,/USB_DisplayPort/RX1-*%
X13570000Y44300000D03*
%TO.N,/USB_DisplayPort/D-*%
X15400000Y25420000D03*
X12860000Y47690000D03*
%TO.N,/USB_DisplayPort/D+*%
X13940000Y25420000D03*
X12860000Y45450000D03*
%TO.N,/USB_DisplayPort/RX2-*%
X12670000Y44300000D03*
%TO.N,/USB_DisplayPort/RX2+*%
X12270000Y44340000D03*
%TO.N,/USB_DisplayPort/TX1+*%
X16070000Y44300000D03*
%TO.N,/USB_DisplayPort/TX1-*%
X15670000Y44340000D03*
%TO.N,/USB_DisplayPort/CC1*%
X12060000Y47290000D03*
%TO.N,/USB_DisplayPort/SBU1*%
X13660000Y45850000D03*
D51*
%TO.N,/Audio/EXT_IN_2*%
X19890000Y38980000D03*
%TO.N,/Audio/EXT_IN*%
X18040000Y35060000D03*
%TO.N,/Audio/AUDIO_OUT_2*%
X19890000Y37580000D03*
%TO.N,/Audio/AUDIO_OUT*%
X18740000Y35060000D03*
D52*
%TO.N,/FPGA_IO/I2_~FLAG~*%
X9040000Y11840000D03*
%TO.N,/FPGA_IO/I2_PB6*%
X8570000Y13720000D03*
%TO.N,/FPGA_IO/I2_~PC~*%
X8790000Y12590000D03*
%TO.N,/FPGA_IO/I2_PB7*%
X8790000Y13090000D03*
%TO.N,/FPGA_IO/I2_PB5*%
X11190000Y12590000D03*
%TO.N,/FPGA_IO/I2_PB4*%
X11190000Y12090000D03*
%TO.N,/FPGA_IO/I2_PB0*%
X13990000Y12590000D03*
%TO.N,/FPGA_IO/I2_PB3*%
X11190000Y11590000D03*
%TO.N,/FPGA_IO/I2_PB2*%
X11590000Y11590000D03*
%TO.N,/FPGA_IO/I2_PA7*%
X13970000Y29090000D03*
%TO.N,/FPGA_IO/I2_PA5*%
X13970000Y28040000D03*
%TO.N,/FPGA_IO/I2_PB1*%
X13770000Y13220000D03*
%TO.N,/FPGA_IO/I2_PA6*%
X13970000Y28740000D03*
%TO.N,/FPGA_IO/I2_PA1*%
X13770000Y26120000D03*
%TO.N,/FPGA_IO/I2_PA2*%
X12970000Y26120000D03*
%TO.N,/FPGA_IO/I2_PA3*%
X12570000Y26120000D03*
%TO.N,/FPGA_IO/I2_PA4*%
X13370000Y26120000D03*
%TO.N,/FPGA_IO/I2_CNT*%
X10370000Y28540000D03*
%TO.N,/FPGA_IO/I2_SP*%
X10370000Y29040000D03*
%TO.N,/FPGA_IO/I2_PA0*%
X13570000Y25770000D03*
%TO.N,/Audio/I2S_LRCLK*%
X16640000Y35500000D03*
%TO.N,/Audio/I2S_MCLK*%
X16890000Y35750000D03*
%TO.N,/Audio/I2S_SCLK*%
X16390000Y35250000D03*
%TO.N,/Audio/I2S_DIN*%
X15890000Y34750000D03*
%TO.N,/Audio/I2S_DOUT*%
X16140000Y35000000D03*
%TO.N,/FPGA_IO/I_\u00D81_IN*%
X10370000Y28040000D03*
%TO.N,/FPGA_IO/I_RDY*%
X12170000Y26120000D03*
%TO.N,/FPGA_IO/I_~IRQ~*%
X11770000Y26120000D03*
%TO.N,/FPGA_IO/I_~NMI~*%
X10970000Y26120000D03*
%TO.N,/FPGA_IO/I_AEC*%
X10570000Y26120000D03*
%TO.N,/FPGA_IO/I_A4*%
X13990000Y12090000D03*
%TO.N,/FPGA_IO/I_A2*%
X13970000Y28390000D03*
%TO.N,/FPGA_IO/I_~IO1~*%
X14240000Y10840000D03*
%TO.N,/FPGA_IO/I_~IO2~*%
X19850000Y19470000D03*
%TO.N,/FPGA_IO/I_~ROML~*%
X19850000Y19120000D03*
%TO.N,/FPGA_IO/I_~ROMH~*%
X19850000Y18770000D03*
%TO.N,/FPGA_IO/I_D3*%
X20470000Y23750000D03*
%TO.N,/FPGA_IO/I_D1*%
X20470000Y23050000D03*
%TO.N,/FPGA_IO/I_D2*%
X20470000Y23400000D03*
%TO.N,/FPGA_IO/I_D0*%
X20470000Y22700000D03*
%TO.N,/FPGA_IO/I_D7*%
X13970000Y29440000D03*
%TO.N,/FPGA_IO/I_D4*%
X20470000Y22350000D03*
%TO.N,/FPGA_IO/I_D5*%
X20470000Y22000000D03*
%TO.N,/FPGA_IO/I_A12*%
X9290000Y11590000D03*
%TO.N,/FPGA_IO/I_A10*%
X11190000Y13090000D03*
%TO.N,/FPGA_IO/I_A11*%
X8790000Y12090000D03*
%TO.N,/FPGA_IO/I_DOT_CLOCK*%
X13990000Y11590000D03*
%TO.N,/FPGA_IO/I_~DMA~*%
X13990000Y11090000D03*
%TO.N,/FPGA_IO/I_D6*%
X13970000Y29790000D03*
%TO.N,/FPGA_IO/I_A14*%
X19850000Y18420000D03*
%TO.N,/FPGA_IO/I_A15*%
X19850000Y18070000D03*
%TO.N,/FPGA_IO/I_A13*%
X10970000Y13720000D03*
%TO.N,/USB_DisplayPort/RX-*%
X13570000Y40810000D03*
X9200000Y22280000D03*
%TO.N,/USB_DisplayPort/RX+*%
X8500000Y22280000D03*
X13170000Y40810000D03*
%TO.N,/USB_DisplayPort/TX-*%
X14770000Y40810000D03*
X9750000Y25550000D03*
%TO.N,/USB_DisplayPort/TX+*%
X9050000Y25550000D03*
X14370000Y40810000D03*
%TO.N,/USB_DisplayPort/AUX+*%
X18900000Y23350000D03*
X16510000Y46720000D03*
%TO.N,/USB_DisplayPort/AUX-*%
X18900000Y24050000D03*
X16510000Y47180000D03*
%TO.N,/USB_DisplayPort/USB_~FLIP~*%
X14420000Y46030000D03*
D51*
X11670000Y37140000D03*
D52*
X12630000Y41280000D03*
%TO.N,+2V5*%
X11810000Y23110000D03*
X16730000Y22960000D03*
X16270000Y19300000D03*
X12510000Y19270000D03*
X16390000Y18550000D03*
%TO.N,/Power/~FAULT~*%
X8500000Y38240000D03*
%TO.N,/Power/EN_SNK*%
X12590000Y39980000D03*
%TO.N,/Power/EN_SRC*%
X11670000Y40170000D03*
%TO.N,/FPGA_IO/~ALERT~*%
X15140000Y34000000D03*
%TO.N,VCCA*%
X15480000Y21270000D03*
X10790000Y21520000D03*
X10790000Y20800000D03*
%TO.N,/USB_DisplayPort/ML0-*%
X9200000Y20820000D03*
%TO.N,/USB_DisplayPort/ML0+*%
X8500000Y20820000D03*
%TO.N,/USB_DisplayPort/ML1-*%
X9750000Y24090000D03*
%TO.N,/USB_DisplayPort/ML1+*%
X9050000Y24090000D03*
%TO.N,/FPGA_IO/USB_D+*%
X13980000Y25060000D03*
%TO.N,/FPGA_IO/USB_D-*%
X15360000Y25060000D03*
%TO.N,/FPGA_IO/DP_AUX+*%
X14720000Y23050000D03*
%TO.N,/FPGA_IO/DP_AUX-*%
X14720000Y24350000D03*
%TO.N,/Config_Memory/TCK*%
X9670000Y18440000D03*
D51*
%TO.N,/Config_Memory/RAM_~CS~*%
X12640000Y6670000D03*
D52*
%TO.N,/Config_Memory/MEM_CLK*%
X14540000Y4920000D03*
X10820000Y15940000D03*
D51*
%TO.N,Net-(C66-Pad2)*%
X19890000Y36940000D03*
X15790000Y40740000D03*
D52*
%TO.N,/Config_Memory/~BOOT~*%
X11170000Y17900000D03*
%TO.N,/Config_Memory/MEM_IO0*%
X15540000Y6460000D03*
%TO.N,/Config_Memory/MEM_IO1*%
X15260000Y810000D03*
%TO.N,/Config_Memory/MEM_IO2*%
X16040000Y1370000D03*
%TO.N,/Config_Memory/MEM_IO3*%
X14540000Y6480000D03*
%TO.N,/Config_Memory/MEM_IO4*%
X16540000Y1920000D03*
%TO.N,/Config_Memory/RWDS*%
X15540000Y3920000D03*
%TO.N,/Config_Memory/MEM_IO5*%
X17540000Y3120000D03*
%TO.N,/Config_Memory/MEM_IO6*%
X17540000Y4120000D03*
%TO.N,/Config_Memory/MEM_IO7*%
X17540000Y5120000D03*
D51*
%TO.N,Net-(C67-Pad2)*%
X18740000Y36660000D03*
X18360000Y40740000D03*
D52*
%TO.N,Net-(R20-Pad1)*%
X9770000Y17240000D03*
%TO.N,/FPGA_IO/I_~MENU~*%
X19850000Y17720000D03*
%TO.N,Net-(R22-Pad1)*%
X11130000Y18560000D03*
%TD*%
D53*
%TO.N,GND*%
X16240000Y7120000D02*
X16720000Y7120000D01*
D54*
X15750000Y21950000D02*
X15750000Y22650000D01*
X13620000Y21980000D02*
X14320000Y21980000D01*
X10150000Y19650000D02*
X10150000Y18950000D01*
X9450000Y19650000D02*
X9420000Y19620000D01*
D53*
X12155000Y21275000D02*
X12155000Y21125000D01*
D54*
X17790000Y21950000D02*
X17790000Y22650000D01*
X14320000Y19620000D02*
X13620000Y19620000D01*
X17790000Y18950000D02*
X17790000Y19650000D01*
D53*
X15785000Y19685000D02*
X15750000Y19650000D01*
X15785000Y20475000D02*
X16110000Y20800000D01*
D54*
X10150000Y19650000D02*
X9450000Y19650000D01*
X12920000Y21980000D02*
X13620000Y21980000D01*
X10150000Y20450000D02*
X10150000Y19650000D01*
X15020000Y19620000D02*
X14320000Y19620000D01*
X14320000Y21980000D02*
X15020000Y21980000D01*
X15050000Y21950000D02*
X15020000Y21980000D01*
X10150000Y21150000D02*
X10150000Y20450000D01*
X17790000Y21150000D02*
X17790000Y21950000D01*
X12190000Y19650000D02*
X12890000Y19650000D01*
X15750000Y19650000D02*
X15050000Y19650000D01*
X15750000Y18950000D02*
X15750000Y19650000D01*
X10150000Y21950000D02*
X10150000Y22650000D01*
X13620000Y19620000D02*
X12920000Y19620000D01*
D53*
X12155000Y21915000D02*
X12190000Y21950000D01*
D54*
X12190000Y21950000D02*
X12890000Y21950000D01*
X13620000Y24020000D02*
X14320000Y24020000D01*
X17790000Y20450000D02*
X17790000Y21150000D01*
X15750000Y21950000D02*
X15050000Y21950000D01*
X17790000Y20450000D02*
X17790000Y19650000D01*
X18490000Y22650000D02*
X18520000Y22680000D01*
X12880000Y19660000D02*
X12920000Y19620000D01*
X12890000Y21950000D02*
X12920000Y21980000D01*
D53*
X12155000Y21125000D02*
X11830000Y20800000D01*
X12155000Y21275000D02*
X12155000Y21915000D01*
X15785000Y20325000D02*
X15785000Y20475000D01*
D54*
X17790000Y22650000D02*
X18490000Y22650000D01*
X15050000Y19650000D02*
X15020000Y19620000D01*
D53*
X15785000Y20325000D02*
X15785000Y19685000D01*
D54*
X13970000Y37630000D02*
X13970000Y38080000D01*
X13970000Y38080000D02*
X13970000Y38780000D01*
D55*
X15850000Y45800000D02*
X15511500Y45800000D01*
D54*
X10410000Y41820000D02*
X10860000Y41820000D01*
X15770000Y26050000D02*
X15770000Y27000000D01*
X13620000Y21500000D02*
X13620000Y21980000D01*
X15310000Y41560000D02*
X15029946Y41560000D01*
X14290000Y17550000D02*
X14320000Y17580000D01*
X11360000Y23090000D02*
X11360000Y22840000D01*
X13970000Y43100000D02*
X13970000Y42360000D01*
X11370000Y27950000D02*
X11370000Y27000000D01*
D53*
X18290000Y41500000D02*
X18140000Y41500000D01*
D54*
X15020000Y20100000D02*
X15020000Y19620000D01*
X16570000Y7750000D02*
X16570000Y8700000D01*
X19370000Y13650000D02*
X19070000Y13650000D01*
X13970000Y40750000D02*
X13970000Y41220000D01*
D53*
X17815000Y41825000D02*
X17145000Y41825000D01*
D54*
X8570000Y27960000D02*
X8570000Y27000000D01*
X14708500Y47340000D02*
X14710000Y47338500D01*
X16580000Y14590000D02*
X16570000Y14600000D01*
X13650000Y17550000D02*
X13620000Y17580000D01*
X14320000Y20100000D02*
X14320000Y19620000D01*
X14629946Y41960000D02*
X13970000Y41960000D01*
X15770000Y32900000D02*
X15770000Y31950000D01*
X15750000Y18570000D02*
X15750000Y18950000D01*
X13970000Y41220000D02*
X13970000Y41960000D01*
X12920000Y21500000D02*
X12920000Y21980000D01*
X12170000Y13650000D02*
X12170000Y14600000D01*
X15029946Y41560000D02*
X14629946Y41960000D01*
X10150000Y23030000D02*
X10150000Y22650000D01*
X17340000Y35540000D02*
X17340000Y35060000D01*
X11550000Y18950000D02*
X11550000Y18995720D01*
D53*
X18140000Y41500000D02*
X17815000Y41825000D01*
X17140000Y42300000D02*
X17140000Y41820000D01*
D54*
X15540000Y5520000D02*
X15540000Y5090000D01*
X11550000Y17550000D02*
X11550000Y16850000D01*
X19070000Y13650000D02*
X18970000Y13750000D01*
X11550000Y22650000D02*
X11550000Y22604280D01*
X17790000Y18950000D02*
X17790000Y18570000D01*
X18900000Y22680000D02*
X18520000Y22680000D01*
X13970000Y43100000D02*
X13970000Y43920000D01*
X13830000Y39480000D02*
X13830000Y39790000D01*
X13620000Y20100000D02*
X13620000Y19620000D01*
X19890000Y39740000D02*
X19440000Y39740000D01*
X8950000Y41040000D02*
X8500000Y41040000D01*
D55*
X15511500Y45800000D02*
X15510000Y45801500D01*
D54*
X11550000Y22604280D02*
X12190000Y21964280D01*
X8970000Y27850000D02*
X8970000Y27000000D01*
X12920000Y20100000D02*
X12920000Y19620000D01*
X13240000Y24020000D02*
X13620000Y24020000D01*
X9050000Y19620000D02*
X9420000Y19620000D01*
X14320000Y21500000D02*
X14320000Y21980000D01*
X11550000Y16360000D02*
X11550000Y16850000D01*
X13620000Y20100000D02*
X13570000Y20100000D01*
X12170000Y9650000D02*
X12170000Y8700000D01*
X13830000Y39790000D02*
X13970000Y39930000D01*
X13970000Y17550000D02*
X13650000Y17550000D01*
X11370000Y31950000D02*
X11370000Y32900000D01*
X18970000Y13750000D02*
X18970000Y14600000D01*
X14700000Y17580000D02*
X14320000Y17580000D01*
X14540000Y3520000D02*
X14540000Y3950000D01*
D53*
X16440000Y42300000D02*
X16440000Y41820000D01*
D54*
X11360000Y22840000D02*
X11550000Y22650000D01*
X15020000Y21500000D02*
X15020000Y21980000D01*
X14350000Y47340000D02*
X14708500Y47340000D01*
X8860000Y27960000D02*
X8970000Y27850000D01*
X17540000Y1090000D02*
X17540000Y1520000D01*
X8570000Y27960000D02*
X8860000Y27960000D01*
X19370000Y13650000D02*
X19370000Y14600000D01*
X16580000Y13650000D02*
X16580000Y14590000D01*
X15750000Y25130000D02*
X15750000Y24750000D01*
D53*
X17145000Y41825000D02*
X17140000Y41820000D01*
X14680000Y7570000D02*
X14680000Y7120000D01*
D54*
X11550000Y18995720D02*
X12190000Y19635720D01*
X12190000Y21964280D02*
X12190000Y21950000D01*
D53*
X19890000Y41820000D02*
X19440000Y41820000D01*
D54*
X13970000Y17550000D02*
X14290000Y17550000D01*
X12190000Y19635720D02*
X12190000Y19650000D01*
X13770000Y41960000D02*
X13970000Y42160000D01*
X12630000Y41960000D02*
X13970000Y41960000D01*
%TO.N,+3V3*%
X17150000Y21950000D02*
X16390000Y21950000D01*
X17790000Y24750000D02*
X18490000Y24750000D01*
D53*
X16435000Y21275000D02*
X16435000Y21905000D01*
X11505000Y19695000D02*
X11550000Y19650000D01*
X16435000Y21905000D02*
X16390000Y21950000D01*
D54*
X11505000Y20325000D02*
X11569421Y20260579D01*
X12090579Y20260579D02*
X12155000Y20325000D01*
D53*
X11505000Y20325000D02*
X11505000Y19695000D01*
D54*
X12190000Y18250000D02*
X12190000Y17550000D01*
X12920000Y22620000D02*
X13620000Y22620000D01*
X14320000Y22620000D02*
X15020000Y22620000D01*
X12190000Y17550000D02*
X12190000Y16850000D01*
X18490000Y24750000D02*
X18520000Y24720000D01*
X11569421Y20260579D02*
X12090579Y20260579D01*
X17150000Y18950000D02*
X17150000Y19650000D01*
X13620000Y22620000D02*
X14320000Y22620000D01*
X15020000Y18570000D02*
X15020000Y18980000D01*
D53*
X18765000Y41175000D02*
X19435000Y41175000D01*
D54*
X15110000Y45801500D02*
X15110000Y45500000D01*
X13330000Y40090000D02*
X12930000Y40490000D01*
X12190000Y18250000D02*
X12920000Y18980000D01*
D53*
X17540000Y2520000D02*
X17569002Y2520000D01*
D56*
X18765000Y41175000D02*
X18804421Y41214421D01*
D54*
X17790000Y25130000D02*
X17790000Y24750000D01*
X17150000Y22300000D02*
X17150000Y22650000D01*
X17150000Y18570000D02*
X17150000Y18950000D01*
X15020000Y22630000D02*
X15330000Y22940000D01*
X8500000Y37040000D02*
X8960000Y37040000D01*
D53*
X19890000Y41180000D02*
X19440000Y41180000D01*
X17360000Y6690000D02*
X17360000Y7120000D01*
X14040000Y3020000D02*
X14540000Y2520000D01*
X11520000Y19650000D02*
X11210000Y19340000D01*
D54*
X8500000Y39840000D02*
X8500000Y39360000D01*
D56*
X18804421Y41785579D02*
X18765000Y41825000D01*
D54*
X17370000Y36210000D02*
X17340000Y36180000D01*
X13330000Y38780000D02*
X13330000Y40090000D01*
X12930000Y40490000D02*
X12670000Y40490000D01*
X10150000Y18250000D02*
X10120000Y18250000D01*
X12250000Y38750000D02*
X13300000Y38750000D01*
D53*
X19435000Y41175000D02*
X19440000Y41180000D01*
D54*
X10120000Y18250000D02*
X9820000Y17950000D01*
X11485000Y40885000D02*
X11485000Y41150000D01*
X16890000Y36180000D02*
X17340000Y36180000D01*
X15810000Y41960000D02*
X15310000Y41960000D01*
X11200000Y35680000D02*
X10500000Y35680000D01*
D53*
X11550000Y19650000D02*
X11520000Y19650000D01*
D54*
X11670000Y40700000D02*
X11485000Y40885000D01*
D53*
X18050000Y6000000D02*
X17360000Y6690000D01*
D54*
X14320000Y18980000D02*
X15020000Y18980000D01*
D53*
X18050000Y3000998D02*
X18050000Y6000000D01*
D54*
X13280000Y7120000D02*
X14040000Y7120000D01*
D53*
X14040000Y7120000D02*
X14040000Y3020000D01*
D54*
X11200000Y35680000D02*
X13830000Y35680000D01*
D53*
X17569002Y2520000D02*
X18050000Y3000998D01*
D54*
X17370000Y37230000D02*
X17370000Y36210000D01*
D53*
X17840000Y7120000D02*
X17360000Y7120000D01*
D54*
X10150000Y18190000D02*
X10820000Y17520000D01*
X17150000Y22300000D02*
X17150000Y21950000D01*
X15020000Y22620000D02*
X15020000Y22630000D01*
D56*
X18804421Y41214421D02*
X18804421Y41785579D01*
D54*
X13620000Y18980000D02*
X14320000Y18980000D01*
X10150000Y18250000D02*
X10150000Y18190000D01*
X12920000Y18980000D02*
X13620000Y18980000D01*
X13300000Y38750000D02*
X13330000Y38780000D01*
D53*
X16540000Y5870000D02*
X17360000Y6690000D01*
X14040000Y7580000D02*
X14040000Y7120000D01*
D54*
X15110000Y45500000D02*
X14830000Y45220000D01*
D53*
X16540000Y5520000D02*
X16540000Y5870000D01*
D54*
%TO.N,+1V2*%
X10790000Y19650000D02*
X10790000Y18950000D01*
X10790000Y21950000D02*
X10790000Y22650000D01*
X13620000Y18220000D02*
X14320000Y18220000D01*
X13620000Y23380000D02*
X14320000Y23380000D01*
X14470000Y39930000D02*
X14470000Y39480000D01*
X10790000Y20020000D02*
X10790000Y19650000D01*
X17150000Y20450000D02*
X17150000Y20760000D01*
X13240000Y23550000D02*
X13450000Y23550000D01*
X17150000Y21150000D02*
X17150000Y20840000D01*
X17150000Y20760000D02*
X17110000Y20800000D01*
X14660000Y40120000D02*
X14470000Y39930000D01*
X15410000Y17960000D02*
X14960000Y17960000D01*
X17150000Y20150000D02*
X17220000Y20080000D01*
X13450000Y23550000D02*
X13620000Y23380000D01*
X17150000Y20840000D02*
X17110000Y20800000D01*
X10790000Y23030000D02*
X10790000Y22650000D01*
X14700000Y18220000D02*
X14320000Y18220000D01*
X17150000Y20450000D02*
X17150000Y20150000D01*
X14470000Y39480000D02*
X15520000Y39480000D01*
X14960000Y17960000D02*
X14700000Y18220000D01*
X15270000Y40120000D02*
X14660000Y40120000D01*
%TO.N,VBUS*%
X10900000Y41140000D02*
X10900000Y40100000D01*
X10860000Y41180000D02*
X10900000Y41140000D01*
X10410000Y41180000D02*
X10860000Y41180000D01*
%TO.N,+5V*%
X11370000Y7600000D02*
X12720000Y7600000D01*
X8950000Y40400000D02*
X8500000Y40400000D01*
X14508998Y34150000D02*
X13270000Y34150000D01*
X9550000Y39150000D02*
X9030000Y39150000D01*
X12970000Y7850000D02*
X12970000Y8700000D01*
X9030000Y39150000D02*
X8900000Y39280000D01*
X14970000Y32900000D02*
X14970000Y33688998D01*
X12720000Y7600000D02*
X12970000Y7850000D01*
X8900000Y39280000D02*
X8900000Y40350000D01*
X8900000Y40350000D02*
X8950000Y40400000D01*
X14970000Y33688998D02*
X14508998Y34150000D01*
D55*
%TO.N,/Audio/I2C_SDA*%
X14649990Y38399990D02*
X14649990Y37401421D01*
X12174989Y37004989D02*
X11490000Y36320000D01*
X10900000Y37400000D02*
X10900000Y36960000D01*
X14253558Y37004989D02*
X12174989Y37004989D01*
X10900000Y36960000D02*
X11200000Y36660000D01*
X11200000Y36660000D02*
X11200000Y36320000D01*
X14649990Y37401421D02*
X14253558Y37004989D01*
X14930000Y38680000D02*
X14649990Y38399990D01*
X15520000Y38680000D02*
X14930000Y38680000D01*
X11490000Y36320000D02*
X11680000Y36130000D01*
X11490000Y36320000D02*
X11200000Y36320000D01*
X11680000Y36130000D02*
X14010000Y36130000D01*
X14010000Y36130000D02*
X15640000Y34500000D01*
%TO.N,/Audio/I2C_SCL*%
X14440000Y35200000D02*
X15390000Y34250000D01*
X10396430Y35200000D02*
X14440000Y35200000D01*
X10500000Y36320000D02*
X10180000Y36320000D01*
X10625010Y38025010D02*
X11478434Y38025010D01*
X10050000Y35546430D02*
X10396430Y35200000D01*
X10500000Y37400000D02*
X10500000Y37900000D01*
X12141557Y37254999D02*
X11595010Y37801546D01*
X14399980Y37504978D02*
X14399980Y38629980D01*
X10050000Y36190000D02*
X10050000Y35546430D01*
X14150001Y37254999D02*
X14399980Y37504978D01*
X14150001Y37254999D02*
X12141557Y37254999D01*
X14399980Y38629980D02*
X14850000Y39080000D01*
X11478434Y38025010D02*
X11595010Y37908434D01*
X10500000Y37400000D02*
X10500000Y36320000D01*
X10180000Y36320000D02*
X10050000Y36190000D01*
X10500000Y37900000D02*
X10625010Y38025010D01*
X11595010Y37801546D02*
X11595010Y37908434D01*
X14850000Y39080000D02*
X15520000Y39080000D01*
D54*
%TO.N,/USB_DisplayPort/RX1+*%
X13170000Y44340000D02*
X13170000Y43920000D01*
D55*
X13170000Y43920000D02*
X13170000Y43100000D01*
D54*
%TO.N,/USB_DisplayPort/TX2-*%
X14770000Y44340000D02*
X14770000Y43920000D01*
D55*
X14770000Y43920000D02*
X14770000Y43100000D01*
D53*
%TO.N,/USB_DisplayPort/SBU2*%
X13365000Y47290000D02*
X13360000Y47295000D01*
D54*
X13660000Y47290000D02*
X13365000Y47290000D01*
D55*
X14541500Y46770000D02*
X14180000Y46770000D01*
X14180000Y46770000D02*
X13660000Y47290000D01*
D56*
%TO.N,/USB_DisplayPort/CC2*%
X11020000Y44800000D02*
X12065000Y45845000D01*
D54*
X12065000Y45845000D02*
X12360000Y45845000D01*
D56*
X9900000Y41865002D02*
X11020000Y42985002D01*
X10500000Y40100000D02*
X10120000Y40100000D01*
X10120000Y40100000D02*
X9900000Y40320000D01*
X9900000Y40320000D02*
X9900000Y41865002D01*
X11020000Y42985002D02*
X11020000Y44800000D01*
D55*
%TO.N,/USB_DisplayPort/TX2+*%
X14370000Y44720000D02*
X14370000Y43100000D01*
D54*
X14370000Y45150000D02*
X14370000Y44720000D01*
%TO.N,/USB_DisplayPort/RX1-*%
X13570000Y44300000D02*
X13570000Y44720000D01*
D55*
X13570000Y44300000D02*
X13570000Y43100000D01*
D54*
%TO.N,/USB_DisplayPort/D-*%
X12860000Y47690000D02*
X12860000Y47295000D01*
X15400000Y25420000D02*
X15020000Y25420000D01*
%TO.N,/USB_DisplayPort/D+*%
X13940000Y25420000D02*
X14320000Y25420000D01*
D56*
X11470000Y44729980D02*
X12185010Y45444990D01*
X12854990Y45444990D02*
X12860000Y45450000D01*
X11470000Y44370000D02*
X11470000Y44729980D01*
D54*
X12860000Y45845000D02*
X12860000Y45450000D01*
D56*
X12185010Y45444990D02*
X12854990Y45444990D01*
D54*
%TO.N,/USB_DisplayPort/RX2-*%
X12670000Y44300000D02*
X12670000Y44720000D01*
D55*
X12670000Y42800000D02*
X12630000Y42760000D01*
X12670000Y44300000D02*
X12670000Y42800000D01*
%TO.N,/USB_DisplayPort/RX2+*%
X12270000Y43920000D02*
X12270000Y43080000D01*
X12140000Y42460000D02*
X12240000Y42360000D01*
X12240000Y42360000D02*
X12630000Y42360000D01*
D54*
X12270000Y44340000D02*
X12270000Y43920000D01*
D55*
X12270000Y43080000D02*
X12140000Y42950000D01*
X12140000Y42950000D02*
X12140000Y42460000D01*
%TO.N,/USB_DisplayPort/TX1+*%
X15270000Y42800000D02*
X15310000Y42760000D01*
X15840000Y44720000D02*
X16070000Y44490000D01*
X15270000Y44720000D02*
X15270000Y42800000D01*
X16070000Y44490000D02*
X16070000Y44300000D01*
X15270000Y44720000D02*
X15840000Y44720000D01*
%TO.N,/USB_DisplayPort/TX1-*%
X15700000Y42360000D02*
X15310000Y42360000D01*
X15800000Y42940000D02*
X15800000Y42460000D01*
X15670000Y43070000D02*
X15800000Y42940000D01*
D54*
X15670000Y44340000D02*
X15670000Y43920000D01*
D55*
X15670000Y43920000D02*
X15670000Y43070000D01*
X15800000Y42460000D02*
X15700000Y42360000D01*
D56*
%TO.N,/USB_DisplayPort/CC1*%
X11770000Y46040000D02*
X10670000Y44940000D01*
X11770000Y47000000D02*
X11770000Y46040000D01*
X10670000Y44940000D02*
X10670000Y43130000D01*
D54*
X12360000Y47295000D02*
X12065000Y47295000D01*
D56*
X10670000Y43130000D02*
X9550000Y42010000D01*
X9550000Y42010000D02*
X9550000Y39550000D01*
X11770000Y47000000D02*
X12065000Y47295000D01*
D55*
%TO.N,/USB_DisplayPort/SBU1*%
X14591500Y46370000D02*
X14180000Y46370000D01*
X14180000Y46370000D02*
X13660000Y45850000D01*
D54*
X13660000Y45850000D02*
X13365000Y45850000D01*
D53*
X13365000Y45850000D02*
X13360000Y45845000D01*
D54*
%TO.N,/Audio/EXT_IN_2*%
X19890000Y38980000D02*
X19440000Y38980000D01*
%TO.N,/Audio/EXT_IN*%
X18040000Y35060000D02*
X18040000Y35540000D01*
%TO.N,/Audio/AUDIO_OUT_2*%
X19890000Y37580000D02*
X19440000Y37580000D01*
%TO.N,/Audio/AUDIO_OUT*%
X18740000Y35060000D02*
X18740000Y35540000D01*
D55*
%TO.N,/FPGA_IO/A13*%
X10970000Y7750000D02*
X10970000Y8700000D01*
X7850000Y2770000D02*
X7850000Y4630000D01*
X7850000Y4630000D02*
X10970000Y7750000D01*
X6350000Y1270000D02*
X7850000Y2770000D01*
%TO.N,/FPGA_IO/A12*%
X7620000Y4800000D02*
X10570000Y7750000D01*
X6350000Y3810000D02*
X7340000Y4800000D01*
X10570000Y7750000D02*
X10570000Y8700000D01*
X7340000Y4800000D02*
X7620000Y4800000D01*
%TO.N,/FPGA_IO/A11*%
X9219990Y7199990D02*
X9770000Y7750000D01*
X7199990Y7199990D02*
X9219990Y7199990D01*
X9770000Y7750000D02*
X9770000Y8700000D01*
X6350000Y6350000D02*
X7199990Y7199990D01*
%TO.N,/FPGA_IO/A10*%
X11250030Y9769970D02*
X11370000Y9650000D01*
X6350000Y8890000D02*
X7229970Y9769970D01*
X7229970Y9769970D02*
X11250030Y9769970D01*
X11370000Y9650000D02*
X11370000Y8700000D01*
%TO.N,/FPGA_IO/A4*%
X7810020Y22669980D02*
X7810020Y12545692D01*
X6350000Y24130000D02*
X7810020Y22669980D01*
X7810020Y12545692D02*
X7814308Y12545692D01*
X14970000Y9660000D02*
X14970000Y8700000D01*
X13459960Y11170040D02*
X14970000Y9660000D01*
X9189960Y11170040D02*
X13459960Y11170040D01*
X7814308Y12545692D02*
X9189960Y11170040D01*
%TO.N,/FPGA_IO/A2*%
X7229970Y30089970D02*
X12709954Y30089970D01*
X12709954Y30089970D02*
X12709962Y30089962D01*
X14570000Y31950000D02*
X14570000Y32900000D01*
X6350000Y29210000D02*
X7229970Y30089970D01*
X12709962Y30089962D02*
X14570000Y31950000D01*
D56*
X6354970Y29205030D02*
X6350000Y29210000D01*
D55*
%TO.N,/FPGA_IO/AEC*%
X7410000Y38310000D02*
X6350000Y39370000D01*
X10170000Y33761432D02*
X7410000Y36521432D01*
X10170000Y32900000D02*
X10170000Y33761432D01*
X7410000Y36521432D02*
X7410000Y38310000D01*
%TO.N,/FPGA_IO/~NMI~*%
X10570000Y33850000D02*
X10570000Y32900000D01*
X10014308Y34199980D02*
X10220020Y34199980D01*
X10220020Y34199980D02*
X10570000Y33850000D01*
X7610010Y40649990D02*
X7610010Y36604278D01*
X6350000Y41910000D02*
X7610010Y40649990D01*
X7610010Y36604278D02*
X10014308Y34199980D01*
%TO.N,/FPGA_IO/~IRQ~*%
X7810020Y42989980D02*
X7810020Y36687124D01*
X10420010Y34399990D02*
X10970000Y33850000D01*
X10097154Y34399990D02*
X10420010Y34399990D01*
X7810020Y36687124D02*
X10097154Y34399990D01*
X6350000Y44450000D02*
X7810020Y42989980D01*
X10970000Y33850000D02*
X10970000Y32900000D01*
%TO.N,/FPGA_IO/RDY*%
X6350000Y46990000D02*
X8010030Y45329970D01*
X10180000Y34600000D02*
X11020000Y34600000D01*
X8010030Y36769970D02*
X10180000Y34600000D01*
X11020000Y34600000D02*
X11770000Y33850000D01*
X11770000Y33850000D02*
X11770000Y32900000D01*
X8010030Y45329970D02*
X8010030Y36769970D01*
%TO.N,/FPGA_IO/\u00D81_IN*%
X5290000Y48470000D02*
X5290000Y36350000D01*
X7850000Y35770000D02*
X5870000Y35770000D01*
X9770000Y33850000D02*
X7850000Y35770000D01*
X9770000Y33850000D02*
X9770000Y32900000D01*
X6350000Y49530000D02*
X5290000Y48470000D01*
X5290000Y36350000D02*
X5870000Y35770000D01*
%TO.N,/FPGA_IO/A14*%
X20520000Y4880000D02*
X20520000Y5400000D01*
X18170000Y7750000D02*
X18170000Y8700000D01*
X20520000Y5400000D02*
X18170000Y7750000D01*
X21590000Y3810000D02*
X20520000Y4880000D01*
%TO.N,/FPGA_IO/A15*%
X21590000Y6350000D02*
X19970000Y6350000D01*
X19970000Y6350000D02*
X18570000Y7750000D01*
X18570000Y7750000D02*
X18570000Y8700000D01*
%TO.N,/FPGA_IO/D7*%
X20530000Y25190000D02*
X20530000Y27990000D01*
X21590000Y24130000D02*
X20530000Y25190000D01*
X16570000Y31950000D02*
X16570000Y32900000D01*
X20530000Y27990000D02*
X16570000Y31950000D01*
%TO.N,/FPGA_IO/D6*%
X21590000Y26670000D02*
X21590000Y27430000D01*
X16970000Y31950000D02*
X16970000Y32900000D01*
X20790000Y28130000D02*
X16970000Y31950000D01*
X21590000Y26670000D02*
X20790000Y27470000D01*
X20790000Y27470000D02*
X20790000Y28130000D01*
%TO.N,/FPGA_IO/D5*%
X17370000Y31950000D02*
X17370000Y32900000D01*
X20110000Y29210000D02*
X17370000Y31950000D01*
X21590000Y29210000D02*
X20110000Y29210000D01*
%TO.N,/FPGA_IO/D4*%
X17770000Y31950000D02*
X17770000Y32900000D01*
X17970000Y31750000D02*
X17770000Y31950000D01*
X21590000Y31750000D02*
X17970000Y31750000D01*
%TO.N,/FPGA_IO/D3*%
X19370000Y33850000D02*
X19370000Y32900000D01*
X21590000Y34290000D02*
X19810000Y34290000D01*
X19810000Y34290000D02*
X19370000Y33850000D01*
%TO.N,/FPGA_IO/D2*%
X20740010Y35620010D02*
X18970000Y33850000D01*
X21590000Y36830000D02*
X20740010Y35980010D01*
X18970000Y33850000D02*
X18970000Y32900000D01*
X20740010Y35980010D02*
X20740010Y35620010D01*
%TO.N,/FPGA_IO/D1*%
X20540000Y35820000D02*
X18570000Y33850000D01*
X21590000Y39370000D02*
X20540000Y38320000D01*
X18570000Y33850000D02*
X18570000Y32900000D01*
X20540000Y38320000D02*
X20540000Y35820000D01*
%TO.N,/FPGA_IO/D0*%
X20339990Y36019990D02*
X18170000Y33850000D01*
X21590000Y41910000D02*
X20339990Y40659990D01*
X18170000Y33850000D02*
X18170000Y32900000D01*
X20339990Y40659990D02*
X20339990Y36019990D01*
%TO.N,/FPGA_IO/CIA2_~FLAG~*%
X10170000Y8700000D02*
X10170000Y7750000D01*
X10170000Y7750000D02*
X7500000Y5080000D01*
X7500000Y5080000D02*
X5840000Y5080000D01*
X5840000Y5080000D02*
X5080000Y4320000D01*
X5080000Y4320000D02*
X5080000Y2540000D01*
X5080000Y2540000D02*
X3810000Y1270000D01*
%TO.N,/FPGA_IO/CIA2_~PC~*%
X5080000Y5080000D02*
X5080000Y6870000D01*
X8930000Y7400000D02*
X9370000Y7840000D01*
X9370000Y7840000D02*
X9370000Y8700000D01*
X5610000Y7400000D02*
X8930000Y7400000D01*
X5080000Y6870000D02*
X5610000Y7400000D01*
X3810000Y3810000D02*
X5080000Y5080000D01*
%TO.N,/FPGA_IO/CIA2_PB7*%
X8970000Y7870000D02*
X8970000Y8700000D01*
X5060010Y7600010D02*
X8700010Y7600010D01*
X3810000Y6350000D02*
X5060010Y7600010D01*
X8700010Y7600010D02*
X8970000Y7870000D01*
%TO.N,/FPGA_IO/CIA2_PB6*%
X4899980Y7800020D02*
X8510020Y7800020D01*
X8570000Y7860000D02*
X8570000Y8700000D01*
X8510020Y7800020D02*
X8570000Y7860000D01*
X3810000Y8890000D02*
X4899980Y7800020D01*
%TO.N,/FPGA_IO/CIA2_PB5*%
X5270020Y9969980D02*
X11450020Y9969980D01*
X11450020Y9969980D02*
X11770000Y9650000D01*
X3810000Y11430000D02*
X5270020Y9969980D01*
X11770000Y9650000D02*
X11770000Y8700000D01*
%TO.N,/FPGA_IO/CIA2_PB4*%
X5487154Y10169990D02*
X4860000Y10797144D01*
X12168012Y10169990D02*
X5487154Y10169990D01*
X4860000Y12920000D02*
X3810000Y13970000D01*
X12570000Y9768002D02*
X12168012Y10169990D01*
X4860000Y10797144D02*
X4860000Y12920000D01*
X12570000Y8700000D02*
X12570000Y9768002D01*
%TO.N,/FPGA_IO/CIA2_PB3*%
X5570000Y10370000D02*
X12650000Y10370000D01*
X3810000Y16510000D02*
X5060010Y15259990D01*
X13370000Y9650000D02*
X13370000Y8700000D01*
X12650000Y10370000D02*
X13370000Y9650000D01*
X5060010Y15259990D02*
X5060010Y10879990D01*
X5060010Y10879990D02*
X5570000Y10370000D01*
%TO.N,/FPGA_IO/CIA2_PB2*%
X3810000Y19050000D02*
X5260020Y17599980D01*
X5260020Y17599980D02*
X5260020Y13289980D01*
X5870000Y12680000D02*
X6827144Y12680000D01*
X13770000Y9650000D02*
X13770000Y8700000D01*
X12849990Y10570010D02*
X13770000Y9650000D01*
X8937134Y10570010D02*
X12849990Y10570010D01*
X6827144Y12680000D02*
X8937134Y10570010D01*
X5260020Y13289980D02*
X5870000Y12680000D01*
%TO.N,/FPGA_IO/CIA2_PB1*%
X5009990Y18447154D02*
X5767154Y17689990D01*
X7410000Y12380000D02*
X9019980Y10770020D01*
X3810000Y21590000D02*
X5009990Y20390010D01*
X5009990Y20390010D02*
X5009990Y18447154D01*
X9019980Y10770020D02*
X13029980Y10770020D01*
X6870010Y17689990D02*
X7410000Y17150000D01*
X14170000Y9630000D02*
X14170000Y8700000D01*
X5767154Y17689990D02*
X6870010Y17689990D01*
X13029980Y10770020D02*
X14170000Y9630000D01*
X7410000Y17150000D02*
X7410000Y12380000D01*
%TO.N,/FPGA_IO/CIA2_PB0*%
X13239970Y10970030D02*
X14570000Y9640000D01*
X3810000Y24130000D02*
X5210000Y22730000D01*
X9102826Y10970030D02*
X13239970Y10970030D01*
X7610010Y17232846D02*
X7610010Y12462846D01*
X14570000Y9640000D02*
X14570000Y8700000D01*
X5210000Y22730000D02*
X5210000Y18530000D01*
X7610010Y12462846D02*
X9102826Y10970030D01*
X5210000Y18530000D02*
X5850000Y17890000D01*
X5850000Y17890000D02*
X6952856Y17890000D01*
X6952856Y17890000D02*
X7610010Y17232846D01*
%TO.N,/FPGA_IO/CIA2_PA7*%
X5019990Y27879990D02*
X3810000Y26670000D01*
X14640000Y31220000D02*
X13109950Y29689950D01*
X13109950Y29689950D02*
X9032786Y29689950D01*
X15558002Y31220000D02*
X14640000Y31220000D01*
X9032786Y29689950D02*
X7222826Y27879990D01*
X7222826Y27879990D02*
X5019990Y27879990D01*
X16170000Y31831998D02*
X15558002Y31220000D01*
X16170000Y32900000D02*
X16170000Y31831998D01*
D56*
%TO.N,/FPGA_IO/CIA2_PA6*%
X3794970Y29155030D02*
X3790000Y29160000D01*
D55*
X14550000Y31530000D02*
X12909960Y29889960D01*
X8949940Y29889960D02*
X12909960Y29889960D01*
X15370000Y31950000D02*
X14950000Y31530000D01*
X15370000Y32900000D02*
X15370000Y31950000D01*
X4940000Y28080000D02*
X3810000Y29210000D01*
X7139980Y28080000D02*
X4940000Y28080000D01*
X8949940Y29889960D02*
X7139980Y28080000D01*
X14950000Y31530000D02*
X14550000Y31530000D01*
%TO.N,/FPGA_IO/CIA2_PA5*%
X5270030Y30289970D02*
X12509970Y30289970D01*
X3810000Y31750000D02*
X5270030Y30289970D01*
X14170000Y31950000D02*
X14170000Y32900000D01*
X12509970Y30289970D02*
X14170000Y31950000D01*
%TO.N,/FPGA_IO/CIA2_PA4*%
X3810000Y34290000D02*
X5270018Y32829982D01*
X8744288Y30890000D02*
X11910000Y30890000D01*
X5270018Y32829982D02*
X6804306Y32829982D01*
X12970000Y31950000D02*
X12970000Y32900000D01*
X11910000Y30890000D02*
X12970000Y31950000D01*
X6804306Y32829982D02*
X8744288Y30890000D01*
%TO.N,/FPGA_IO/CIA2_PA3*%
X8909980Y31290020D02*
X6970000Y33230000D01*
X5880000Y33230000D02*
X5290000Y33820000D01*
X5290000Y35350000D02*
X3810000Y36830000D01*
X5290000Y33820000D02*
X5290000Y35350000D01*
X6970000Y33230000D02*
X5880000Y33230000D01*
X12170000Y32900000D02*
X12170000Y31950000D01*
X11510020Y31290020D02*
X8909980Y31290020D01*
X12170000Y31950000D02*
X11510020Y31290020D01*
%TO.N,/FPGA_IO/CIA2_PA2*%
X3300000Y35550000D02*
X4410000Y35550000D01*
X4410000Y35550000D02*
X5089990Y34870010D01*
X6887152Y33029992D02*
X8827134Y31090010D01*
X3810000Y39370000D02*
X2750000Y38310000D01*
X5797152Y33029992D02*
X6887152Y33029992D01*
X8827134Y31090010D02*
X11710010Y31090010D01*
X5089990Y33737154D02*
X5797152Y33029992D01*
X2750000Y38310000D02*
X2750000Y36100000D01*
X2750000Y36100000D02*
X3300000Y35550000D01*
X12570000Y31950000D02*
X12570000Y32900000D01*
X5089990Y34870010D02*
X5089990Y33737154D01*
X11710010Y31090010D02*
X12570000Y31950000D01*
%TO.N,/FPGA_IO/CIA2_PA1*%
X13370000Y31950000D02*
X12109990Y30689990D01*
X2549990Y33900010D02*
X2549990Y40649990D01*
X2549990Y40649990D02*
X3810000Y41910000D01*
X5597154Y30689990D02*
X5089990Y31197154D01*
X13370000Y32900000D02*
X13370000Y31950000D01*
X5089990Y32450010D02*
X4430000Y33110000D01*
X5089990Y31197154D02*
X5089990Y32450010D01*
X4430000Y33110000D02*
X3340000Y33110000D01*
X3340000Y33110000D02*
X2549990Y33900010D01*
X12109990Y30689990D02*
X5597154Y30689990D01*
%TO.N,/FPGA_IO/CIA2_PA0*%
X2349980Y42989980D02*
X2349980Y33817164D01*
X12309980Y30489980D02*
X13770000Y31950000D01*
X3257144Y32910000D02*
X4347144Y32910000D01*
X4889980Y31114308D02*
X5514308Y30489980D01*
X3810000Y44450000D02*
X2349980Y42989980D01*
X2349980Y33817164D02*
X3257144Y32910000D01*
X4889980Y32367164D02*
X4889980Y31114308D01*
X4347144Y32910000D02*
X4889980Y32367164D01*
X5514308Y30489980D02*
X12309980Y30489980D01*
X13770000Y31950000D02*
X13770000Y32900000D01*
%TO.N,/FPGA_IO/CIA2_SP*%
X4889980Y36184308D02*
X5704308Y35369980D01*
X8970000Y33850000D02*
X8970000Y32900000D01*
X3810000Y46990000D02*
X4889980Y45910020D01*
X7450020Y35369980D02*
X5704308Y35369980D01*
X8970000Y33850000D02*
X7450020Y35369980D01*
X4889980Y45910020D02*
X4889980Y36184308D01*
%TO.N,/FPGA_IO/CIA2_CNT*%
X3810000Y49530000D02*
X5089990Y48250010D01*
X5089990Y48250010D02*
X5089990Y36267154D01*
X5089990Y36267154D02*
X5787154Y35569990D01*
X7650010Y35569990D02*
X5787154Y35569990D01*
X9370000Y33850000D02*
X7650010Y35569990D01*
X9370000Y33850000D02*
X9370000Y32900000D01*
%TO.N,/FPGA_IO/~DMA~*%
X20450000Y14490000D02*
X20450000Y13560000D01*
X21080000Y15120000D02*
X20450000Y14490000D01*
X22960000Y15860000D02*
X22220000Y15120000D01*
X19130020Y13010020D02*
X15770000Y9650000D01*
X22960000Y17880000D02*
X22960000Y15860000D01*
X15770000Y9650000D02*
X15770000Y8700000D01*
X20450000Y13560000D02*
X19900020Y13010020D01*
X19900020Y13010020D02*
X19130020Y13010020D01*
X24130000Y19050000D02*
X22960000Y17880000D01*
X22220000Y15120000D02*
X21080000Y15120000D01*
%TO.N,/FPGA_IO/~ROMH~*%
X24130000Y8890000D02*
X22990010Y10029990D01*
X18149990Y10029990D02*
X17770000Y9650000D01*
X22990010Y10029990D02*
X18149990Y10029990D01*
X17770000Y9650000D02*
X17770000Y8700000D01*
%TO.N,/FPGA_IO/~ROML~*%
X24130000Y11430000D02*
X22930000Y10230000D01*
X17950000Y10230000D02*
X17370000Y9650000D01*
X17370000Y9650000D02*
X17370000Y8700000D01*
X22930000Y10230000D02*
X17950000Y10230000D01*
%TO.N,/FPGA_IO/~IO2~*%
X19930000Y12610000D02*
X22770000Y12610000D01*
X16970000Y8700000D02*
X16970000Y9650000D01*
X16970000Y9650000D02*
X19930000Y12610000D01*
X22770000Y12610000D02*
X24130000Y13970000D01*
%TO.N,/FPGA_IO/~IO1~*%
X16170000Y9650000D02*
X16170000Y8700000D01*
X22149990Y12810010D02*
X19330010Y12810010D01*
X24130000Y16510000D02*
X22850000Y15230000D01*
X22850000Y13510020D02*
X22149990Y12810010D01*
X22850000Y15230000D02*
X22850000Y13510020D01*
X19330010Y12810010D02*
X16170000Y9650000D01*
%TO.N,/FPGA_IO/DOT_CLOCK*%
X20249990Y13939990D02*
X20250000Y13939980D01*
X20997154Y15320010D02*
X20249990Y14572846D01*
X20250000Y13642856D02*
X19817174Y13210030D01*
X22759990Y15942846D02*
X22137154Y15320010D01*
X18930030Y13210030D02*
X15370000Y9650000D01*
X24130000Y21590000D02*
X22759990Y20219990D01*
X19817174Y13210030D02*
X18930030Y13210030D01*
X20250000Y13939980D02*
X20250000Y13642856D01*
X22137154Y15320010D02*
X20997154Y15320010D01*
X22759990Y20219990D02*
X22759990Y15942846D01*
X15370000Y9650000D02*
X15370000Y8700000D01*
X20249990Y14572846D02*
X20249990Y13939990D01*
%TO.N,/USB_DisplayPort/USB_~CONN~*%
X11720010Y39820010D02*
X11610000Y39710000D01*
X11890010Y39820010D02*
X11720010Y39820010D01*
X10170000Y38040000D02*
X10080000Y37950000D01*
X10080000Y37950000D02*
X9550000Y37950000D01*
X11935000Y41055000D02*
X12060000Y40930000D01*
X12060000Y40930000D02*
X12060000Y39990000D01*
X11610000Y39590000D02*
X11500000Y39480000D01*
X11610000Y39710000D02*
X11610000Y39590000D01*
X11500000Y39480000D02*
X10270000Y39480000D01*
X11935000Y41150000D02*
X11935000Y41055000D01*
X10170000Y39380000D02*
X10170000Y38040000D01*
X10270000Y39480000D02*
X10170000Y39380000D01*
X12060000Y39990000D02*
X11890010Y39820010D01*
%TO.N,/FPGA_IO/I2_~FLAG~*%
X10170000Y14600000D02*
X10170000Y12970000D01*
X10170000Y12970000D02*
X9040000Y11840000D01*
%TO.N,/FPGA_IO/I2_PB6*%
X8570000Y13720000D02*
X8570000Y14600000D01*
%TO.N,/FPGA_IO/I2_~PC~*%
X9370000Y14600000D02*
X9370000Y13170000D01*
X9370000Y13170000D02*
X8790000Y12590000D01*
%TO.N,/FPGA_IO/I2_PB7*%
X8970000Y13270000D02*
X8790000Y13090000D01*
X8970000Y14600000D02*
X8970000Y13270000D01*
%TO.N,/FPGA_IO/I2_PB5*%
X11770000Y14600000D02*
X11770000Y13170000D01*
X11770000Y13170000D02*
X11190000Y12590000D01*
%TO.N,/FPGA_IO/I2_PB4*%
X12570000Y14600000D02*
X12570000Y13470000D01*
X12570000Y13470000D02*
X11190000Y12090000D01*
%TO.N,/FPGA_IO/I2_PB0*%
X14170000Y14600000D02*
X14170000Y12770000D01*
X14170000Y12770000D02*
X13990000Y12590000D01*
%TO.N,/FPGA_IO/I2_PB3*%
X12970000Y13370000D02*
X11190000Y11590000D01*
X12970000Y14600000D02*
X12970000Y13370000D01*
%TO.N,/FPGA_IO/I2_PB2*%
X13370000Y13370000D02*
X11590000Y11590000D01*
X13370000Y14600000D02*
X13370000Y13370000D01*
%TO.N,/FPGA_IO/I2_PA7*%
X15030000Y29090000D02*
X16170000Y27950000D01*
X16170000Y27950000D02*
X16170000Y27000000D01*
X13970000Y29090000D02*
X15030000Y29090000D01*
%TO.N,/FPGA_IO/I2_PA5*%
X14570000Y27950000D02*
X14570000Y27000000D01*
X13970000Y28040000D02*
X14480000Y28040000D01*
X14480000Y28040000D02*
X14570000Y27950000D01*
%TO.N,/FPGA_IO/I2_PB1*%
X13770000Y14600000D02*
X13770000Y13220000D01*
%TO.N,/FPGA_IO/I2_PA6*%
X14580000Y28740000D02*
X15370000Y27950000D01*
X13970000Y28740000D02*
X14580000Y28740000D01*
X15370000Y27950000D02*
X15370000Y27000000D01*
%TO.N,/FPGA_IO/I2_PA1*%
X13770000Y26120000D02*
X13770000Y27000000D01*
%TO.N,/FPGA_IO/I2_PA2*%
X12970000Y26120000D02*
X12970000Y27000000D01*
%TO.N,/FPGA_IO/I2_PA3*%
X12570000Y26120000D02*
X12570000Y27000000D01*
%TO.N,/FPGA_IO/I2_PA4*%
X13370000Y26120000D02*
X13370000Y27000000D01*
%TO.N,/FPGA_IO/I2_CNT*%
X10370000Y28540000D02*
X9770000Y27940000D01*
X9770000Y27940000D02*
X9770000Y27000000D01*
%TO.N,/FPGA_IO/I2_SP*%
X10370000Y29040000D02*
X9370000Y28040000D01*
X9370000Y28040000D02*
X9370000Y27000000D01*
%TO.N,/FPGA_IO/I2_PA0*%
X14170000Y26120000D02*
X14170000Y27000000D01*
X13820000Y25770000D02*
X13570000Y25770000D01*
X13820000Y25770000D02*
X14170000Y26120000D01*
%TO.N,/Audio/I2S_LRCLK*%
X16570000Y37230000D02*
X16570000Y36800000D01*
X16240000Y36470000D02*
X16240000Y35900000D01*
X16240000Y35900000D02*
X16640000Y35500000D01*
X16570000Y36800000D02*
X16240000Y36470000D01*
%TO.N,/Audio/I2S_MCLK*%
X16539999Y36348001D02*
X16539999Y36011999D01*
X16539999Y36011999D02*
X16801998Y35750000D01*
X16970000Y37230000D02*
X16970000Y36778002D01*
X16970000Y36778002D02*
X16539999Y36348001D01*
X16801998Y35750000D02*
X16890000Y35750000D01*
%TO.N,/Audio/I2S_SCLK*%
X15940000Y36610000D02*
X15940000Y35700000D01*
X16170000Y36840000D02*
X15940000Y36610000D01*
X15940000Y35700000D02*
X16390000Y35250000D01*
X16170000Y37230000D02*
X16170000Y36840000D01*
%TO.N,/Audio/I2S_DIN*%
X15340000Y36556433D02*
X15340000Y35300000D01*
X15020000Y38280000D02*
X14900000Y38160000D01*
X14900000Y38160000D02*
X14900000Y36996433D01*
X15520000Y38280000D02*
X15020000Y38280000D01*
X15340000Y35300000D02*
X15890000Y34750000D01*
X14900000Y36996433D02*
X15340000Y36556433D01*
%TO.N,/Audio/I2S_DOUT*%
X15520000Y36810000D02*
X15640000Y36690000D01*
X15640000Y35500000D02*
X16140000Y35000000D01*
X15640000Y36690000D02*
X15640000Y35500000D01*
X15520000Y37880000D02*
X15520000Y36810000D01*
%TO.N,/FPGA_IO/I_\u00D81_IN*%
X10170000Y27840000D02*
X10170000Y27000000D01*
X10370000Y28040000D02*
X10170000Y27840000D01*
%TO.N,/FPGA_IO/I_RDY*%
X12170000Y26120000D02*
X12170000Y27000000D01*
%TO.N,/FPGA_IO/I_~IRQ~*%
X11770000Y26120000D02*
X11770000Y27000000D01*
%TO.N,/FPGA_IO/I_~NMI~*%
X10970000Y26120000D02*
X10970000Y27000000D01*
%TO.N,/FPGA_IO/I_AEC*%
X10570000Y26120000D02*
X10570000Y27000000D01*
%TO.N,/FPGA_IO/I_A4*%
X14570000Y12670000D02*
X13990000Y12090000D01*
X14570000Y14600000D02*
X14570000Y12670000D01*
%TO.N,/FPGA_IO/I_A2*%
X14970000Y27950000D02*
X14970000Y27000000D01*
X14530000Y28390000D02*
X14970000Y27950000D01*
X13970000Y28390000D02*
X14530000Y28390000D01*
%TO.N,/FPGA_IO/I_~IO1~*%
X15770000Y14600000D02*
X15770000Y12370000D01*
X15770000Y12370000D02*
X14240000Y10840000D01*
%TO.N,/FPGA_IO/I_~IO2~*%
X19327144Y19470000D02*
X19850000Y19470000D01*
X16170000Y14600000D02*
X16170000Y16312856D01*
X16170000Y16312856D02*
X19327144Y19470000D01*
%TO.N,/FPGA_IO/I_~ROML~*%
X16970000Y14600000D02*
X16970000Y16692856D01*
X16970000Y16692856D02*
X19397144Y19120000D01*
X19397144Y19120000D02*
X19850000Y19120000D01*
%TO.N,/FPGA_IO/I_~ROMH~*%
X17370000Y14600000D02*
X17370000Y16662856D01*
X19477144Y18770000D02*
X19850000Y18770000D01*
X17370000Y16662856D02*
X19477144Y18770000D01*
%TO.N,/FPGA_IO/I_D3*%
X20310000Y25180000D02*
X20310000Y23910000D01*
X20310000Y23910000D02*
X20470000Y23750000D01*
X19370000Y27000000D02*
X19370000Y26120000D01*
X19370000Y26120000D02*
X20310000Y25180000D01*
%TO.N,/FPGA_IO/I_D1*%
X20250000Y23050000D02*
X19890000Y23410000D01*
X19890000Y23410000D02*
X19890000Y24800000D01*
X19890000Y24800000D02*
X18570000Y26120000D01*
X18570000Y26120000D02*
X18570000Y27000000D01*
X20470000Y23050000D02*
X20250000Y23050000D01*
%TO.N,/FPGA_IO/I_D2*%
X18970000Y26120000D02*
X18970000Y27000000D01*
X20100000Y24990000D02*
X18970000Y26120000D01*
X20280000Y23400000D02*
X20100000Y23580000D01*
X20100000Y23580000D02*
X20100000Y24990000D01*
X20470000Y23400000D02*
X20280000Y23400000D01*
%TO.N,/FPGA_IO/I_D0*%
X19680020Y23269980D02*
X19680020Y24709262D01*
X20470000Y22700000D02*
X20250000Y22700000D01*
X18170000Y26120000D02*
X18170000Y27000000D01*
X20250000Y22700000D02*
X19680020Y23269980D01*
X18600000Y25690000D02*
X18170000Y26120000D01*
X19680020Y24709262D02*
X18699282Y25690000D01*
X18699282Y25690000D02*
X18600000Y25690000D01*
%TO.N,/FPGA_IO/I_D7*%
X13970000Y29440000D02*
X15080858Y29440000D01*
X16570000Y27950858D02*
X16570000Y27000000D01*
X15080858Y29440000D02*
X16570000Y27950858D01*
%TO.N,/FPGA_IO/I_D4*%
X19480010Y24626416D02*
X18616436Y25489990D01*
X18616436Y25489990D02*
X18400010Y25489990D01*
X18400010Y25489990D02*
X17770000Y26120000D01*
X20250000Y22350000D02*
X19480010Y23119990D01*
X20470000Y22350000D02*
X20250000Y22350000D01*
X17770000Y26120000D02*
X17770000Y27000000D01*
X19480010Y23119990D02*
X19480010Y24626416D01*
%TO.N,/FPGA_IO/I_D5*%
X19280000Y24543570D02*
X18533590Y25289980D01*
X20470000Y22000000D02*
X20250000Y22000000D01*
X19280000Y22970000D02*
X19280000Y24543570D01*
X20250000Y22000000D02*
X19280000Y22970000D01*
X17370000Y26120000D02*
X17370000Y27000000D01*
X18200020Y25289980D02*
X17370000Y26120000D01*
X18533590Y25289980D02*
X18200020Y25289980D01*
%TO.N,/FPGA_IO/I_A12*%
X10570000Y14600000D02*
X10570000Y12870000D01*
X10570000Y12870000D02*
X9290000Y11590000D01*
%TO.N,/FPGA_IO/I_A10*%
X11370000Y14600000D02*
X11370000Y13270000D01*
X11370000Y13270000D02*
X11190000Y13090000D01*
%TO.N,/FPGA_IO/I_A11*%
X9770000Y13070000D02*
X8790000Y12090000D01*
X9770000Y14600000D02*
X9770000Y13070000D01*
%TO.N,/FPGA_IO/I_DOT_CLOCK*%
X14970000Y12570000D02*
X13990000Y11590000D01*
X14970000Y14600000D02*
X14970000Y12570000D01*
%TO.N,/FPGA_IO/I_~DMA~*%
X15370000Y12470000D02*
X13990000Y11090000D01*
X15370000Y14600000D02*
X15370000Y12470000D01*
%TO.N,/FPGA_IO/I_D6*%
X16970000Y27950000D02*
X16970000Y27000000D01*
X15130000Y29790000D02*
X16970000Y27950000D01*
X13970000Y29790000D02*
X15130000Y29790000D01*
%TO.N,/FPGA_IO/I_A14*%
X17770000Y14600000D02*
X17770000Y16632856D01*
X19557144Y18420000D02*
X19850000Y18420000D01*
X17770000Y16632856D02*
X19557144Y18420000D01*
%TO.N,/FPGA_IO/I_A15*%
X18170000Y14600000D02*
X18170000Y16622856D01*
X19617144Y18070000D02*
X19850000Y18070000D01*
X18170000Y16622856D02*
X19617144Y18070000D01*
D54*
%TO.N,/FPGA_IO/I_A13*%
X10970000Y13720000D02*
X10970000Y14600000D01*
%TO.N,/USB_DisplayPort/RX-*%
X9200000Y22280000D02*
X9200000Y21870000D01*
X13570000Y41220000D02*
X13570000Y40810000D01*
%TO.N,/USB_DisplayPort/RX+*%
X8500000Y22280000D02*
X8500000Y21870000D01*
X13170000Y41220000D02*
X13170000Y40810000D01*
%TO.N,/USB_DisplayPort/TX-*%
X14770000Y41220000D02*
X14770000Y40810000D01*
X9750000Y25550000D02*
X9750000Y25140000D01*
%TO.N,/USB_DisplayPort/TX+*%
X14370000Y41220000D02*
X14370000Y40810000D01*
X9050000Y25550000D02*
X9050000Y25140000D01*
%TO.N,/USB_DisplayPort/AUX+*%
X18490000Y23350000D02*
X18520000Y23320000D01*
X17790000Y23350000D02*
X18490000Y23350000D01*
D55*
X15678500Y46370000D02*
X15728499Y46419999D01*
X15728499Y46419999D02*
X16174264Y46419999D01*
D54*
X18550000Y23350000D02*
X18520000Y23320000D01*
D55*
X16174264Y46419999D02*
X16474265Y46720000D01*
X16474265Y46720000D02*
X16510000Y46720000D01*
X15110000Y46657000D02*
X15397000Y46370000D01*
D54*
X18900000Y23350000D02*
X18550000Y23350000D01*
D55*
X15397000Y46370000D02*
X15678500Y46370000D01*
X15110000Y47338500D02*
X15110000Y46657000D01*
D54*
%TO.N,/USB_DisplayPort/AUX-*%
X18490000Y24050000D02*
X18520000Y24080000D01*
X17790000Y24050000D02*
X18490000Y24050000D01*
D55*
X15728499Y46720001D02*
X16050001Y46720001D01*
D54*
X18900000Y24050000D02*
X18550000Y24050000D01*
D55*
X15560000Y46770000D02*
X15510000Y46820000D01*
X15678500Y46770000D02*
X15728499Y46720001D01*
X15510000Y46820000D02*
X15510000Y47338500D01*
X16050001Y46720001D02*
X16510000Y47180000D01*
D54*
X18550000Y24050000D02*
X18520000Y24080000D01*
D55*
X15678500Y46770000D02*
X15560000Y46770000D01*
D54*
%TO.N,/USB_DisplayPort/USB_~FLIP~*%
X11300000Y37140000D02*
X11670000Y37140000D01*
D55*
X12630000Y41280000D02*
X12630000Y41560000D01*
X14620000Y46030000D02*
X14420000Y46030000D01*
X14710000Y45940000D02*
X14620000Y46030000D01*
X14710000Y45801500D02*
X14710000Y45940000D01*
D54*
X11300000Y37400000D02*
X11300000Y37140000D01*
D53*
%TO.N,+2V5*%
X16435000Y20325000D02*
X16435000Y19695000D01*
X16435000Y19695000D02*
X16390000Y19650000D01*
D54*
X12190000Y22650000D02*
X12190000Y23010000D01*
X16270000Y19070000D02*
X16390000Y18950000D01*
X12190000Y23010000D02*
X12090000Y23110000D01*
X12510000Y19270000D02*
X12190000Y18950000D01*
X16390000Y22650000D02*
X16420000Y22650000D01*
X16270000Y19530000D02*
X16390000Y19650000D01*
X16510000Y18430000D02*
X16390000Y18550000D01*
X12090000Y23110000D02*
X11810000Y23110000D01*
X16510000Y17960000D02*
X16510000Y18430000D01*
X16420000Y22650000D02*
X16730000Y22960000D01*
X16270000Y19300000D02*
X16270000Y19530000D01*
X16270000Y19300000D02*
X16270000Y19070000D01*
X16390000Y18550000D02*
X16390000Y18950000D01*
D55*
%TO.N,/Power/~FAULT~*%
X8500000Y38240000D02*
X8500000Y38720000D01*
X9550000Y38750000D02*
X8530000Y38750000D01*
X8530000Y38750000D02*
X8500000Y38720000D01*
%TO.N,/Power/EN_SNK*%
X12830000Y39150000D02*
X12940000Y39260000D01*
X12820000Y39980000D02*
X12590000Y39980000D01*
X12940000Y39860000D02*
X12820000Y39980000D01*
X12250000Y39150000D02*
X12830000Y39150000D01*
X12940000Y39260000D02*
X12940000Y39860000D01*
%TO.N,/Power/EN_SRC*%
X11370000Y40170000D02*
X11300000Y40100000D01*
X11670000Y40170000D02*
X11370000Y40170000D01*
D54*
%TO.N,Net-(C5-Pad1)*%
X16450000Y23350000D02*
X16420000Y23380000D01*
X16390000Y23350000D02*
X16420000Y23380000D01*
X15690000Y23350000D02*
X16390000Y23350000D01*
X17150000Y23350000D02*
X16450000Y23350000D01*
D56*
%TO.N,/USB_DisplayPort/USB_LINK*%
X11470000Y42570000D02*
X11710000Y42330000D01*
X11470000Y43730000D02*
X11470000Y42570000D01*
X11710000Y42330000D02*
X11710000Y41850000D01*
D55*
%TO.N,/FPGA_IO/~ALERT~*%
X8950000Y37680000D02*
X9750000Y36880000D01*
X8500000Y37680000D02*
X8950000Y37680000D01*
X14240000Y34900000D02*
X15140000Y34000000D01*
X10310000Y34900000D02*
X14240000Y34900000D01*
X9550000Y38350000D02*
X9146556Y38350000D01*
X9146556Y38350000D02*
X8500000Y37703444D01*
X8500000Y37703444D02*
X8500000Y37680000D01*
X9750000Y35460000D02*
X10310000Y34900000D01*
X9750000Y36880000D02*
X9750000Y35460000D01*
D53*
%TO.N,VCCA*%
X11505000Y21275000D02*
X11505000Y21905000D01*
D54*
X10915000Y21275000D02*
X10790000Y21150000D01*
X11505000Y21275000D02*
X10915000Y21275000D01*
D53*
X11505000Y21905000D02*
X11550000Y21950000D01*
D55*
X9900000Y21550000D02*
X9720000Y21730000D01*
D54*
X10790000Y21520000D02*
X10790000Y21150000D01*
D55*
X15480000Y21270000D02*
X15780000Y21270000D01*
D54*
X10790000Y20450000D02*
X10790000Y20800000D01*
D55*
X10790000Y21520000D02*
X10760000Y21550000D01*
X15780000Y21270000D02*
X15785000Y21275000D01*
D54*
X10790000Y20800000D02*
X10790000Y21150000D01*
D55*
X9720000Y21730000D02*
X9720000Y22870000D01*
X9720000Y22870000D02*
X9360000Y23230000D01*
X10760000Y21550000D02*
X9900000Y21550000D01*
D54*
%TO.N,Net-(C6-Pad1)*%
X16450000Y24050000D02*
X16420000Y24020000D01*
X17150000Y24050000D02*
X16450000Y24050000D01*
X17150000Y24750000D02*
X16390000Y24750000D01*
X16390000Y24050000D02*
X16420000Y24020000D01*
X15690000Y24050000D02*
X16390000Y24050000D01*
X17150000Y24050000D02*
X17150000Y24750000D01*
%TO.N,Net-(C7-Pad1)*%
X12250000Y38350000D02*
X13060000Y38350000D01*
X13060000Y38350000D02*
X13330000Y38080000D01*
D53*
%TO.N,+3V0*%
X17815000Y41175000D02*
X17145000Y41175000D01*
X16790000Y41180000D02*
X16440000Y41180000D01*
D54*
X16810000Y40770000D02*
X16970000Y40610000D01*
X16970000Y40610000D02*
X16970000Y40130000D01*
X16440000Y40820000D02*
X16490000Y40770000D01*
X16490000Y40770000D02*
X16810000Y40770000D01*
D53*
X17140000Y41180000D02*
X16790000Y41180000D01*
D54*
X16440000Y41180000D02*
X16440000Y40820000D01*
D53*
X17145000Y41175000D02*
X17140000Y41180000D01*
D55*
X16790000Y43030000D02*
X16790000Y41180000D01*
D56*
%TO.N,Net-(C61-Pad1)*%
X18510000Y40130000D02*
X18760000Y40380000D01*
X17770000Y40130000D02*
X18510000Y40130000D01*
X18760000Y40380000D02*
X19440000Y40380000D01*
%TO.N,Net-(C62-Pad1)*%
X19085720Y38680000D02*
X19425720Y38340000D01*
X18420000Y38680000D02*
X19085720Y38680000D01*
X19425720Y38340000D02*
X19440000Y38340000D01*
%TO.N,Net-(C63-Pad1)*%
X18420000Y38280000D02*
X18940000Y38280000D01*
X19040000Y37550000D02*
X18040000Y36550000D01*
X19040000Y38180000D02*
X19040000Y37550000D01*
X18040000Y36550000D02*
X18040000Y36180000D01*
X18940000Y38280000D02*
X19040000Y38180000D01*
D54*
%TO.N,/USB_DisplayPort/ML0-*%
X9200000Y20820000D02*
X9200000Y21230000D01*
%TO.N,/USB_DisplayPort/ML0+*%
X8500000Y20820000D02*
X8500000Y21230000D01*
%TO.N,/USB_DisplayPort/ML1-*%
X9750000Y24500000D02*
X9750000Y24090000D01*
%TO.N,/USB_DisplayPort/ML1+*%
X9050000Y24500000D02*
X9050000Y24090000D01*
%TO.N,/FPGA_IO/USB_D+*%
X13980000Y25060000D02*
X14260000Y24780000D01*
X14260000Y24780000D02*
X14320000Y24780000D01*
%TO.N,/FPGA_IO/USB_D-*%
X15360000Y25060000D02*
X15080000Y24780000D01*
X15080000Y24780000D02*
X15020000Y24780000D01*
%TO.N,/FPGA_IO/DP_AUX+*%
X15050000Y23350000D02*
X15020000Y23350000D01*
X15020000Y23350000D02*
X14720000Y23050000D01*
%TO.N,/FPGA_IO/DP_AUX-*%
X15020000Y24050000D02*
X14720000Y24350000D01*
X15050000Y24050000D02*
X15020000Y24050000D01*
%TO.N,/Config_Memory/TCK*%
X9420000Y18690000D02*
X9670000Y18440000D01*
X9420000Y18980000D02*
X9420000Y18690000D01*
D55*
%TO.N,/Config_Memory/RAM_~CS~*%
X12640000Y4420000D02*
X12640000Y6670000D01*
X12640000Y6670000D02*
X12640000Y7120000D01*
X12640000Y4420000D02*
X13540000Y3520000D01*
D54*
%TO.N,/Config_Memory/MEM_CLK*%
X10820000Y16880000D02*
X10820000Y16040000D01*
D55*
X14540000Y4520000D02*
X14540000Y4920000D01*
D54*
X10120000Y16880000D02*
X10820000Y16880000D01*
%TO.N,Net-(C66-Pad2)*%
X19890000Y36940000D02*
X19440000Y36940000D01*
D56*
X15790000Y40740000D02*
X16060000Y40740000D01*
X16170000Y40630000D02*
X16170000Y40130000D01*
X16060000Y40740000D02*
X16170000Y40630000D01*
D54*
%TO.N,/Config_Memory/~BOOT~*%
X11520000Y18250000D02*
X11170000Y17900000D01*
X11550000Y18250000D02*
X11520000Y18250000D01*
D55*
%TO.N,/Config_Memory/MEM_IO0*%
X16040000Y3680000D02*
X16040000Y6750000D01*
X15320000Y6930000D02*
X15150000Y6760000D01*
X15260000Y6460000D02*
X15540000Y6460000D01*
X16200000Y3520000D02*
X16040000Y3680000D01*
X16040000Y6750000D02*
X15860000Y6930000D01*
X16540000Y3520000D02*
X16200000Y3520000D01*
X15150000Y6760000D02*
X15150000Y6570000D01*
X15860000Y6930000D02*
X15320000Y6930000D01*
X15150000Y6570000D02*
X15260000Y6460000D01*
%TO.N,/Config_Memory/MEM_IO1*%
X16560000Y810000D02*
X15260000Y810000D01*
X17040000Y4020000D02*
X17040000Y1290000D01*
X17040000Y1290000D02*
X16560000Y810000D01*
X16540000Y4520000D02*
X17040000Y4020000D01*
%TO.N,/Config_Memory/MEM_IO2*%
X14155000Y1335000D02*
X14350000Y1140000D01*
X14155000Y1785000D02*
X14155000Y1335000D01*
X15910000Y2000000D02*
X14370000Y2000000D01*
X16040000Y1370000D02*
X15810000Y1140000D01*
X16070000Y2360000D02*
X15910000Y2520000D01*
X15810000Y1140000D02*
X14350000Y1140000D01*
X15910000Y2000000D02*
X16070000Y2160000D01*
X15910000Y2520000D02*
X15540000Y2520000D01*
X16070000Y2160000D02*
X16070000Y2360000D01*
X14370000Y2000000D02*
X14155000Y1785000D01*
%TO.N,/Config_Memory/MEM_IO3*%
X15040000Y3320000D02*
X15040000Y5980000D01*
X15340000Y3020000D02*
X15040000Y3320000D01*
X16390000Y3020000D02*
X15340000Y3020000D01*
X16540000Y2870000D02*
X16390000Y3020000D01*
X16540000Y2520000D02*
X16540000Y2870000D01*
X15040000Y5980000D02*
X14540000Y6480000D01*
%TO.N,/Config_Memory/MEM_IO4*%
X16540000Y1520000D02*
X16540000Y1920000D01*
%TO.N,/Config_Memory/RWDS*%
X15540000Y3520000D02*
X15540000Y3920000D01*
%TO.N,/Config_Memory/MEM_IO5*%
X17540000Y3520000D02*
X17540000Y3120000D01*
%TO.N,/Config_Memory/MEM_IO6*%
X17540000Y4520000D02*
X17540000Y4120000D01*
%TO.N,/Config_Memory/MEM_IO7*%
X17540000Y5520000D02*
X17540000Y5120000D01*
D56*
%TO.N,Net-(C67-Pad2)*%
X17370000Y40630000D02*
X17370000Y40130000D01*
X17480000Y40740000D02*
X18360000Y40740000D01*
X17480000Y40740000D02*
X17370000Y40630000D01*
D54*
X18740000Y36660000D02*
X18740000Y36180000D01*
D55*
%TO.N,/FPGA_IO/~MENU~*%
X22170000Y7600000D02*
X22860000Y6910000D01*
X22860000Y6910000D02*
X22860000Y2540000D01*
X22860000Y2540000D02*
X24130000Y1270000D01*
X18970000Y7750000D02*
X19120000Y7600000D01*
X18970000Y7750000D02*
X18970000Y8700000D01*
X19120000Y7600000D02*
X22170000Y7600000D01*
D54*
%TO.N,Net-(R20-Pad1)*%
X10119999Y17520000D02*
X10120000Y17519999D01*
X10120000Y17520000D02*
X10050000Y17520000D01*
X10050000Y17520000D02*
X9770000Y17240000D01*
D55*
%TO.N,/FPGA_IO/I_~MENU~*%
X19690000Y17720000D02*
X19850000Y17720000D01*
X18570000Y14600000D02*
X18570000Y16600000D01*
X18570000Y16600000D02*
X19690000Y17720000D01*
D54*
%TO.N,Net-(R22-Pad1)*%
X10790000Y18250000D02*
X10820000Y18250000D01*
X10820000Y18250000D02*
X11130000Y18560000D01*
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,GND*%
G36*
X15377589Y21932869D02*
G01*
X15498455Y21882652D01*
X15540849Y21850000D01*
X15337985Y21850000D01*
X15299905Y21863860D01*
X15299686Y21863481D01*
X15297535Y21864723D01*
X15290419Y21867313D01*
X15288634Y21869862D01*
X15271075Y21880000D01*
X15133048Y21880000D01*
X15123052Y21876362D01*
X15120000Y21871075D01*
X15120000Y21563048D01*
X15123638Y21553052D01*
X15128925Y21550000D01*
X15137655Y21550000D01*
X15185221Y21532687D01*
X15210531Y21488850D01*
X15201741Y21439001D01*
X15172670Y21388647D01*
X15169432Y21383038D01*
X15149500Y21270000D01*
X15169432Y21156962D01*
X15172669Y21151356D01*
X15223586Y21063163D01*
X15223588Y21063161D01*
X15226822Y21057559D01*
X15231778Y21053401D01*
X15231780Y21053398D01*
X15301920Y20994544D01*
X15314750Y20983779D01*
X15422609Y20944521D01*
X15448522Y20944521D01*
X15496088Y20927208D01*
X15510051Y20911632D01*
X15510639Y20910752D01*
X15510641Y20910750D01*
X15514690Y20904690D01*
X15520751Y20900640D01*
X15536886Y20889859D01*
X15566818Y20849037D01*
X15568353Y20813896D01*
X15567011Y20807148D01*
X15567011Y20792851D01*
X15579772Y20728697D01*
X15585242Y20715492D01*
X15623612Y20658066D01*
X15628203Y20652472D01*
X15722076Y20558599D01*
X15743468Y20512723D01*
X15743749Y20505953D01*
X15742176Y20142674D01*
X15741505Y20133045D01*
X15738928Y20114051D01*
X15715378Y20069244D01*
X15665600Y20050000D01*
X15596567Y20050000D01*
X15589796Y20049375D01*
X15516918Y20035802D01*
X15504385Y20030966D01*
X15420938Y19979528D01*
X15417498Y19976409D01*
X15370632Y19957283D01*
X15323000Y19972323D01*
X15262479Y20018344D01*
X15250481Y20024378D01*
X15167014Y20048548D01*
X15156781Y20050000D01*
X15133048Y20050000D01*
X15123052Y20046362D01*
X15120000Y20041075D01*
X15120000Y19733048D01*
X15123638Y19723052D01*
X15128925Y19720000D01*
X15266952Y19720000D01*
X15288490Y19727839D01*
X15309582Y19745537D01*
X15334891Y19750000D01*
X15548271Y19750000D01*
X15491535Y19706627D01*
X15371221Y19656944D01*
X15242160Y19640000D01*
X12687840Y19640000D01*
X12558779Y19656944D01*
X12438465Y19706627D01*
X12381729Y19750000D01*
X12602015Y19750000D01*
X12640095Y19736140D01*
X12640314Y19736519D01*
X12642465Y19735277D01*
X12649581Y19732687D01*
X12651366Y19730138D01*
X12668925Y19720000D01*
X12806952Y19720000D01*
X12816948Y19723638D01*
X12820000Y19728925D01*
X12820000Y20036952D01*
X12818499Y20041075D01*
X13020000Y20041075D01*
X13020000Y19733048D01*
X13023638Y19723052D01*
X13028925Y19720000D01*
X13506952Y19720000D01*
X13516948Y19723638D01*
X13520000Y19728925D01*
X13520000Y20036952D01*
X13518499Y20041075D01*
X13720000Y20041075D01*
X13720000Y19733048D01*
X13723638Y19723052D01*
X13728925Y19720000D01*
X14206952Y19720000D01*
X14216948Y19723638D01*
X14220000Y19728925D01*
X14220000Y20036952D01*
X14218499Y20041075D01*
X14420000Y20041075D01*
X14420000Y19733048D01*
X14423638Y19723052D01*
X14428925Y19720000D01*
X14906952Y19720000D01*
X14916948Y19723638D01*
X14920000Y19728925D01*
X14920000Y20036952D01*
X14916362Y20046948D01*
X14911075Y20050000D01*
X14896567Y20050000D01*
X14889796Y20049375D01*
X14816918Y20035802D01*
X14804385Y20030966D01*
X14720938Y19979528D01*
X14717498Y19976409D01*
X14670632Y19957283D01*
X14623000Y19972323D01*
X14562479Y20018344D01*
X14550481Y20024378D01*
X14467014Y20048548D01*
X14456781Y20050000D01*
X14433048Y20050000D01*
X14423052Y20046362D01*
X14420000Y20041075D01*
X14218499Y20041075D01*
X14216362Y20046948D01*
X14211075Y20050000D01*
X14196567Y20050000D01*
X14189796Y20049375D01*
X14116918Y20035802D01*
X14104385Y20030966D01*
X14020938Y19979528D01*
X14017498Y19976409D01*
X13970632Y19957283D01*
X13923000Y19972323D01*
X13862479Y20018344D01*
X13850481Y20024378D01*
X13767014Y20048548D01*
X13756781Y20050000D01*
X13733048Y20050000D01*
X13723052Y20046362D01*
X13720000Y20041075D01*
X13518499Y20041075D01*
X13516362Y20046948D01*
X13511075Y20050000D01*
X13496567Y20050000D01*
X13489796Y20049375D01*
X13416918Y20035802D01*
X13404385Y20030966D01*
X13320938Y19979528D01*
X13317498Y19976409D01*
X13270632Y19957283D01*
X13223000Y19972323D01*
X13162479Y20018344D01*
X13150481Y20024378D01*
X13067014Y20048548D01*
X13056781Y20050000D01*
X13033048Y20050000D01*
X13023052Y20046362D01*
X13020000Y20041075D01*
X12818499Y20041075D01*
X12816362Y20046948D01*
X12811075Y20050000D01*
X12796567Y20050000D01*
X12789796Y20049375D01*
X12716918Y20035802D01*
X12704385Y20030966D01*
X12620938Y19979528D01*
X12617498Y19976409D01*
X12570632Y19957283D01*
X12523000Y19972323D01*
X12477141Y20007194D01*
X12449757Y20049766D01*
X12456144Y20099981D01*
X12460397Y20107202D01*
X12469857Y20121359D01*
X12481311Y20178938D01*
X12484790Y20196430D01*
X12484790Y20196431D01*
X12485500Y20200000D01*
X12485500Y20550000D01*
X12469857Y20628641D01*
X12425310Y20695310D01*
X12403114Y20710141D01*
X12373182Y20750963D01*
X12371647Y20786104D01*
X12372989Y20792852D01*
X12372989Y20807149D01*
X12360228Y20871303D01*
X12354758Y20884508D01*
X12316388Y20941934D01*
X12311797Y20947528D01*
X12205327Y21053998D01*
X12183935Y21099874D01*
X12183654Y21106004D01*
X12182195Y21442968D01*
X12182789Y21452657D01*
X12186964Y21485369D01*
X12210160Y21530360D01*
X12260369Y21550000D01*
X12343433Y21550000D01*
X12350204Y21550625D01*
X12423082Y21564198D01*
X12435615Y21569034D01*
X12519062Y21620472D01*
X12522502Y21623591D01*
X12569368Y21642717D01*
X12617000Y21627677D01*
X12677521Y21581656D01*
X12689519Y21575622D01*
X12772986Y21551452D01*
X12783219Y21550000D01*
X12806952Y21550000D01*
X12816948Y21553638D01*
X12820000Y21558925D01*
X12820000Y21866952D01*
X12818499Y21871075D01*
X13020000Y21871075D01*
X13020000Y21563048D01*
X13023638Y21553052D01*
X13028925Y21550000D01*
X13043433Y21550000D01*
X13050204Y21550625D01*
X13123082Y21564198D01*
X13135615Y21569034D01*
X13219062Y21620472D01*
X13222502Y21623591D01*
X13269368Y21642717D01*
X13317000Y21627677D01*
X13377521Y21581656D01*
X13389519Y21575622D01*
X13472986Y21551452D01*
X13483219Y21550000D01*
X13506952Y21550000D01*
X13516948Y21553638D01*
X13520000Y21558925D01*
X13520000Y21866952D01*
X13518499Y21871075D01*
X13720000Y21871075D01*
X13720000Y21563048D01*
X13723638Y21553052D01*
X13728925Y21550000D01*
X13743433Y21550000D01*
X13750204Y21550625D01*
X13823082Y21564198D01*
X13835615Y21569034D01*
X13919062Y21620472D01*
X13922502Y21623591D01*
X13969368Y21642717D01*
X14017000Y21627677D01*
X14077521Y21581656D01*
X14089519Y21575622D01*
X14172986Y21551452D01*
X14183219Y21550000D01*
X14206952Y21550000D01*
X14216948Y21553638D01*
X14220000Y21558925D01*
X14220000Y21866952D01*
X14218499Y21871075D01*
X14420000Y21871075D01*
X14420000Y21563048D01*
X14423638Y21553052D01*
X14428925Y21550000D01*
X14443433Y21550000D01*
X14450204Y21550625D01*
X14523082Y21564198D01*
X14535615Y21569034D01*
X14619062Y21620472D01*
X14622502Y21623591D01*
X14669368Y21642717D01*
X14717000Y21627677D01*
X14777521Y21581656D01*
X14789519Y21575622D01*
X14872986Y21551452D01*
X14883219Y21550000D01*
X14906952Y21550000D01*
X14916948Y21553638D01*
X14920000Y21558925D01*
X14920000Y21866952D01*
X14916362Y21876948D01*
X14911075Y21880000D01*
X14433048Y21880000D01*
X14423052Y21876362D01*
X14420000Y21871075D01*
X14218499Y21871075D01*
X14216362Y21876948D01*
X14211075Y21880000D01*
X13733048Y21880000D01*
X13723052Y21876362D01*
X13720000Y21871075D01*
X13518499Y21871075D01*
X13516362Y21876948D01*
X13511075Y21880000D01*
X13033048Y21880000D01*
X13023052Y21876362D01*
X13020000Y21871075D01*
X12818499Y21871075D01*
X12816362Y21876948D01*
X12811075Y21880000D01*
X12673048Y21880000D01*
X12651510Y21872161D01*
X12630418Y21854463D01*
X12605109Y21850000D01*
X12389151Y21850000D01*
X12431545Y21882652D01*
X12552411Y21932869D01*
X12682169Y21950000D01*
X15247831Y21950000D01*
X15377589Y21932869D01*
G37*
%TD.AperFunction*%
%TD*%
M02*
