Classic Timing Analyzer report for Mux_2_4_8bit
Tue Oct 14 22:42:21 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                         ;
+------------------------------+-------+---------------+-------------+--------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 17.641 ns   ; InA[3] ; OutData[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+--------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To         ;
+-------+-------------------+-----------------+--------+------------+
; N/A   ; None              ; 17.641 ns       ; InA[3] ; OutData[3] ;
; N/A   ; None              ; 17.472 ns       ; Sel[1] ; OutData[3] ;
; N/A   ; None              ; 17.421 ns       ; InB[3] ; OutData[3] ;
; N/A   ; None              ; 15.597 ns       ; Sel[1] ; OutData[5] ;
; N/A   ; None              ; 15.423 ns       ; InB[5] ; OutData[5] ;
; N/A   ; None              ; 15.189 ns       ; InA[6] ; OutData[6] ;
; N/A   ; None              ; 15.053 ns       ; Sel[1] ; OutData[6] ;
; N/A   ; None              ; 14.977 ns       ; InC[6] ; OutData[6] ;
; N/A   ; None              ; 14.779 ns       ; InD[6] ; OutData[6] ;
; N/A   ; None              ; 14.686 ns       ; InA[5] ; OutData[5] ;
; N/A   ; None              ; 14.403 ns       ; InA[7] ; OutData[7] ;
; N/A   ; None              ; 14.348 ns       ; InB[7] ; OutData[7] ;
; N/A   ; None              ; 13.735 ns       ; InB[6] ; OutData[6] ;
; N/A   ; None              ; 13.693 ns       ; InC[3] ; OutData[3] ;
; N/A   ; None              ; 13.175 ns       ; InA[2] ; OutData[2] ;
; N/A   ; None              ; 13.170 ns       ; Sel[1] ; OutData[7] ;
; N/A   ; None              ; 13.111 ns       ; InD[3] ; OutData[3] ;
; N/A   ; None              ; 13.046 ns       ; Sel[1] ; OutData[1] ;
; N/A   ; None              ; 13.042 ns       ; InC[7] ; OutData[7] ;
; N/A   ; None              ; 12.798 ns       ; InA[1] ; OutData[1] ;
; N/A   ; None              ; 12.792 ns       ; InD[7] ; OutData[7] ;
; N/A   ; None              ; 12.724 ns       ; InD[5] ; OutData[5] ;
; N/A   ; None              ; 12.681 ns       ; Sel[0] ; OutData[3] ;
; N/A   ; None              ; 12.669 ns       ; InD[1] ; OutData[1] ;
; N/A   ; None              ; 12.566 ns       ; InC[5] ; OutData[5] ;
; N/A   ; None              ; 12.544 ns       ; InC[2] ; OutData[2] ;
; N/A   ; None              ; 12.355 ns       ; InB[1] ; OutData[1] ;
; N/A   ; None              ; 12.323 ns       ; Sel[1] ; OutData[2] ;
; N/A   ; None              ; 12.098 ns       ; InA[0] ; OutData[0] ;
; N/A   ; None              ; 12.021 ns       ; InC[1] ; OutData[1] ;
; N/A   ; None              ; 11.906 ns       ; InC[0] ; OutData[0] ;
; N/A   ; None              ; 11.823 ns       ; InC[4] ; OutData[4] ;
; N/A   ; None              ; 11.693 ns       ; InD[2] ; OutData[2] ;
; N/A   ; None              ; 11.670 ns       ; Sel[1] ; OutData[0] ;
; N/A   ; None              ; 11.427 ns       ; InA[4] ; OutData[4] ;
; N/A   ; None              ; 11.318 ns       ; InD[4] ; OutData[4] ;
; N/A   ; None              ; 11.239 ns       ; Sel[1] ; OutData[4] ;
; N/A   ; None              ; 11.179 ns       ; InB[4] ; OutData[4] ;
; N/A   ; None              ; 11.040 ns       ; InB[2] ; OutData[2] ;
; N/A   ; None              ; 10.468 ns       ; InD[0] ; OutData[0] ;
; N/A   ; None              ; 10.417 ns       ; Sel[0] ; OutData[5] ;
; N/A   ; None              ; 10.262 ns       ; Sel[0] ; OutData[6] ;
; N/A   ; None              ; 8.379 ns        ; Sel[0] ; OutData[7] ;
; N/A   ; None              ; 7.862 ns        ; Sel[0] ; OutData[1] ;
; N/A   ; None              ; 7.541 ns        ; Sel[0] ; OutData[2] ;
; N/A   ; None              ; 6.875 ns        ; Sel[0] ; OutData[0] ;
; N/A   ; None              ; 6.448 ns        ; Sel[0] ; OutData[4] ;
; N/A   ; None              ; 5.795 ns        ; InB[0] ; OutData[0] ;
+-------+-------------------+-----------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Oct 14 22:42:21 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mux_2_4_8bit -c Mux_2_4_8bit --timing_analysis_only
Info: Longest tpd from source pin "InA[3]" to destination pin "OutData[3]" is 17.641 ns
    Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_J18; Fanout = 1; PIN Node = 'InA[3]'
    Info: 2: + IC(5.495 ns) + CELL(0.544 ns) = 6.883 ns; Loc. = LCCOMB_X49_Y14_N12; Fanout = 1; COMB Node = 'Mux4~0'
    Info: 3: + IC(4.266 ns) + CELL(0.322 ns) = 11.471 ns; Loc. = LCCOMB_X12_Y2_N24; Fanout = 1; COMB Node = 'Mux4~1'
    Info: 4: + IC(3.330 ns) + CELL(2.840 ns) = 17.641 ns; Loc. = PIN_V19; Fanout = 0; PIN Node = 'OutData[3]'
    Info: Total cell delay = 4.550 ns ( 25.79 % )
    Info: Total interconnect delay = 13.091 ns ( 74.21 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Tue Oct 14 22:42:21 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


