INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../econV1_test.cpp in debug mode
   Compiling ../../../../firmware/econV1.cpp in debug mode
   Generating csim.exe
Processing input 0
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
