{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 13:51:55 2019 " "Info: Processing started: Fri Oct 18 13:51:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off InfraHard -c InfraHard --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InfraHard -c InfraHard --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[0\] " "Warning: Node \"Control:controle\|state\[0\]\" is a latch" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[2\] " "Warning: Node \"Control:controle\|state\[2\]\" is a latch" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[6\] " "Warning: Node \"Control:controle\|state\[6\]\" is a latch" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[4\] " "Warning: Node \"Control:controle\|state\[4\]\" is a latch" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[1\] " "Warning: Node \"Control:controle\|state\[1\]\" is a latch" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[3\] " "Warning: Node \"Control:controle\|state\[3\]\" is a latch" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 1 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Control:controle\|WideOr41~0 " "Info: Detected gated clock \"Control:controle\|WideOr41~0\" as buffer" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Control:controle\|WideOr41~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[3\] " "Info: Detected ripple clock \"Control:controle\|Estado\[3\]\" as buffer" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[1\] " "Info: Detected ripple clock \"Control:controle\|Estado\[1\]\" as buffer" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[6\] " "Info: Detected ripple clock \"Control:controle\|Estado\[6\]\" as buffer" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[4\] " "Info: Detected ripple clock \"Control:controle\|Estado\[4\]\" as buffer" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[2\] " "Info: Detected ripple clock \"Control:controle\|Estado\[2\]\" as buffer" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[0\] " "Info: Detected ripple clock \"Control:controle\|Estado\[0\]\" as buffer" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Control:controle\|state\[2\] register Control:controle\|Estado\[2\] 117.87 MHz 8.484 ns Internal " "Info: Clock \"clock\" has Internal fmax of 117.87 MHz between source register \"Control:controle\|state\[2\]\" and destination register \"Control:controle\|Estado\[2\]\" (period= 8.484 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.520 ns + Longest register register " "Info: + Longest register to register delay is 0.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:controle\|state\[2\] 1 REG LCCOMB_X22_Y11_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 1; REG Node = 'Control:controle\|state\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controle|state[2] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.309 ns) 0.520 ns Control:controle\|Estado\[2\] 2 REG LCFF_X22_Y11_N7 8 " "Info: 2: + IC(0.211 ns) + CELL(0.309 ns) = 0.520 ns; Loc. = LCFF_X22_Y11_N7; Fanout = 8; REG Node = 'Control:controle\|Estado\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.520 ns" { Control:controle|state[2] Control:controle|Estado[2] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 59.42 % ) " "Info: Total cell delay = 0.309 ns ( 59.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.211 ns ( 40.58 % ) " "Info: Total interconnect delay = 0.211 ns ( 40.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.520 ns" { Control:controle|state[2] Control:controle|Estado[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.520 ns" { Control:controle|state[2] {} Control:controle|Estado[2] {} } { 0.000ns 0.211ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.632 ns - Smallest " "Info: - Smallest clock skew is -3.632 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.990 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AB6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 6; CLK Node = 'clock'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.618 ns) 2.990 ns Control:controle\|Estado\[2\] 2 REG LCFF_X22_Y11_N7 8 " "Info: 2: + IC(1.515 ns) + CELL(0.618 ns) = 2.990 ns; Loc. = LCFF_X22_Y11_N7; Fanout = 8; REG Node = 'Control:controle\|Estado\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.133 ns" { clock Control:controle|Estado[2] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 49.33 % ) " "Info: Total cell delay = 1.475 ns ( 49.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.515 ns ( 50.67 % ) " "Info: Total interconnect delay = 1.515 ns ( 50.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.990 ns" { clock Control:controle|Estado[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.990 ns" { clock {} clock~combout {} Control:controle|Estado[2] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.622 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AB6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 6; CLK Node = 'clock'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.712 ns) 3.084 ns Control:controle\|Estado\[4\] 2 REG LCFF_X22_Y11_N21 9 " "Info: 2: + IC(1.515 ns) + CELL(0.712 ns) = 3.084 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 9; REG Node = 'Control:controle\|Estado\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.227 ns" { clock Control:controle|Estado[4] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.378 ns) 4.096 ns Control:controle\|WideOr41~0 3 COMB LCCOMB_X22_Y12_N8 1 " "Info: 3: + IC(0.634 ns) + CELL(0.378 ns) = 4.096 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 1; COMB Node = 'Control:controle\|WideOr41~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.012 ns" { Control:controle|Estado[4] Control:controle|WideOr41~0 } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.000 ns) 5.545 ns Control:controle\|WideOr41~0clkctrl 4 COMB CLKCTRL_G14 6 " "Info: 4: + IC(1.449 ns) + CELL(0.000 ns) = 5.545 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'Control:controle\|WideOr41~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.449 ns" { Control:controle|WideOr41~0 Control:controle|WideOr41~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.154 ns) 6.622 ns Control:controle\|state\[2\] 5 REG LCCOMB_X22_Y11_N4 1 " "Info: 5: + IC(0.923 ns) + CELL(0.154 ns) = 6.622 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 1; REG Node = 'Control:controle\|state\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.077 ns" { Control:controle|WideOr41~0clkctrl Control:controle|state[2] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.101 ns ( 31.73 % ) " "Info: Total cell delay = 2.101 ns ( 31.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.521 ns ( 68.27 % ) " "Info: Total interconnect delay = 4.521 ns ( 68.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.622 ns" { clock Control:controle|Estado[4] Control:controle|WideOr41~0 Control:controle|WideOr41~0clkctrl Control:controle|state[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.622 ns" { clock {} clock~combout {} Control:controle|Estado[4] {} Control:controle|WideOr41~0 {} Control:controle|WideOr41~0clkctrl {} Control:controle|state[2] {} } { 0.000ns 0.000ns 1.515ns 0.634ns 1.449ns 0.923ns } { 0.000ns 0.857ns 0.712ns 0.378ns 0.000ns 0.154ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.990 ns" { clock Control:controle|Estado[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.990 ns" { clock {} clock~combout {} Control:controle|Estado[2] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.857ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.622 ns" { clock Control:controle|Estado[4] Control:controle|WideOr41~0 Control:controle|WideOr41~0clkctrl Control:controle|state[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.622 ns" { clock {} clock~combout {} Control:controle|Estado[4] {} Control:controle|WideOr41~0 {} Control:controle|WideOr41~0clkctrl {} Control:controle|state[2] {} } { 0.000ns 0.000ns 1.515ns 0.634ns 1.449ns 0.923ns } { 0.000ns 0.857ns 0.712ns 0.378ns 0.000ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.520 ns" { Control:controle|state[2] Control:controle|Estado[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.520 ns" { Control:controle|state[2] {} Control:controle|Estado[2] {} } { 0.000ns 0.211ns } { 0.000ns 0.309ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.990 ns" { clock Control:controle|Estado[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.990 ns" { clock {} clock~combout {} Control:controle|Estado[2] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.857ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.622 ns" { clock Control:controle|Estado[4] Control:controle|WideOr41~0 Control:controle|WideOr41~0clkctrl Control:controle|state[2] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.622 ns" { clock {} clock~combout {} Control:controle|Estado[4] {} Control:controle|WideOr41~0 {} Control:controle|WideOr41~0clkctrl {} Control:controle|state[2] {} } { 0.000ns 0.000ns 1.515ns 0.634ns 1.449ns 0.923ns } { 0.000ns 0.857ns 0.712ns 0.378ns 0.000ns 0.154ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:controle\|Estado\[3\] Control:controle\|state\[0\] clock 2.287 ns " "Info: Found hold time violation between source  pin or register \"Control:controle\|Estado\[3\]\" and destination pin or register \"Control:controle\|state\[0\]\" for clock \"clock\" (Hold time is 2.287 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.505 ns + Largest " "Info: + Largest clock skew is 3.505 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.495 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AB6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 6; CLK Node = 'clock'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.712 ns) 3.084 ns Control:controle\|Estado\[4\] 2 REG LCFF_X22_Y11_N21 9 " "Info: 2: + IC(1.515 ns) + CELL(0.712 ns) = 3.084 ns; Loc. = LCFF_X22_Y11_N21; Fanout = 9; REG Node = 'Control:controle\|Estado\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.227 ns" { clock Control:controle|Estado[4] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.378 ns) 4.096 ns Control:controle\|WideOr41~0 3 COMB LCCOMB_X22_Y12_N8 1 " "Info: 3: + IC(0.634 ns) + CELL(0.378 ns) = 4.096 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 1; COMB Node = 'Control:controle\|WideOr41~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.012 ns" { Control:controle|Estado[4] Control:controle|WideOr41~0 } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.000 ns) 5.545 ns Control:controle\|WideOr41~0clkctrl 4 COMB CLKCTRL_G14 6 " "Info: 4: + IC(1.449 ns) + CELL(0.000 ns) = 5.545 ns; Loc. = CLKCTRL_G14; Fanout = 6; COMB Node = 'Control:controle\|WideOr41~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.449 ns" { Control:controle|WideOr41~0 Control:controle|WideOr41~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.053 ns) 6.495 ns Control:controle\|state\[0\] 5 REG LCCOMB_X22_Y12_N24 1 " "Info: 5: + IC(0.897 ns) + CELL(0.053 ns) = 6.495 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; REG Node = 'Control:controle\|state\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.950 ns" { Control:controle|WideOr41~0clkctrl Control:controle|state[0] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 30.79 % ) " "Info: Total cell delay = 2.000 ns ( 30.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.495 ns ( 69.21 % ) " "Info: Total interconnect delay = 4.495 ns ( 69.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.495 ns" { clock Control:controle|Estado[4] Control:controle|WideOr41~0 Control:controle|WideOr41~0clkctrl Control:controle|state[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.495 ns" { clock {} clock~combout {} Control:controle|Estado[4] {} Control:controle|WideOr41~0 {} Control:controle|WideOr41~0clkctrl {} Control:controle|state[0] {} } { 0.000ns 0.000ns 1.515ns 0.634ns 1.449ns 0.897ns } { 0.000ns 0.857ns 0.712ns 0.378ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.990 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AB6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 6; CLK Node = 'clock'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.618 ns) 2.990 ns Control:controle\|Estado\[3\] 2 REG LCFF_X22_Y11_N17 8 " "Info: 2: + IC(1.515 ns) + CELL(0.618 ns) = 2.990 ns; Loc. = LCFF_X22_Y11_N17; Fanout = 8; REG Node = 'Control:controle\|Estado\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.133 ns" { clock Control:controle|Estado[3] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 49.33 % ) " "Info: Total cell delay = 1.475 ns ( 49.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.515 ns ( 50.67 % ) " "Info: Total interconnect delay = 1.515 ns ( 50.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.990 ns" { clock Control:controle|Estado[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.990 ns" { clock {} clock~combout {} Control:controle|Estado[3] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.495 ns" { clock Control:controle|Estado[4] Control:controle|WideOr41~0 Control:controle|WideOr41~0clkctrl Control:controle|state[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.495 ns" { clock {} clock~combout {} Control:controle|Estado[4] {} Control:controle|WideOr41~0 {} Control:controle|WideOr41~0clkctrl {} Control:controle|state[0] {} } { 0.000ns 0.000ns 1.515ns 0.634ns 1.449ns 0.897ns } { 0.000ns 0.857ns 0.712ns 0.378ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.990 ns" { clock Control:controle|Estado[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.990 ns" { clock {} clock~combout {} Control:controle|Estado[3] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.124 ns - Shortest register register " "Info: - Shortest register to register delay is 1.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:controle\|Estado\[3\] 1 REG LCFF_X22_Y11_N17 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N17; Fanout = 8; REG Node = 'Control:controle\|Estado\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controle|Estado[3] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.617 ns) + CELL(0.053 ns) 0.670 ns Control:controle\|Selector21~0 2 COMB LCCOMB_X22_Y12_N18 1 " "Info: 2: + IC(0.617 ns) + CELL(0.053 ns) = 0.670 ns; Loc. = LCCOMB_X22_Y12_N18; Fanout = 1; COMB Node = 'Control:controle\|Selector21~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.670 ns" { Control:controle|Estado[3] Control:controle|Selector21~0 } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.225 ns) 1.124 ns Control:controle\|state\[0\] 3 REG LCCOMB_X22_Y12_N24 1 " "Info: 3: + IC(0.229 ns) + CELL(0.225 ns) = 1.124 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; REG Node = 'Control:controle\|state\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.454 ns" { Control:controle|Selector21~0 Control:controle|state[0] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.278 ns ( 24.73 % ) " "Info: Total cell delay = 0.278 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.846 ns ( 75.27 % ) " "Info: Total interconnect delay = 0.846 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.124 ns" { Control:controle|Estado[3] Control:controle|Selector21~0 Control:controle|state[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.124 ns" { Control:controle|Estado[3] {} Control:controle|Selector21~0 {} Control:controle|state[0] {} } { 0.000ns 0.617ns 0.229ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 36 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.495 ns" { clock Control:controle|Estado[4] Control:controle|WideOr41~0 Control:controle|WideOr41~0clkctrl Control:controle|state[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.495 ns" { clock {} clock~combout {} Control:controle|Estado[4] {} Control:controle|WideOr41~0 {} Control:controle|WideOr41~0clkctrl {} Control:controle|state[0] {} } { 0.000ns 0.000ns 1.515ns 0.634ns 1.449ns 0.897ns } { 0.000ns 0.857ns 0.712ns 0.378ns 0.000ns 0.053ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.990 ns" { clock Control:controle|Estado[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.990 ns" { clock {} clock~combout {} Control:controle|Estado[3] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.857ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.124 ns" { Control:controle|Estado[3] Control:controle|Selector21~0 Control:controle|state[0] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "1.124 ns" { Control:controle|Estado[3] {} Control:controle|Selector21~0 {} Control:controle|state[0] {} } { 0.000ns 0.617ns 0.229ns } { 0.000ns 0.053ns 0.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock state\[1\] Control:controle\|Estado\[1\] 7.116 ns register " "Info: tco from clock \"clock\" to destination pin \"state\[1\]\" through register \"Control:controle\|Estado\[1\]\" is 7.116 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.990 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns clock 1 CLK PIN_AB6 6 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 6; CLK Node = 'clock'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.618 ns) 2.990 ns Control:controle\|Estado\[1\] 2 REG LCFF_X22_Y11_N1 8 " "Info: 2: + IC(1.515 ns) + CELL(0.618 ns) = 2.990 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 8; REG Node = 'Control:controle\|Estado\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.133 ns" { clock Control:controle|Estado[1] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.475 ns ( 49.33 % ) " "Info: Total cell delay = 1.475 ns ( 49.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.515 ns ( 50.67 % ) " "Info: Total interconnect delay = 1.515 ns ( 50.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.990 ns" { clock Control:controle|Estado[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.990 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.857ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.032 ns + Longest register pin " "Info: + Longest register to pin delay is 4.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:controle\|Estado\[1\] 1 REG LCFF_X22_Y11_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y11_N1; Fanout = 8; REG Node = 'Control:controle\|Estado\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Control:controle|Estado[1] } "NODE_NAME" } } { "control.v" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/control.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(2.134 ns) 4.032 ns state\[1\] 2 PIN PIN_T6 0 " "Info: 2: + IC(1.898 ns) + CELL(2.134 ns) = 4.032 ns; Loc. = PIN_T6; Fanout = 0; PIN Node = 'state\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.032 ns" { Control:controle|Estado[1] state[1] } "NODE_NAME" } } { "cpu.sv" "" { Text "E:/Users/aaav/Desktop/InfraHard/src/cpu.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.134 ns ( 52.93 % ) " "Info: Total cell delay = 2.134 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.898 ns ( 47.07 % ) " "Info: Total interconnect delay = 1.898 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.032 ns" { Control:controle|Estado[1] state[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.032 ns" { Control:controle|Estado[1] {} state[1] {} } { 0.000ns 1.898ns } { 0.000ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.990 ns" { clock Control:controle|Estado[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.990 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} } { 0.000ns 0.000ns 1.515ns } { 0.000ns 0.857ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.032 ns" { Control:controle|Estado[1] state[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.032 ns" { Control:controle|Estado[1] {} state[1] {} } { 0.000ns 1.898ns } { 0.000ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4367 " "Info: Peak virtual memory: 4367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 13:51:56 2019 " "Info: Processing ended: Fri Oct 18 13:51:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
