{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1724584969501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1724584969503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 25 08:22:49 2024 " "Processing started: Sun Aug 25 08:22:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1724584969503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1724584969503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MC1 -c MC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1724584969504 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1724584969905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4 " "Found entity 1: DECODER2_4" {  } { { "DECODER2_4.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/DECODER2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER3_8 " "Found entity 1: DECODER3_8" {  } { { "DECODER3_8.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/DECODER3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "FULL_ADDER_1bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/FULL_ADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FULL_ADDER_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FULL_ADDER_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_8bit " "Found entity 1: FULL_ADDER_8bit" {  } { { "FULL_ADDER_8bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/FULL_ADDER_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ULA_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SHIFTER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SHIFTER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REGISTER8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file REGISTER32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MDR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MBR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MBR_EXTENSOR.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MBR_EXTENSOR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_EXTENSOR " "Found entity 1: MBR_EXTENSOR" {  } { { "MBR_EXTENSOR.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/MBR_EXTENSOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SP.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LV.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LV.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPP.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPP.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOS.bdf 1 1 " "Found 1 design units, including 1 entities, in source file TOS.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OPC.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "H.bdf 1 1 " "Found 1 design units, including 1 entities, in source file H.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BANK.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BANK.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK " "Found entity 1: BANK" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LV_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LV_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPP_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPP_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODE3_8_EN.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODE3_8_EN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE3_8_EN " "Found entity 1: DECODE3_8_EN" {  } { { "DECODE3_8_EN.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/DECODE3_8_EN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER2_4EN.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER2_4EN.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER2_4EN " "Found entity 1: DECODER2_4EN" {  } { { "DECODER2_4EN.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/DECODER2_4EN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER4_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DECODER4_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER4_16 " "Found entity 1: DECODER4_16" {  } { { "DECODER4_16.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/DECODER4_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1724584970094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1724584970094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BANK " "Elaborating entity \"BANK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1724584970171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"MAR:inst\"" {  } { { "BANK.bdf" "inst" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 112 520 744 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit MAR:inst\|REGISTER32bit:inst1 " "Elaborating entity \"REGISTER32bit\" for hierarchy \"MAR:inst\|REGISTER32bit:inst1\"" {  } { { "MAR.bdf" "inst1" { Schematic "/home/radsfer/college/Projeto MC1/MAR.bdf" { { 192 576 832 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 232 488 680 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR MBR:inst9 " "Elaborating entity \"MBR\" for hierarchy \"MBR:inst9\"" {  } { { "BANK.bdf" "inst9" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 624 504 776 784 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_EXTENSOR MBR:inst9\|MBR_EXTENSOR:inst " "Elaborating entity \"MBR_EXTENSOR\" for hierarchy \"MBR:inst9\|MBR_EXTENSOR:inst\"" {  } { { "MBR.bdf" "inst" { Schematic "/home/radsfer/college/Projeto MC1/MBR.bdf" { { -112 136 376 -16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER4_16 DECODER4_16:inst10 " "Elaborating entity \"DECODER4_16\" for hierarchy \"DECODER4_16:inst10\"" {  } { { "BANK.bdf" "inst10" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 480 80 176 800 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4EN DECODER4_16:inst10\|DECODER2_4EN:inst " "Elaborating entity \"DECODER2_4EN\" for hierarchy \"DECODER4_16:inst10\|DECODER2_4EN:inst\"" {  } { { "DECODER4_16.bdf" "inst" { Schematic "/home/radsfer/college/Projeto MC1/DECODER4_16.bdf" { { 200 592 688 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER2_4 DECODER4_16:inst10\|DECODER2_4:inst6 " "Elaborating entity \"DECODER2_4\" for hierarchy \"DECODER4_16:inst10\|DECODER2_4:inst6\"" {  } { { "DECODER4_16.bdf" "inst6" { Schematic "/home/radsfer/college/Projeto MC1/DECODER4_16.bdf" { { 48 48 144 176 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst1 " "Elaborating entity \"MDR\" for hierarchy \"MDR:inst1\"" {  } { { "BANK.bdf" "inst1" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 256 512 760 448 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H H:inst8 " "Elaborating entity \"H\" for hierarchy \"H:inst8\"" {  } { { "BANK.bdf" "inst8" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 1616 544 744 1744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"PC:inst2\"" {  } { { "BANK.bdf" "inst2" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 464 496 776 592 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP SP:inst3 " "Elaborating entity \"SP\" for hierarchy \"SP:inst3\"" {  } { { "BANK.bdf" "inst3" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 816 512 760 976 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_initial_address LV_initial_address:inst11 " "Elaborating entity \"LV_initial_address\" for hierarchy \"LV_initial_address:inst11\"" {  } { { "BANK.bdf" "inst11" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 240 40 176 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV LV:inst4 " "Elaborating entity \"LV\" for hierarchy \"LV:inst4\"" {  } { { "BANK.bdf" "inst4" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 992 512 760 1152 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP CPP:inst5 " "Elaborating entity \"CPP\" for hierarchy \"CPP:inst5\"" {  } { { "BANK.bdf" "inst5" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 1168 512 760 1328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_initial_address CPP_initial_address:inst12 " "Elaborating entity \"CPP_initial_address\" for hierarchy \"CPP_initial_address:inst12\"" {  } { { "BANK.bdf" "inst12" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 352 40 176 448 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS TOS:inst6 " "Elaborating entity \"TOS\" for hierarchy \"TOS:inst6\"" {  } { { "BANK.bdf" "inst6" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 1336 544 736 1464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC OPC:inst7 " "Elaborating entity \"OPC\" for hierarchy \"OPC:inst7\"" {  } { { "BANK.bdf" "inst7" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 1472 544 736 1600 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1724584970255 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[31\] MAR_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"MAR_OUT\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[30\] MAR_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"MAR_OUT\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[29\] MAR_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"MAR_OUT\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[28\] MAR_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"MAR_OUT\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[27\] MAR_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"MAR_OUT\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[26\] MAR_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"MAR_OUT\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[25\] MAR_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"MAR_OUT\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[24\] MAR_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"MAR_OUT\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[23\] MAR_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"MAR_OUT\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[22\] MAR_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"MAR_OUT\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[21\] MAR_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"MAR_OUT\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[20\] MAR_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"MAR_OUT\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[19\] MAR_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"MAR_OUT\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[18\] MAR_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"MAR_OUT\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[17\] MAR_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"MAR_OUT\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[16\] MAR_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"MAR_OUT\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[15\] MAR_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"MAR_OUT\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[14\] MAR_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"MAR_OUT\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[13\] MAR_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"MAR_OUT\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[12\] MAR_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"MAR_OUT\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[11\] MAR_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"MAR_OUT\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[10\] MAR_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"MAR_OUT\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[9\] MAR_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"MAR_OUT\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[8\] MAR_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"MAR_OUT\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[7\] MAR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"MAR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[6\] MAR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"MAR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[5\] MAR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"MAR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[4\] MAR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"MAR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[3\] MAR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"MAR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[2\] MAR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"MAR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[1\] MAR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"MAR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MAR:inst\|REGISTER32bit:inst1\|inst6\[0\] MAR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"MAR:inst\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"MAR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst9\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst9\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst9\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst9\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst9\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst9\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst9\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"MBR:inst9\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[31\] OUT_A\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[31\]\" to the node \"OUT_A\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[30\] OUT_A\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[30\]\" to the node \"OUT_A\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[29\] OUT_A\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[29\]\" to the node \"OUT_A\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[28\] OUT_A\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[28\]\" to the node \"OUT_A\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[27\] OUT_A\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[27\]\" to the node \"OUT_A\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[26\] OUT_A\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[26\]\" to the node \"OUT_A\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[25\] OUT_A\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[25\]\" to the node \"OUT_A\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[24\] OUT_A\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[24\]\" to the node \"OUT_A\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[23\] OUT_A\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[23\]\" to the node \"OUT_A\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[22\] OUT_A\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[22\]\" to the node \"OUT_A\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[21\] OUT_A\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[21\]\" to the node \"OUT_A\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[20\] OUT_A\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[20\]\" to the node \"OUT_A\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[19\] OUT_A\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[19\]\" to the node \"OUT_A\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[18\] OUT_A\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[18\]\" to the node \"OUT_A\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[17\] OUT_A\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[17\]\" to the node \"OUT_A\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[16\] OUT_A\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[16\]\" to the node \"OUT_A\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[15\] OUT_A\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[15\]\" to the node \"OUT_A\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[14\] OUT_A\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[14\]\" to the node \"OUT_A\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[13\] OUT_A\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[13\]\" to the node \"OUT_A\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[12\] OUT_A\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[12\]\" to the node \"OUT_A\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[11\] OUT_A\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[11\]\" to the node \"OUT_A\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[10\] OUT_A\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[10\]\" to the node \"OUT_A\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[9\] OUT_A\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[9\]\" to the node \"OUT_A\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[8\] OUT_A\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[8\]\" to the node \"OUT_A\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[7\] OUT_A\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[7\]\" to the node \"OUT_A\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[6\] OUT_A\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[6\]\" to the node \"OUT_A\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[5\] OUT_A\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[5\]\" to the node \"OUT_A\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[4\] OUT_A\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[4\]\" to the node \"OUT_A\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[3\] OUT_A\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[3\]\" to the node \"OUT_A\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[2\] OUT_A\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[2\]\" to the node \"OUT_A\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[1\] OUT_A\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[1\]\" to the node \"OUT_A\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "H:inst8\|REGISTER32bit:inst1\|inst5\[0\] OUT_A\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"H:inst8\|REGISTER32bit:inst1\|inst5\[0\]\" to the node \"OUT_A\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 248 1064 1112 280 "inst5" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[31\] PC_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[31\]\" to the node \"PC_OUT\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[30\] PC_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[30\]\" to the node \"PC_OUT\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[29\] PC_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[29\]\" to the node \"PC_OUT\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[28\] PC_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[28\]\" to the node \"PC_OUT\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[27\] PC_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[27\]\" to the node \"PC_OUT\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[26\] PC_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[26\]\" to the node \"PC_OUT\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[25\] PC_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[25\]\" to the node \"PC_OUT\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[24\] PC_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[24\]\" to the node \"PC_OUT\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[23\] PC_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[23\]\" to the node \"PC_OUT\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[22\] PC_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[22\]\" to the node \"PC_OUT\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[21\] PC_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[21\]\" to the node \"PC_OUT\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[20\] PC_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[20\]\" to the node \"PC_OUT\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[19\] PC_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[19\]\" to the node \"PC_OUT\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[18\] PC_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[18\]\" to the node \"PC_OUT\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[17\] PC_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[17\]\" to the node \"PC_OUT\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[16\] PC_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[16\]\" to the node \"PC_OUT\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[15\] PC_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[15\]\" to the node \"PC_OUT\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[14\] PC_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[14\]\" to the node \"PC_OUT\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[13\] PC_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[13\]\" to the node \"PC_OUT\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[12\] PC_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[12\]\" to the node \"PC_OUT\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[11\] PC_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[11\]\" to the node \"PC_OUT\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[10\] PC_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[10\]\" to the node \"PC_OUT\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[9\] PC_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[9\]\" to the node \"PC_OUT\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[8\] PC_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[8\]\" to the node \"PC_OUT\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[7\] PC_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[7\]\" to the node \"PC_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[6\] PC_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[6\]\" to the node \"PC_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[5\] PC_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[5\]\" to the node \"PC_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[4\] PC_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[4\]\" to the node \"PC_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[3\] PC_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[3\]\" to the node \"PC_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[2\] PC_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[2\]\" to the node \"PC_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[1\] PC_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[1\]\" to the node \"PC_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "PC:inst2\|REGISTER32bit:inst1\|inst6\[0\] PC_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"PC:inst2\|REGISTER32bit:inst1\|inst6\[0\]\" to the node \"PC_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER32bit.bdf" { { 328 1064 1112 360 "inst6" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1724584970680 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1724584970680 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1724584970691 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1724584970691 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1724584971181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971181 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[35\] " "No output dependent on input pin \"MIR\[35\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[34\] " "No output dependent on input pin \"MIR\[34\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[33\] " "No output dependent on input pin \"MIR\[33\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[32\] " "No output dependent on input pin \"MIR\[32\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[31\] " "No output dependent on input pin \"MIR\[31\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[30\] " "No output dependent on input pin \"MIR\[30\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[29\] " "No output dependent on input pin \"MIR\[29\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[28\] " "No output dependent on input pin \"MIR\[28\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[27\] " "No output dependent on input pin \"MIR\[27\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[26\] " "No output dependent on input pin \"MIR\[26\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[25\] " "No output dependent on input pin \"MIR\[25\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[24\] " "No output dependent on input pin \"MIR\[24\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[23\] " "No output dependent on input pin \"MIR\[23\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[22\] " "No output dependent on input pin \"MIR\[22\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[21\] " "No output dependent on input pin \"MIR\[21\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[20\] " "No output dependent on input pin \"MIR\[20\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[19\] " "No output dependent on input pin \"MIR\[19\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[18\] " "No output dependent on input pin \"MIR\[18\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[17\] " "No output dependent on input pin \"MIR\[17\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MIR\[16\] " "No output dependent on input pin \"MIR\[16\]\"" {  } { { "BANK.bdf" "" { Schematic "/home/radsfer/college/Projeto MC1/BANK.bdf" { { 64 -24 144 80 "MIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1724584971282 "|BANK|MIR[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1724584971282 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "774 " "Implemented 774 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "110 " "Implemented 110 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1724584971283 ""} { "Info" "ICUT_CUT_TM_OPINS" "168 " "Implemented 168 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1724584971283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "496 " "Implemented 496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1724584971283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1724584971283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1724584971296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 25 08:22:51 2024 " "Processing ended: Sun Aug 25 08:22:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1724584971296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1724584971296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1724584971296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1724584971296 ""}
