/dts-v1/;

/ {
	model = "MT6785";
	compatible = "mediatek,MT6785";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0x00 0x00>;
		phandle = <0x70>;
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x09>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0a>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0b>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0c>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0d>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0e>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x0f>;
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			phandle = <0x10>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x09>;
				};

				core1 {
					cpu = <0x0a>;
				};

				core2 {
					cpu = <0x0b>;
				};

				core3 {
					cpu = <0x0c>;
				};

				core4 {
					cpu = <0x0d>;
				};

				core5 {
					cpu = <0x0e>;
				};

				doe {
					phandle = <0x71>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x0f>;
				};

				core1 {
					cpu = <0x10>;
				};

				doe {
					phandle = <0x72>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			standby {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01>;
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x02>;
			};

			mcdi-cpu {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x10001>;
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x03>;
			};

			mcdi-cluster {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				phandle = <0x04>;
			};

			idledram {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				status = "okay";
				phandle = <0x05>;
			};

			idlesyspll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010003>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				status = "okay";
				phandle = <0x06>;
			};

			idlebus26m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010004>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				status = "okay";
				phandle = <0x07>;
			};

			suspend {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010005>;
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				status = "okay";
				phandle = <0x08>;
			};
		};
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		version = <0x01>;
		reg = <0x00 0xc530000 0x00 0x10000>;
		err_level = <0x01>;
		irq_config = <0x00 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x01 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x02 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x03 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x04 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x05 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x06 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x07 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0x0c 0xc8c8 0x01>;
		interrupts = <0x00 0x16 0x04 0x00 0x17 0x04 0x00 0x18 0x04 0x00 0x19 0x04 0x00 0x1a 0x04 0x00 0x1b 0x04 0x00 0x1c 0x04 0x00 0x1d 0x04 0x00 0x13 0x04>;
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10003000 0x00 0x1000>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x11>;
		interrupts = <0x01 0x07 0x08>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x12 0x04>;
		cpus = <0x09 0x0a 0x0b 0x0c 0x0d 0x0e 0x0f 0x10>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x59 0x01>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x5b 0x01 0x00 0x5c 0x01>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x73>;

		reserve-memory-ssmr {
			compatible = "mediatek,reserve-memory-ssmr";
			no-map;
			size = <0x00 0x1000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		zmc-default {
			compatible = "mediatek,zone_movable_cma";
			size = <0x00 0x2d000000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x00 0x510000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x300000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x50000000>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x00 0xc000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x400000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0x00 0x300000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x67>;
		};

		reserve-memory-adsp_share {
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x00 0x1000000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x40000000>;
		};

		soter-shared-mem {
			compatible = "microtrust,shared_mem";
			no-map;
			size = <0x00 0x800000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x50000000>;
		};
	};

	cpu_dbgapb@0e010000 {
		compatible = "mediatek,hw_dbg";
		num = <0x08>;
		reg = <0x00 0xe010000 0x00 0x1000 0x00 0xe110000 0x00 0x1000 0x00 0xe210000 0x00 0x1000 0x00 0xe310000 0x00 0x1000 0x00 0xe410000 0x00 0x1000 0x00 0xe510000 0x00 0x1000 0x00 0xe610000 0x00 0x1000 0x00 0xe710000 0x00 0x1000>;
		phandle = <0x74>;
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x03>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x11>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000 0x00 0xc53a650 0x00 0x50>;
		interrupts = <0x01 0x09 0x04>;
		phandle = <0x11>;
	};

	intpol-controller@0 {
		compatible = "mediatek,mt6577-sysirq";
		interrupt-controller;
		#interrupt-cells = <0x03>;
		interrupt-parent = <0x11>;
		reg = <0x00 0xc53a650 0x00 0x50>;
		phandle = <0x01>;
	};

	clocks {

		clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			phandle = <0x75>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x13>;
		};

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0x1e>;
		};
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen\0syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x12>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x21>;
	};

	scpsys@10001000 {
		compatible = "mediatek,scpsys";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10000000 0x00 0x1000 0x00 0x14019000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x20>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x12 0x0f 0x13 0x12 0x30 0x12 0x31 0x12 0x2d 0x12 0x3d 0x12 0x2e 0x12 0x34 0x12 0x92>;
		clock-names = "clk_mux\0clk_pll_0\0clk_pll_1\0clk_pll_2\0clk_pll_3\0clk_pll_4\0clk_pll_5\0clk_pll_6\0clk_pll_7";
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x00 0x10002000 0x00 0x1000>;
	};

	iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		reg = <0x00 0x11c20000 0x00 0x1000>;
		phandle = <0x15>;
	};

	iocfg_br@11d10000 {
		compatible = "mediatek,iocfg_br";
		reg = <0x00 0x11d10000 0x00 0x1000>;
		phandle = <0x16>;
	};

	iocfg_bl@11e20000 {
		compatible = "mediatek,iocfg_bl";
		reg = <0x00 0x11e20000 0x00 0x1000>;
		phandle = <0x17>;
	};

	iocfg_lb@11e70000 {
		compatible = "mediatek,iocfg_lb";
		reg = <0x00 0x11e70000 0x00 0x1000>;
		phandle = <0x18>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0x00 0x11ea0000 0x00 0x1000>;
		phandle = <0x19>;
	};

	iocfg_lt@11f20000 {
		compatible = "mediatek,iocfg_lt";
		reg = <0x00 0x11f20000 0x00 0x1000>;
		phandle = <0x1a>;
	};

	iocfg_tl@11f30000 {
		compatible = "mediatek,iocfg_tl";
		reg = <0x00 0x11f30000 0x00 0x1000>;
		phandle = <0x1b>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0x00 0x10003000 0x00 0x1000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x14>;
	};

	pinctrl {
		compatible = "mediatek,mt6785-pinctrl";
		reg_bases = <0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
		reg_base_eint = <0x1c>;
		pins-are-numbered;
		gpio-controller;
		gpio-ranges = <0x1d 0x00 0x00 0xd2>;
		#gpio-cells = <0x02>;
		interrupt-controller;
		#interrupt-cells = <0x04>;
		interrupts = <0x00 0xcc 0x04>;
		phandle = <0x1d>;

		aud_clk_mosi_off {
			phandle = <0x36>;

			pins_cmd0_dat {
				pinmux = <0xbd00>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0xbe00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x37>;

			pins_cmd0_dat {
				pinmux = <0xbd01>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0xbe01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x38>;

			pins_cmd1_dat {
				pinmux = <0xbf00>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0xc000>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x39>;

			pins_cmd1_dat {
				pinmux = <0xbf01>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0xc001>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_ch34_off {
			phandle = <0x4e>;

			pins_cmd1_dat {
				pinmux = <0x8f00>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_ch34_on {
			phandle = <0x4f>;

			pins_cmd1_dat {
				pinmux = <0x8f01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso_off {
			phandle = <0x3a>;

			pins_cmd1_dat {
				pinmux = <0xc100>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0xc200>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso_on {
			phandle = <0x3b>;

			pins_cmd1_dat {
				pinmux = <0xc101>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0xc201>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso_ch34_off {
			phandle = <0x50>;

			pins_cmd1_dat {
				pinmux = <0x9200>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso_ch34_on {
			phandle = <0x51>;

			pins_cmd1_dat {
				pinmux = <0x9201>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_dat_miso_off {
			phandle = <0x3c>;

			pins_cmd1_dat {
				pinmux = <0xc100>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_dat_miso_on {
			phandle = <0x3d>;

			pins_cmd1_dat {
				pinmux = <0xc102>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_clk_miso_off {
			phandle = <0x3e>;

			pins_cmd3_dat {
				pinmux = <0xc200>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_clk_miso_on {
			phandle = <0x3f>;

			pins_cmd3_dat {
				pinmux = <0xc202>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_nle_mosi_off {
			phandle = <0x40>;

			pins_cmd1_dat {
				pinmux = <0x9000>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x9100>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_nle_mosi_on {
			phandle = <0x41>;

			pins_cmd1_dat {
				pinmux = <0x9001>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x9101>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso2_off {
			phandle = <0x42>;

			pins_cmd3_dat {
				pinmux = <0x9200>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso2_on {
			phandle = <0x43>;

			pins_cmd3_dat {
				pinmux = <0x9201>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x44>;

			pins_cmd_dat {
				pinmux = <0x4600>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x45>;

			pins_cmd_dat {
				pinmux = <0x4601>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x46>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x47>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x48>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x49>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x4a>;

			pins_cmd_dat {
				pinmux = <0x4300 0x4400 0x4700>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x4b>;

			pins_cmd_dat {
				pinmux = <0x4301 0x4401 0x4701>;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0x4c>;
		};

		aud_gpio_i2s5_on {
			phandle = <0x4d>;
		};
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xd5 0x08>;
		phandle = <0x76>;
	};

	md32pcm@10006a00 {
		compatible = "mediatek,md32pcm";
		reg = <0x00 0x10006a00 0x00 0x1000>;
	};

	md32pcm_sram@1001e000 {
		compatible = "mediatek,md32pcm_sram";
		reg = <0x00 0x1001e000 0x00 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0x00 0x10007000 0x00 0x1000>;
		interrupts = <0x00 0x48 0x08>;
		phandle = <0x77>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0x00 0x10008000 0x00 0x1000>;
		interrupts = <0x00 0xcb 0x08>;
		clocks = <0x1e>;
	};

	rsvd@10009000 {
		compatible = "mediatek,rsvd";
		reg = <0x00 0x10009000 0x00 0x1000>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0x00 0x1000a000 0x00 0x1000>;
		interrupts = <0x00 0xdd 0x08>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		interrupts = <0x00 0xcc 0x04>;
		phandle = <0x1c>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed\0syscon";
		reg = <0x00 0x1000c000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x6d>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x00 0x1000ce00 0x00 0x1000>;
	};

	pwrap@1000d000 {
		compatible = "mediatek,mt6785-pwrap";
		reg = <0x00 0x1000d000 0x00 0x1000>;
		reg-names = "pwrap";
		interrupts = <0x00 0xd4 0x04>;
		clocks = <0x13 0x13>;
		clock-names = "spi\0wrap";
		phandle = <0x1f>;

		mt6359-pmic {
			compatible = "mediatek,mt6359-pmic";
			interrupt-parent = <0x1d>;
			interrupts = <0xc1 0x04 0xc1 0x00>;
			status = "okay";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x00 0x00 0x01 0x00 0x02 0x00 0x03 0x00 0x04 0x00 0x05 0x00 0x06 0x00 0x07 0x00 0x08 0x00 0x09 0x00 0x10 0x01 0x11 0x01 0x12 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x17 0x01 0x18 0x01 0x19 0x01 0x1a 0x01 0x1b 0x01 0x1c 0x01 0x1d 0x01 0x1e 0x01 0x1f 0x01 0x20 0x01 0x21 0x01 0x22 0x01 0x23 0x01 0x24 0x01 0x25 0x01 0x26 0x01 0x27 0x01 0x28 0x01 0x29 0x01 0x2a 0x01 0x2b 0x01 0x2c 0x01 0x2d 0x01 0x30 0x02 0x31 0x02 0x32 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x40 0x03 0x50 0x04 0x51 0x04 0x52 0x04 0x53 0x04 0x54 0x04 0x57 0x04 0x58 0x04 0x59 0x04 0x5b 0x04 0x5c 0x04 0x60 0x04 0x62 0x04 0x63 0x04 0x64 0x04 0x70 0x05 0x71 0x05 0x72 0x05 0x73 0x05 0x74 0x05 0x75 0x05 0x76 0x05 0x77 0x05 0x78 0x05 0x79 0x05 0x80 0x06 0x85 0x06 0x86 0x06 0x87 0x06 0x90 0x07>;
			interrupt-names = "vpu_oc\0vcore_oc\0vgpu11_oc\0vgpu12_oc\0vmodem_oc\0vproc1_oc\0vproc2_oc\0vs1_oc\0vs2_oc\0vpa_oc\0vfe28_oc\0vxo22_oc\0vrf18_oc\0vrf12_oc\0vefuse_oc\0vcn33_1_oc\0vcn33_2_oc\0vcn13_oc\0vcn18_oc\0va09_oc\0vcamio_oc\0va12_oc\0vaux18_oc\0vaud18_oc\0vio18_oc\0vsram_proc1_oc\0vsram_proc2_oc\0vsram_others_oc\0vsram_md_oc\0vemc_oc\0vsim1_oc\0vsim2_oc\0vusb_oc\0vrfck_oc\0vbbck_oc\0vbif28_oc\0vibr_oc\0vio28_oc\0vm18_oc\0vufs_oc\0pwrkey\0homekey\0pwrkey_r\0homekey_r\0ni_lbat_int\0chrdet_edge\0rtc\0fg_bat_h\0fg_bat_l\0fg_cur_h\0fg_cur_l\0fg_zcv\0fg_n_charge_l\0fg_iavg_h\0fg_iavg_l\0fg_discharge\0fg_charge\0baton_lv\0baton_bat_in\0baton_bat_out\0bif\0bat_h\0bat_l\0bat2_h\0bat2_l\0bat_temp_h\0bat_temp_l\0thr_h\0thr_l\0auxadc_imp\0nag_c_dltv\0audio\0accdet\0accdet_eint0\0accdet_eint1\0spi_cmd_alert";
			phandle = <0x78>;

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupts = <0x30 0x04 0x32 0x04 0x31 0x04 0x33 0x04 0x70 0x04 0x71 0x04 0x52 0x04 0x53 0x04>;
				interrupt-names = "pwrkey\0pwrkey_r\0homekey\0homekey_r\0bat_h\0bat_l\0fg_cur_h\0fg_cur_l";
				phandle = <0x79>;
			};

			mt635x-auxadc {
				compatible = "mediatek,mt6359-auxadc";
				#io-channel-cells = <0x01>;
				phandle = <0x7a>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x07 0x02>;
					avg-num = <0x80>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x05 0x02>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				tsx_temp {
					channel = <0x0b>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0x0d>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x05 0x02>;
				};
			};

			mt6359regulator {
				compatible = "mediatek,mt6359-regulator";
				phandle = <0x7b>;

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0x7c>;
				};

				buck_vgpu11 {
					regulator-name = "vgpu11";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x7d>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x7e>;
				};

				buck_vpu {
					regulator-name = "vpu";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x7f>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x80>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0x81>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0x12c>;
					phandle = <0x82>;
				};

				buck_vproc2 {
					regulator-name = "vproc2";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x83>;
				};

				buck_vproc1 {
					regulator-name = "vproc1";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x84>;
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					regulator-name = "vaud18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x85>;
				};

				ldo_vsim1 {
					regulator-name = "vsim1";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x86>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x87>;
				};

				ldo_vrf12 {
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0x88>;
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x89>;
				};

				ldo_vsram_proc2 {
					regulator-name = "vsram_proc2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x8a>;
				};

				ldo_vio18 {
					regulator-name = "vio18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0x8b>;
				};

				ldo_vcamio {
					regulator-name = "vcamio";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x8c>;
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x8d>;
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0x8e>;
				};

				ldo_vcn13 {
					regulator-name = "vcn13";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x8f>;
				};

				ldo_vcn33_1_bt {
					regulator-name = "vcn33_1_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x90>;
				};

				ldo_vcn33_1_wifi {
					regulator-name = "vcn33_1_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x91>;
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x92>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x93>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x94>;
				};

				ldo_vxo22 {
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0x95>;
				};

				ldo_vrfck {
					regulator-name = "vrfck";
					regulator-min-microvolt = <0x16e360>;
					regulator-max-microvolt = <0x19f0a0>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x96>;
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x97>;
				};

				ldo_vio28 {
					regulator-name = "vio28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x98>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x58>;
				};

				ldo_vcn33_2_bt {
					regulator-name = "vcn33_2_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x99>;
				};

				ldo_vcn33_2_wifi {
					regulator-name = "vcn33_2_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x9a>;
				};

				ldo_va12 {
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x9b>;
				};

				ldo_va09 {
					regulator-name = "va09";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x9c>;
				};

				ldo_vrf18 {
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0x9d>;
				};

				ldo_vsram_md {
					regulator-name = "vsram_md";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x9e>;
				};

				ldo_vufs {
					regulator-name = "vufs";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x9f>;
				};

				ldo_vm18 {
					regulator-name = "vm18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0xa0>;
				};

				ldo_vbbck {
					regulator-name = "vbbck";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xa1>;
				};

				ldo_vsram_proc1 {
					regulator-name = "vsram_proc1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xa2>;
				};

				ldo_vsim2 {
					regulator-name = "vsim2";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0xa3>;
				};
			};

			mt6359_rtc {
				compatible = "mediatek,mt6359-rtc";
				interrupts = <0x40 0x00>;
				interrupt-names = "rtc";
				base = <0x580>;
				phandle = <0xa4>;
			};

			mt6359_misc {
				compatible = "mediatek,mt6359-misc";
				base = <0x580>;
				phandle = <0xa5>;
			};
		};
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x1f>;
		phandle = <0xa6>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	pwrap_p2p@105cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x00 0x105cb000 0x00 0x1000>;
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x00 0x10448000 0x00 0x1000>;
	};

	devapc_ao_mm@1000e000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x00 0x1000e000 0x00 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x00 0x1000f000 0x00 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x00 0x10010000 0x00 0x1000>;
		interrupts = <0x00 0x4b 0x02>;
		phandle = <0xa7>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0x00 0x10012000 0x00 0x1000>;
		interrupts = <0x00 0xf0 0x04>;
		phandle = <0xa8>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x00 0x10014000 0x00 0x1000>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x10014400 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x1022d100 0x00 0x1000 0x00 0x1022d400 0x00 0x1000 0x00 0x1022c000 0x00 0x1000 0x00 0x1022e000 0x00 0x1000>;
		interrupts = <0x00 0xc7 0x04>;
		mediatek,dpmaif_capability = <0x06>;
		phandle = <0xa9>;
	};

	mddriver {
		compatible = "mediatek,mddriver";
		mediatek,mdhif_type = <0x06>;
		mediatek,md_id = <0x00>;
		mediatek,cldma_capability = <0x06>;
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		interrupts = <0x00 0x4d 0x02 0x00 0xae 0x08 0x00 0xaf 0x08>;
		clocks = <0x20 0x01 0x21 0x37 0x21 0x2e 0x21 0x31 0x21 0x26 0x21 0x27 0x21 0x5d 0x21 0x5e 0x21 0x67>;
		clock-names = "scp-sys-md1-main\0infra-dpmaif-clk\0infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif2-ap\0infra-ccif2-md\0infra-ccif4-md";
		phandle = <0xaa>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xab>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x22 0x02>;
		io-channel-names = "md-channel";
		phandle = <0xac>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x00 0x10014400 0x00 0x1000>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014800 0x00 0x1000>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x00 0x10015000 0x00 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x00 0x8000000 0x00 0x04 0x00 0x8000004 0x00 0x04 0x00 0x8000008 0x00 0x04 0x00 0x800000c 0x00 0x04>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <0x00 0xe0 0x04>;
		clocks = <0x12 0x72>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x11>;
		interrupts = <0x01 0x0d 0x08 0x01 0x0e 0x08 0x01 0x0b 0x08 0x01 0x0a 0x08>;
		clock-frequency = <0xc65d40>;
		phandle = <0xad>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x00 0x10500000 0x00 0xc0000 0x00 0x105c0000 0x00 0x3000 0x00 0x105c4000 0x00 0x1000 0x00 0x105d4000 0x00 0x6000>;
		interrupts = <0x00 0xc9 0x04>;
		core_1 = "enable";
		scp_sramSize = <0xc0000>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x00 0x10019000 0x00 0x1000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@1001c000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x1001c000 0x00 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0x00 0x1021a000 0x00 0x1000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		page-size = <0x200000>;
		interrupts = <0x00 0xa9 0x04>;
	};

	device_mpu_low_acp@1021b000 {
		compatible = "mediatek,device_mpu_low_acp";
		reg = <0x00 0x1021b000 0x00 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	m4u@10220000 {
		cell-index = <0x00>;
		compatible = "mediatek,mm_m4u";
		reg = <0x00 0x10220000 0x00 0x1000>;
		interrupts = <0x00 0xbb 0x08>;
		#iommu-cells = <0x01>;
	};

	m4u@10221000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank1_m4u0";
		reg = <0x00 0x10221000 0x00 0x1000>;
		interrupts = <0x00 0xbc 0x08>;
		phandle = <0xae>;
	};

	m4u@10222000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank2_m4u0";
		reg = <0x00 0x10222000 0x00 0x1000>;
		interrupts = <0x00 0xbd 0x08>;
		phandle = <0xaf>;
	};

	m4u@10223000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank3_m4u0";
		reg = <0x00 0x10223000 0x00 0x1000>;
		interrupts = <0x00 0xbe 0x08>;
		phandle = <0xb0>;
	};

	m4u@10224000 {
		cell-index = <0x02>;
		compatible = "mediatek,sec_m4u";
		reg = <0x00 0x10224000 0x00 0x1000>;
		interrupts = <0x00 0xbf 0x08>;
	};

	m4u@1024f000 {
		cell-index = <0x01>;
		compatible = "mediatek,vpu_m4u";
		reg = <0x00 0x1024f000 0x00 0x1000>;
		interrupts = <0x00 0xc0 0x08>;
	};

	m4u@10250000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank1_m4u1";
		reg = <0x00 0x10250000 0x00 0x1000>;
		interrupts = <0x00 0xc1 0x08>;
		phandle = <0xb1>;
	};

	m4u@10251000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank2_m4u1";
		reg = <0x00 0x10251000 0x00 0x1000>;
		interrupts = <0x00 0xc2 0x08>;
		phandle = <0xb2>;
	};

	m4u@10252000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank3_m4u1";
		reg = <0x00 0x10252000 0x00 0x1000>;
		interrupts = <0x00 0xc3 0x08>;
		phandle = <0xb3>;
	};

	m4u@10253000 {
		cell-index = <0x03>;
		compatible = "mediatek,sec_vpu_m4u";
		reg = <0x00 0x10253000 0x00 0x1000>;
		interrupts = <0x00 0xc4 0x08>;
	};

	scp_cfgreg@105c0000 {
		compatible = "mediatek,scp_cfgreg";
		reg = <0x00 0x105c0000 0x00 0x1000>;
	};

	scp_mad@105c1000 {
		compatible = "mediatek,scp_mad";
		reg = <0x00 0x105c1000 0x00 0x1000>;
	};

	scp_intc@105c2000 {
		compatible = "mediatek,scp_intc";
		reg = <0x00 0x105c2000 0x00 0x1000>;
	};

	scp_timer@105c3000 {
		compatible = "mediatek,scp_timer";
		reg = <0x00 0x105c3000 0x00 0x1000>;
	};

	scp_clk_ctrl@105c4000 {
		compatible = "mediatek,scp_clk_ctrl";
		reg = <0x00 0x105c4000 0x00 0x1000>;
	};

	scp_i2c0@105c5000 {
		compatible = "mediatek,scp_i2c0";
		reg = <0x00 0x105c5000 0x00 0x1000>;
	};

	scp_i2c1@105c6000 {
		compatible = "mediatek,scp_i2c1";
		reg = <0x00 0x105c6000 0x00 0x1000>;
	};

	scp_i2c2@105c7000 {
		compatible = "mediatek,scp_i2c2";
		reg = <0x00 0x105c7000 0x00 0x1000>;
	};

	scp_gpio@105c8000 {
		compatible = "mediatek,scp_gpio";
		reg = <0x00 0x105c8000 0x00 0x1000>;
	};

	scp_uart@105c9000 {
		compatible = "mediatek,scp_uart";
		reg = <0x00 0x105c9000 0x00 0x1000>;
	};

	scp_cirq_eint@105ca000 {
		compatible = "mediatek,scp_cirq_eint";
		reg = <0x00 0x105ca000 0x00 0x1000>;
	};

	scp_dma@105cd000 {
		compatible = "mediatek,scp_dma";
		reg = <0x00 0x105cd000 0x00 0x1000>;
	};

	scp_uart1@105ce000 {
		compatible = "mediatek,scp_uart1";
		reg = <0x00 0x105ce000 0x00 0x1000>;
	};

	scp_spi0@105cf000 {
		compatible = "mediatek,scp_spi0";
		reg = <0x00 0x105cf000 0x00 0x1000>;
	};

	scp_spi1@105d0000 {
		compatible = "mediatek,scp_spi1";
		reg = <0x00 0x105d0000 0x00 0x1000>;
	};

	scp_spi2@105d1000 {
		compatible = "mediatek,scp_spi2";
		reg = <0x00 0x105d1000 0x00 0x1000>;
	};

	dbgapb@0d000000 {
		compatible = "mediatek,dbgapb";
		reg = <0x00 0xd000000 0x00 0x1000>;
	};

	mcucci@0c510000 {
		compatible = "mediatek,mcucci";
		reg = <0x00 0xc510000 0x00 0x1000>;
	};

	mcdi@0011b000 {
		compatible = "mediatek,mt6785-mcdi";
		mediatek,enabled = <0x01>;
		reg = <0x00 0x11b000 0x00 0x800 0x00 0xc53a000 0x00 0x1000>;
		phandle = <0xb4>;
	};

	qos@0011bb80 {
		compatible = "mediatek,qos-2.0";
		reg = <0x00 0x11bb80 0x00 0x80>;
	};

	mcusys_par_wrap@0c530000 {
		compatible = "mediatek,mcusys_par_wrap";
		reg = <0x00 0xc530000 0x00 0x1000>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x00 0xc530000 0x00 0x10000>;
	};

	dcm {
		compatible = "mediatek,dcm";
		phandle = <0xb5>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0xb6>;
	};

	mp_cpusys_top@0c538000 {
		compatible = "mediatek,mp_cpusys_top";
		reg = <0x00 0xc538000 0x00 0x1000>;
	};

	cpccfg_reg@0c53a800 {
		compatible = "mediatek,cpccfg_reg";
		reg = <0x00 0xc53a800 0x00 0x1000>;
	};

	cpcdbg_reg@0c53ab00 {
		compatible = "mediatek,cpcdbg_reg";
		reg = <0x00 0xc53ab00 0x00 0x1000>;
	};

	cpcspmc_reg@0c53a700 {
		compatible = "mediatek,cpcspmc_reg";
		reg = <0x00 0xc53a700 0x00 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		reg = <0x00 0x10219000 0x00 0x1000 0x00 0x10226000 0x00 0x1000 0x00 0x10235000 0x00 0x1000 0x00 0x10245000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000>;
		interrupts = <0x00 0xaa 0x08>;
		emi_dcm = <0x00>;
		phandle = <0xb7>;
	};

	device_mpu@1021a000 {
		compatible = "mediatek,device_mpu";
		reg = <0x00 0x1021a000 0x00 0x1000>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10204000 0x00 0x1000>;
		mediatek,cirq_num = <0x115>;
		mediatek,spi_start_offset = <0x40>;
		sw_reset = <0x01>;
		interrupts = <0x00 0x154 0x08>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6785-devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x1000e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000>;
		interrupts = <0x00 0xa8 0x08>;
		clocks = <0x21 0x2d>;
		clock-names = "devapc-infra-clock";
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x00 0x10208000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <0x00 0xa7 0x08>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x00 0x10209000 0x00 0x1000>;
		interrupts = <0x00 0xae 0x08>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x00 0x1020b000 0x00 0x1000>;
		interrupts = <0x00 0xb0 0x08>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x00 0x1023c000 0x00 0x1000>;
		interrupts = <0x00 0xb3 0x08>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x00 0x1023e000 0x00 0x1000>;
		interrupts = <0x00 0xb4 0x08>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x00 0x1024c000 0x00 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024d000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0xb8>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x00 0x10210000 0x00 0x1000>;
		interrupts = <0x00 0xc6 0x04>;
	};

	smi_common_ao@10211000 {
		compatible = "mediatek,smi_common_ao";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,mt-cqdma-v1";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212080 0x00 0x80 0x00 0x10212100 0x00 0x80>;
		interrupts = <0x00 0x8b 0x08 0x00 0x8c 0x08 0x00 0x8d 0x08>;
		nr_channel = <0x03>;
		clocks = <0x21 0x4e>;
		clock-names = "cqdma";
	};

	mm_vpu_m0_smi_common@10254000 {
		compatible = "mediatek,mm_vpu_m0_smi_common";
		reg = <0x00 0x10254000 0x00 0x1000>;
	};

	mm_vpu_m1_smi_common@10255000 {
		compatible = "mediatek,mm_vpu_m1_smi_common";
		reg = <0x00 0x10255000 0x00 0x1000>;
	};

	axi2acp_smi_common@10256000 {
		compatible = "mediatek,axi2acp_smi_common";
		reg = <0x00 0x10256000 0x00 0x1000>;
	};

	mipi_tx0@11e50000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x00 0x11e50000 0x00 0x1000>;
	};

	mipi_tx1@10216000 {
		compatible = "mediatek,mipi_tx1";
		reg = <0x00 0x10216000 0x00 0x1000>;
	};

	mipi_rx_ana_csi0a@11c80000 {
		compatible = "mediatek,mipi_rx_ana_csi0a";
		reg = <0x00 0x11c80000 0x00 0x1000>;
	};

	mipi_rx_ana_csi0b@11c81000 {
		compatible = "mediatek,mipi_rx_ana_csi0b";
		reg = <0x00 0x11c81000 0x00 0x1000>;
	};

	mipi_rx_ana_csi1a@11c82000 {
		compatible = "mediatek,mipi_rx_ana_csi1a";
		reg = <0x00 0x11c82000 0x00 0x1000>;
	};

	mipi_rx_ana_csi1b@11c83000 {
		compatible = "mediatek,mipi_rx_ana_csi1b";
		reg = <0x00 0x11c83000 0x00 0x1000>;
	};

	mipi_rx_ana_csi2a@11c84000 {
		compatible = "mediatek,mipi_rx_ana_csi2a";
		reg = <0x00 0x11c84000 0x00 0x1000>;
	};

	mipi_rx_ana_csi2b@11c85000 {
		compatible = "mediatek,mipi_rx_ana_csi2b";
		reg = <0x00 0x11c85000 0x00 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021b000 0x00 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b400 0x00 0x1000>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b800 0x00 0x1000>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x00 0x1021c400 0x00 0x1000>;
	};

	mdcldmamisc@1021c800 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x00 0x1021c800 0x00 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	infra_md_cfg@1021d000 {
		compatible = "mediatek,infra_md_cfg";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	emi_mpu@10226000 {
		compatible = "mediatek,emi_mpu";
		reg = <0x00 0x10226000 0x00 0x1000>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsp@0011bc00 {
		compatible = "mediatek,mt6785-dvfsp";
		reg = <0x00 0x11bc00 0x00 0x1400 0x00 0x11bc00 0x00 0x1400>;
		state = <0x01>;
		imax_state = <0x02>;
		change_flag = <0x00>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		L-table = <0x7d0 0x60 0x01 0x01 0x78d 0x5c 0x01 0x01 0x74a 0x58 0x01 0x01 0x708 0x53 0x01 0x01 0x6c5 0x50 0x01 0x01 0x682 0x4b 0x01 0x01 0x60c 0x47 0x01 0x01 0x5c3 0x42 0x02 0x01 0x55f 0x40 0x02 0x01 0x4fb 0x3a 0x02 0x01 0x497 0x36 0x02 0x01 0x433 0x31 0x02 0x01 0x3e7 0x2e 0x02 0x01 0x39d 0x2b 0x02 0x01 0x352 0x28 0x02 0x01 0x306 0x26 0x02 0x01>;
		B-table = <0x898 0x64 0x01 0x01 0x855 0x60 0x01 0x01 0x812 0x5c 0x01 0x01 0x7d0 0x58 0x01 0x01 0x78d 0x54 0x01 0x01 0x74a 0x50 0x01 0x01 0x708 0x4b 0x01 0x01 0x673 0x46 0x01 0x01 0x5df 0x40 0x01 0x01 0x586 0x3d 0x02 0x01 0x50f 0x39 0x02 0x01 0x498 0x35 0x02 0x01 0x43f 0x31 0x02 0x01 0x3e6 0x2e 0x02 0x01 0x38d 0x2b 0x02 0x01 0x352 0x28 0x02 0x01>;
		CCI-table = <0x578 0x60 0x02 0x01 0x549 0x5c 0x02 0x01 0x51a 0x58 0x02 0x01 0x4ec 0x54 0x02 0x01 0x4a6 0x4e 0x02 0x01 0x483 0x4b 0x02 0x01 0x460 0x47 0x02 0x01 0x3d8 0x40 0x02 0x01 0x395 0x3e 0x02 0x01 0x33b 0x3a 0x02 0x01 0x2e1 0x36 0x02 0x02 0x29d 0x33 0x02 0x02 0x243 0x2f 0x02 0x02 0x200 0x2c 0x02 0x02 0x1bd 0x29 0x02 0x02 0x190 0x26 0x02 0x02>;
		phandle = <0xb9>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0xba>;
	};

	gce@10228000 {
		compatible = "mediatek,gce";
		reg = <0x00 0x10228000 0x00 0x4000>;
		interrupts = <0x00 0xb9 0x08>;
		disp_mutex_reg = <0x14016000 0x1000>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		pwm_sw_base = <0x1100e000 0x63 0xffff0000>;
		mipitx0_base = <0x11e50000 0x63 0xffff0000>;
		disp_rdma0_sof = <0x00>;
		disp_rdma1_sof = <0x01>;
		mdp_rdma0_sof = <0x02>;
		mdp_rdma1_sof = <0x03>;
		mdp_rsz0_sof = <0x04>;
		mdp_rsz1_sof = <0x05>;
		mdp_tdshp_sof = <0x06>;
		mdp_wrot0_sof = <0x07>;
		mdp_wrot1_sof = <0x08>;
		disp_ovl0_sof = <0x09>;
		disp_2l_ovl0_sof = <0x0a>;
		disp_2l_ovl1_sof = <0x0b>;
		disp_wdma0_sof = <0x0c>;
		disp_color0_sof = <0x0d>;
		disp_ccorr0_sof = <0x0e>;
		disp_aal0_sof = <0x0f>;
		disp_gamma0_sof = <0x10>;
		disp_dither0_sof = <0x11>;
		disp_pwm0_sof = <0x12>;
		disp_dsi0_sof = <0x13>;
		disp_dpi0_sof = <0x14>;
		disp_postmask0_sof = <0x15>;
		disp_rsz0_sof = <0x16>;
		mdp_aal_sof = <0x17>;
		mdp_ccorr_sof = <0x18>;
		disp_dbi0_sof = <0x19>;
		isp_relay_sof = <0x1a>;
		ipu_relay_sof = <0x1b>;
		disp_rdma0_frame_done = <0x1c>;
		disp_rdma1_frame_done = <0x1d>;
		mdp_rdma0_frame_done = <0x1e>;
		mdp_rdma1_frame_done = <0x1f>;
		mdp_rsz0_frame_done = <0x20>;
		mdp_rsz1_frame_done = <0x21>;
		mdp_tdshp_frame_done = <0x22>;
		mdp_wrot0_write_frame_done = <0x23>;
		mdp_wrot1_write_frame_done = <0x24>;
		disp_ovl0_frame_done = <0x25>;
		disp_2l_ovl0_frame_done = <0x26>;
		disp_2l_ovl1_frame_done = <0x27>;
		disp_wdma0_frame_done = <0x28>;
		disp_color0_frame_done = <0x29>;
		disp_ccorr0_frame_done = <0x2a>;
		disp_aal0_frame_done = <0x2b>;
		disp_gamma0_frame_done = <0x2c>;
		disp_dither0_frame_done = <0x2d>;
		disp_dsi0_frame_done = <0x2e>;
		disp_dpi0_frame_done = <0x2f>;
		disp_rsz0_frame_done = <0x31>;
		mdp_aal_frame_done = <0x32>;
		mdp_ccorr_frame_done = <0x33>;
		disp_postmask0_frame_done = <0x34>;
		stream_done_0 = <0x82>;
		stream_done_1 = <0x83>;
		stream_done_2 = <0x84>;
		stream_done_3 = <0x85>;
		stream_done_4 = <0x86>;
		stream_done_5 = <0x87>;
		stream_done_6 = <0x88>;
		stream_done_7 = <0x89>;
		stream_done_8 = <0x8a>;
		stream_done_9 = <0x8b>;
		stream_done_10 = <0x8c>;
		stream_done_11 = <0x8d>;
		buf_underrun_event_0 = <0x8e>;
		buf_underrun_event_1 = <0x8f>;
		buf_underrun_event_2 = <0x90>;
		buf_underrun_event_3 = <0x91>;
		dsi0_te_event = <0x92>;
		dsi0_irq_event = <0x93>;
		dsi0_done_event = <0x94>;
		disp_postmask0_frame_rst_done_pulse = <0x96>;
		disp_wdma0_rst_done = <0x97>;
		mdp_wrot0_rst_done = <0x99>;
		mdp_rdma0_rst_done = <0x9a>;
		disp_ovl0_frame_rst_done_pusle = <0x9b>;
		disp_ovl0_2l_frame_rst_done_pusle = <0x9c>;
		disp_ovl1_2l_frame_rst_done_pusle = <0x9d>;
		dip_cq_thread0_frame_done = <0x101>;
		dip_cq_thread1_frame_done = <0x102>;
		dip_cq_thread2_frame_done = <0x103>;
		dip_cq_thread3_frame_done = <0x104>;
		dip_cq_thread4_frame_done = <0x105>;
		dip_cq_thread5_frame_done = <0x106>;
		dip_cq_thread6_frame_done = <0x107>;
		dip_cq_thread7_frame_done = <0x108>;
		dip_cq_thread8_frame_done = <0x109>;
		dip_cq_thread9_frame_done = <0x10a>;
		dip_cq_thread10_frame_done = <0x10b>;
		dip_cq_thread11_frame_done = <0x10c>;
		dip_cq_thread12_frame_done = <0x10d>;
		dip_cq_thread13_frame_done = <0x10e>;
		dip_cq_thread14_frame_done = <0x10f>;
		dip_cq_thread15_frame_done = <0x110>;
		dip_cq_thread16_frame_done = <0x111>;
		dip_cq_thread17_frame_done = <0x112>;
		dip_cq_thread18_frame_done = <0x113>;
		amd_frame_done = <0x114>;
		dve_done = <0x115>;
		wmfe_done = <0x116>;
		rsc_frame_done = <0x117>;
		mfb_done = <0x118>;
		wpe_a_frame_done = <0x119>;
		wpe_b_frame_done = <0x11a>;
		occ_done = <0x11b>;
		venc_cmdq_frame_done = <0x121>;
		venc_cmdq_pause_done = <0x122>;
		jpgenc_cmdq_done = <0x123>;
		venc_cmdq_mb_done = <0x124>;
		venc_cmdq_128byte_cnt_done = <0x125>;
		isp_frame_done_a = <0x141>;
		isp_frame_done_b = <0x142>;
		camsv0_pass1_done = <0x143>;
		camsv1_pass1_done = <0x144>;
		camsv2_pass1_done = <0x145>;
		tsf_done = <0x146>;
		seninf_0_fifo_full = <0x147>;
		seninf_1_fifo_full = <0x148>;
		seninf_2_fifo_full = <0x149>;
		seninf_3_fifo_full = <0x14a>;
		seninf_4_fifo_full = <0x14b>;
		seninf_5_fifo_full = <0x14c>;
		seninf_6_fifo_full = <0x14d>;
		seninf_7_fifo_full = <0x14e>;
		apu_gce_core0_event_0 = <0x161>;
		apu_gce_core0_event_1 = <0x162>;
		apu_gce_core0_event_2 = <0x163>;
		apu_gce_core0_event_3 = <0x164>;
		apu_gce_core1_event_0 = <0x181>;
		apu_gce_core1_event_1 = <0x182>;
		apu_gce_core1_event_2 = <0x183>;
		apu_gce_core1_event_3 = <0x184>;
		vdec_event_0 = <0x1a0>;
		vdec_event_1 = <0x1a1>;
		vdec_event_2 = <0x1a2>;
		vdec_event_3 = <0x1a3>;
		vdec_event_4 = <0x1a4>;
		vdec_event_5 = <0x1a5>;
		vdec_event_6 = <0x1a6>;
		vdec_event_7 = <0x1a7>;
		vdec_event_8 = <0x1a8>;
		vdec_event_9 = <0x1a9>;
		vdec_event_10 = <0x1aa>;
		vdec_event_11 = <0x1ab>;
		vdec_event_12 = <0x1ac>;
		vdec_event_13 = <0x1ad>;
		vdec_event_14 = <0x1ae>;
		vdec_event_15 = <0x1af>;
		dsi0_te_from_infra = <0x382>;
		mmsys_config = <0x23>;
		mm_mutex = <0x24>;
		mdp_rdma0 = <0x25>;
		mdp_rdma1 = <0x26>;
		mdp_rsz0 = <0x27>;
		mdp_rsz1 = <0x28>;
		mdp_wrot0 = <0x29>;
		mdp_wrot1 = <0x2a>;
		mdp_tdshp0 = <0x2b>;
		mdp_aal0 = <0x2c>;
		mdp_hdr0 = <0x2d>;
		mdp_color0 = <0x2e>;
		smi_larb0 = <0x2f>;
		mediatek,mailbox-gce = <0x30>;
		sram_share_cnt = <0x02>;
		sram_share_engine = <0x15 0x16>;
		sram_share_event = <0x2c6 0x2c7>;
		thread_count = <0x18>;
		secure_thread = <0x08 0x0b>;
		mboxes = <0x30 0x00 0x00 0x04 0x30 0x01 0x00 0x04 0x30 0x02 0x00 0x05 0x30 0x03 0x00 0x04 0x30 0x04 0x00 0x04 0x30 0x05 0x00 0x04 0x30 0x06 0x00 0x03 0x30 0x07 0xffffffff 0x02 0x31 0x08 0x00 0x04 0x31 0x09 0x00 0x04 0x31 0x0a 0x00 0x01 0x31 0x0b 0x00 0x01 0x30 0x0c 0x00 0x01 0x30 0x0d 0x00 0x01 0x30 0x0e 0x00 0x01 0x30 0x0f 0xffffffff 0x01 0x30 0x12 0x00 0x01 0x30 0x13 0x00 0x01 0x30 0x14 0x00 0x01 0x30 0x15 0x00 0x01 0x30 0x16 0x00 0x01 0x30 0x17 0x00 0x01>;
		gce-cpr-range = <0x00 0x520>;
		clocks = <0x21 0x09 0x21 0x19>;
		clock-names = "GCE\0GCE_TIMER";
	};

	gce_mbox@10228000 {
		compatible = "mediatek,mt6785-gce";
		reg = <0x00 0x10228000 0x00 0x4000>;
		interrupts = <0x00 0xb9 0x08>;
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		clocks = <0x21 0x09 0x21 0x19>;
		clock-names = "gce\0gce-timer";
		phandle = <0x30>;
	};

	gce_mbox_svp@10228000 {
		compatible = "mediatek,mailbox-gce-svp";
		reg = <0x00 0x10228000 0x00 0x4000>;
		interrupts = <0x00 0xb9 0x08 0x00 0xba 0x08>;
		#mbox-cells = <0x03>;
		clocks = <0x21 0x09 0x21 0x19>;
		clock-names = "gce\0gce-timer";
		phandle = <0x31>;
	};

	dpmaif@1022c000 {
		compatible = "mediatek,dpmaif";
		reg = <0x00 0x1022c000 0x00 0x1000>;
	};

	chn0_emi@10235000 {
		compatible = "mediatek,chn0_emi";
		reg = <0x00 0x10235000 0x00 0x1000>;
	};

	dramc@10230000 {
		compatible = "mediatek,dramc";
		reg = <0x00 0x10230000 0x00 0x2000 0x00 0x10240000 0x00 0x2000 0x00 0x10234000 0x00 0x1000 0x00 0x10244000 0x00 0x1000 0x00 0x10238000 0x00 0x2000 0x00 0x10248000 0x00 0x2000 0x00 0x10236000 0x00 0x1000 0x00 0x10246000 0x00 0x1000>;
	};

	chn1_emi@10245000 {
		compatible = "mediatek,chn1_emi";
		reg = <0x00 0x10245000 0x00 0x1000>;
	};

	fmem_smi@1024e000 {
		compatible = "mediatek,fmem_smi";
		reg = <0x00 0x1024e000 0x00 0x1000>;
	};

	gic@1024e000 {
		compatible = "mediatek,gic";
		reg = <0x00 0x1024e000 0x00 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x10400000 0x00 0x28000 0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x08 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x08 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x08 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x08 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x08>;
		reg-names = "sspm_base\0cfgreg\0mbox0_base\0mbox0_ctrl\0mbox1_base\0mbox1_ctrl\0mbox2_base\0mbox2_ctrl\0mbox3_base\0mbox3_ctrl\0mbox4_base\0mbox4_ctrl";
		interrupts = <0x00 0xe8 0x04 0x00 0xeb 0x04 0x00 0xec 0x04 0x00 0xed 0x04 0x00 0xee 0x04 0x00 0xef 0x04>;
		interrupt-names = "ipc\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
	};

	adsp_common@10600000 {
		compatible = "mediatek,adsp_common";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10003000 0x00 0x1000>;
		clocks = <0x21 0x68 0x12 0x73 0x13 0x12 0x69 0x12 0x94 0x12 0x96>;
		clock-names = "clk_adsp_infra\0clk_top_adsp_sel\0clk_adsp_clk26m\0clk_top_mmpll_d4\0clk_top_adsppll_d4\0clk_top_adsppll_d6";
		adsp-rsv-ipidma-a = <0x200000>;
		adsp-rsv-logger-a = <0x80000>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-audio = <0x5c0000>;
		phandle = <0xbb>;
	};

	adsp_core0@10610000 {
		compatible = "mediatek,adsp_core_0";
		reg = <0x00 0x10600000 0x00 0x10000 0x00 0x10630000 0x00 0x9000 0x00 0x10610000 0x00 0x8000>;
		system = <0x00 0x56000000 0x00 0x700000>;
		interrupts = <0x00 0xb6 0x08 0x00 0xb7 0x08>;
		phandle = <0xbc>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		reg = <0x00 0x11000000 0x00 0x1000>;
		interrupts = <0x00 0x76 0x08>;
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6768-auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		interrupts = <0x00 0x40 0x02>;
		clocks = <0x21 0x24>;
		clock-names = "main";
		#io-channel-cells = <0x01>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		mediatek,cali-efuse-index = <0x6a>;
		phandle = <0x22>;
	};

	dma-controller@11000880 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0x00 0x11000880 0x00 0x80 0x00 0x11000900 0x00 0x80 0x00 0x11000980 0x00 0x80 0x00 0x11000a00 0x00 0x80>;
		interrupts = <0x00 0x86 0x08 0x00 0x87 0x08 0x00 0x88 0x08 0x00 0x89 0x08>;
		clocks = <0x21 0x2b>;
		clock-names = "apdma";
		#dma-cells = <0x01>;
		dma-bits = <0x22>;
		phandle = <0x32>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		interrupts = <0x00 0x73 0x08>;
		clocks = <0x13 0x21 0x15>;
		clock-names = "baud\0bus";
		dmas = <0x32 0x00 0x32 0x01>;
		dma-names = "tx\0rx";
		phandle = <0xbd>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		interrupts = <0x00 0x74 0x08>;
		clocks = <0x13 0x21 0x16>;
		clock-names = "baud\0bus";
		dmas = <0x32 0x02 0x32 0x03>;
		dma-names = "tx\0rx";
		phandle = <0xbe>;
	};

	i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		idvfs = [01];
		set_dt_div = [01];
		check_max_freq = [01];
		ver = [02];
		set_ltiming = [01];
		ext_time_config = [18 01];
		cnt_constraint = [01];
		phandle = <0xbf>;
	};

	i2c0@11007000 {
		compatible = "mediatek,i2c";
		id = <0x00>;
		reg = <0x00 0x11007000 0x00 0x1000 0x00 0x11000080 0x00 0x80>;
		interrupts = <0x00 0x69 0x08>;
		clocks = <0x21 0x0b 0x21 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x33>;
		sda-gpio-id = <0x34>;
		gpio_start = <0x11ea0000>;
		mem_len = <0x1000>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0x100>;
		aed = <0x1a>;
		phandle = <0xc0>;
	};

	i2c1@11008000 {
		compatible = "mediatek,i2c";
		id = <0x01>;
		reg = <0x00 0x11008000 0x00 0x1000 0x00 0x11000100 0x00 0x80>;
		interrupts = <0x00 0x6a 0x08>;
		clocks = <0x21 0x0b 0x21 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x3d>;
		sda-gpio-id = <0x3e>;
		gpio_start = <0x11e20000>;
		mem_len = <0x1000>;
		eh_cfg = <0x10>;
		pu_cfg = <0x40>;
		rsel_cfg = <0x60>;
		aed = <0x1a>;
		phandle = <0xc1>;
	};

	i2c2@11009000 {
		compatible = "mediatek,i2c";
		id = <0x02>;
		reg = <0x00 0x11009000 0x00 0x1000 0x00 0x11000180 0x00 0x180>;
		interrupts = <0x00 0x6b 0x08>;
		clocks = <0x21 0x0b 0x21 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x70>;
		sda-gpio-id = <0x71>;
		gpio_start = <0x11d10000>;
		mem_len = <0x1000>;
		eh_cfg = <0x30>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xd0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0xc2>;
	};

	i2c3@1100f000 {
		compatible = "mediatek,i2c";
		id = <0x03>;
		reg = <0x00 0x1100f000 0x00 0x1000 0x00 0x11000300 0x00 0x80>;
		interrupts = <0x00 0x6c 0x08>;
		clocks = <0x21 0x0b 0x21 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x37>;
		sda-gpio-id = <0x38>;
		gpio_start = <0x11ea0000>;
		mem_len = <0x1000>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0x100>;
		aed = <0x1a>;
		phandle = <0xc3>;
	};

	i2c4@11011000 {
		compatible = "mediatek,i2c";
		id = <0x04>;
		reg = <0x00 0x11011000 0x00 0x1000 0x00 0x11000380 0x00 0x180>;
		interrupts = <0x00 0x6d 0x08>;
		clocks = <0x21 0x0b 0x21 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x6e>;
		sda-gpio-id = <0x6f>;
		gpio_start = <0x11d10000>;
		mem_len = <0x1000>;
		eh_cfg = <0x30>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xd0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0xc4>;
	};

	i2c5@11016000 {
		compatible = "mediatek,i2c";
		id = <0x05>;
		reg = <0x00 0x11016000 0x00 0x1000 0x00 0x11000500 0x00 0x80>;
		interrupts = <0x00 0x6e 0x08>;
		clocks = <0x21 0x0b 0x21 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x1c>;
		sda-gpio-id = <0x1d>;
		gpio_start = <0x11f20000>;
		mem_len = <0x1000>;
		eh_cfg = <0x20>;
		pu_cfg = <0x80>;
		rsel_cfg = <0xc0>;
		aed = <0x1a>;
		phandle = <0xc5>;
	};

	i2c6@11005000 {
		compatible = "mediatek,i2c";
		id = <0x06>;
		reg = <0x00 0x11005000 0x00 0x1000 0x00 0x11000580 0x00 0x100>;
		interrupts = <0x00 0x6f 0x08>;
		clocks = <0x21 0x0b 0x21 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x2d>;
		sda-gpio-id = <0x2e>;
		gpio_start = <0x11ea0000>;
		mem_len = <0x1000>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0x100>;
		aed = <0x1a>;
		phandle = <0xc6>;

		speaker_amp@34 {
			compatible = "mediatek,speaker_amp";
			#sound-dai-cells = <0x00>;
			reg = <0x34>;
			status = "okay";
			phandle = <0x55>;
		};
	};

	i2c7@1101a000 {
		compatible = "mediatek,i2c";
		id = <0x07>;
		reg = <0x00 0x1101a000 0x00 0x1000 0x00 0x11000680 0x00 0x100>;
		interrupts = <0x00 0x70 0x08>;
		clocks = <0x21 0x0b 0x21 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0xc6>;
		sda-gpio-id = <0xc7>;
		gpio_start = <0x11ea0000>;
		mem_len = <0x1000>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0x100>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		phandle = <0xc7>;
	};

	i2c8@1101b000 {
		compatible = "mediatek,i2c";
		id = <0x08>;
		reg = <0x00 0x1101b000 0x00 0x1000 0x00 0x11000780 0x00 0x80>;
		interrupts = <0x00 0x71 0x08>;
		clocks = <0x21 0x0b 0x21 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		aed = <0x1a>;
		phandle = <0xc8>;
	};

	i2c9@11015000 {
		compatible = "mediatek,i2c";
		id = <0x09>;
		reg = <0x00 0x11015000 0x00 0x1000 0x00 0x11000800 0x00 0x80>;
		interrupts = <0x00 0x72 0x08>;
		clocks = <0x21 0x0b 0x21 0x2b>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		aed = <0x1a>;
		phandle = <0xc9>;
	};

	pwm@11006000 {
		compatible = "mediatek,pwm";
		reg = <0x00 0x11006000 0x00 0x1000>;
		interrupts = <0x00 0xc8 0x08>;
		clocks = <0x21 0x10 0x21 0x11 0x21 0x12 0x21 0x13 0x21 0x0f 0x21 0x14>;
		clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM4-main\0PWM-HCLK-main\0PWM-main";
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1100a000 0x00 0x1000>;
		interrupts = <0x00 0x8f 0x08>;
		clocks = <0x12 0x37 0x12 0x07 0x21 0x1c>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xca>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11010000 0x00 0x1000>;
		interrupts = <0x00 0x93 0x08>;
		clocks = <0x12 0x37 0x12 0x07 0x21 0x39>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xcb>;
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11012000 0x00 0x1000>;
		interrupts = <0x00 0x98 0x08>;
		clocks = <0x12 0x37 0x12 0x07 0x21 0x3c>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xcc>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11013000 0x00 0x1000>;
		interrupts = <0x00 0x99 0x08>;
		clocks = <0x12 0x37 0x12 0x07 0x21 0x3d>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xcd>;
	};

	spi4@11018000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11018000 0x00 0x1000>;
		interrupts = <0x00 0x9c 0x08>;
		clocks = <0x12 0x37 0x12 0x07 0x21 0x4c>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xce>;
	};

	spi5@11019000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x01>;
		reg = <0x00 0x11019000 0x00 0x1000>;
		interrupts = <0x00 0x9d 0x08>;
		clocks = <0x12 0x37 0x12 0x07 0x21 0x4d>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xcf>;
	};

	spi6@1101d000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101d000 0x00 0x1000>;
		interrupts = <0x00 0x90 0x08>;
		clocks = <0x12 0x37 0x12 0x07 0x21 0x6a>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xd0>;
	};

	spi7@1101e000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101e000 0x00 0x1000>;
		interrupts = <0x00 0x91 0x08>;
		clocks = <0x12 0x37 0x12 0x07 0x21 0x6b>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0xd1>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0x64 0x08>;
		clocks = <0x21 0x0a>;
		clock-names = "therm-main";
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <0x22 0x00>;
		io-channel-names = "thermistor-ch0";
		phandle = <0xd2>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <0x22 0x01>;
		io-channel-names = "thermistor-ch1";
		phandle = <0xd3>;
	};

	drcc {
		compatible = "mediatek,drcc";
		state = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Vref = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc0_Code = <0xff>;
		drcc1_Code = <0xff>;
		drcc2_Code = <0xff>;
		drcc3_Code = <0xff>;
		drcc4_Code = <0xff>;
		drcc5_Code = <0xff>;
		drcc6_Code = <0xff>;
		drcc7_Code = <0xff>;
		phandle = <0xd4>;
	};

	eem_fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0x96 0x08>;
		eem-status = <0x01>;
		eem-initmon-little = <0x0f>;
		eem-initmon-big = <0x0f>;
		eem-initmon-cci = <0x0f>;
		eem-initmon-gpu = <0x0f>;
		eem-clamp-little = <0x00>;
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		phandle = <0xd5>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x11000b80 0x00 0x80 0x00 0x11000c00 0x00 0x80>;
		interrupts = <0x00 0x8a 0x08 0x00 0x9b 0x08 0x00 0x9a 0x08>;
		clocks = <0x21 0x1b 0x21 0x2b>;
		clock-names = "btifc\0apdmac";
	};

	consys@18002000 {
		compatible = "mediatek,mt6785-consys";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		reg = <0x00 0x18002000 0x00 0x1000 0x00 0x10007000 0x00 0x100 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x18007000 0x00 0x1000 0x00 0x180b1000 0x00 0x1000 0x00 0x180a3000 0x00 0x1000 0x00 0x180a5000 0x00 0x800 0x00 0x180c1000 0x00 0x1000 0x00 0x18004000 0x00 0x1000 0x00 0x1024c000 0x00 0x40 0x00 0x10003000 0x00 0x1000>;
		interrupts = <0x00 0x141 0x08 0x00 0x4e 0x08 0x00 0x143 0x01>;
		clocks = <0x20 0x02 0x21 0x66>;
		clock-names = "conn\0ccif";
		phandle = <0xd6>;
	};

	irtx@1100d000 {
		compatible = "mediatek,irtx";
		reg = <0x00 0x1100d000 0x00 0x1000>;
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0";
		reg = <0x00 0x1100e000 0x00 0x1000>;
		interrupts = <0x00 0x97 0x08>;
	};

	i2c1_imm@11014000 {
		compatible = "mediatek,i2c1_imm";
		reg = <0x00 0x11014000 0x00 0x1000>;
	};

	imp_iic_wrap@11017000 {
		compatible = "mediatek,imp_iic_wrap";
		reg = <0x00 0x11017000 0x00 0x1000>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		reg = <0x00 0x10200b00 0x00 0x10000>;
		mediatek,enabled = <0x01>;
		mediatek,chain_length = <0xa7f8>;
		mediatek,rg_dfd_timeout = <0xa0>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,l2c_trigger = <0x00>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0xd7>;
	};

	usb3@11200000 {
		compatible = "mediatek,usb3";
		reg = <0x00 0x11200000 0x00 0x10000 0x00 0x11203e00 0x00 0x100 0x00 0x11e40000 0x00 0x10000>;
		reg-names = "ssusb_base\0ssusb_ippc\0ssusb_sif2";
		interrupts = <0x00 0x60 0x08>;
		interrupt-names = "musb-hdrc";
		debug_level = <0x06>;
		fpga_i2c_physical_base = <0x11009100>;
		phandle = <0xd8>;
	};

	mtu3_0@11200000 {
		compatible = "mediatek,mt6785-mtu3";
		reg = <0x00 0x11201000 0x00 0x3000 0x00 0x11203e00 0x00 0x100>;
		reg-names = "mac\0ippc";
		interrupts = <0x00 0x60 0x08>;
		interrupt-names = "ssusb_mac";
		clocks = <0x21 0x5b 0x21 0x69>;
		clock-names = "sys_ck\0rel_clk";
		phy-cells = <0x01>;
		phys = <0x33 0x00>;
		phy-names = "port0_phy";
		extcon = <0x34>;
		dr_mode = "otg";
		phandle = <0xd9>;
	};

	usb3_xhci@11200000 {
		compatible = "mediatek,mt67xx-xhci";
		reg = <0x00 0x11200000 0x00 0x1000>;
		reg-names = "mac";
		interrupts = <0x00 0x61 0x08>;
		interrupt-names = "xhci";
		clocks = <0x21 0x69>;
		clock-names = "sys_ck";
		phys = <0x33 0x00>;
		phy-names = "port0_phy";
		phandle = <0xda>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		phandle = <0x34>;
	};

	usb_boost_manager {
		compatible = "mediatek,usb_boost";
		boost_period = <0x1e>;
	};

	usbphy {
		compatible = "usb-nop-xceiv";
		phandle = <0xdb>;
	};

	usbphy0@11E40000 {
		compatible = "mediatek,mt6785-phy";
		reg = <0x00 0x11e40000 0x00 0x10000 0x00 0x11203e00 0x00 0x100>;
		reg-names = "sif_base\0ippc";
		#phy-cells = <0x01>;
		phandle = <0x33>;
	};

	usb3_phy {
		compatible = "mediatek,usb3_phy";
		reg = <0x00 0x11e40000 0x00 0x10000>;
		reg-names = "sif_base";
		clocks = <0x21 0x5b 0x21 0x69>;
		clock-names = "ssusb_clk\0sys_ck";
		#phy-cells = <0x01>;
	};

	audio@11210000 {
		compatible = "mediatek,audio\0syscon";
		reg = <0x00 0x11210000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x35>;
	};

	mt6785-afe-pcm@11210000 {
		compatible = "mediatek,mt6785-sound";
		reg = <0x00 0x11210000 0x00 0x1000>;
		interrupts = <0x00 0xb8 0x08>;
		clocks = <0x35 0x01 0x35 0x08 0x35 0x09 0x35 0x07 0x35 0x15 0x35 0x02 0x35 0x03 0x35 0x05 0x35 0x04 0x35 0x06 0x35 0x0a 0x35 0x0b 0x35 0x14 0x35 0x16 0x35 0x17 0x35 0x18 0x35 0x19 0x35 0x1a 0x35 0x1b 0x35 0x1c 0x20 0x08 0x21 0x30 0x21 0x38 0x12 0x0c 0x12 0x0d 0x12 0x31 0x12 0x14 0x12 0x49 0x12 0x15 0x12 0x4d 0x12 0x1f 0x12 0x4c 0x12 0x20 0x12 0x50 0x12 0x7a 0x12 0x7b 0x12 0x7c 0x12 0x7d 0x12 0x7e 0x12 0x7f 0x12 0x80 0x12 0x81 0x12 0x82 0x12 0x83 0x12 0x84 0x12 0x85 0x12 0x86 0x12 0x8d 0x13>;
		clock-names = "aud_afe_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_adc_clk\0aud_adda6_adc_clk\0aud_apll22m_clk\0aud_apll24m_clk\0aud_apll1_tuner_clk\0aud_apll2_tuner_clk\0aud_tdm_clk\0aud_tml_clk\0aud_nle\0aud_dac_hires_clk\0aud_adc_hires_clk\0aud_adc_hires_tml\0aud_adda6_adc_hires_clk\0aud_3rd_dac_clk\0aud_3rd_dac_predis_clk\0aud_3rd_dac_tml\0aud_3rd_dac_hires_clk\0scp_sys_audio\0aud_infra_clk\0mtkaif_26m_clk\0top_mux_audio\0top_mux_audio_int\0top_mainpll_d2_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_2\0top_apll2_ck\0top_mux_aud_eng1\0top_apll1_d8\0top_mux_aud_eng2\0top_apll2_d8\0top_i2s0_m_sel\0top_i2s1_m_sel\0top_i2s2_m_sel\0top_i2s3_m_sel\0top_i2s4_m_sel\0top_i2s5_m_sel\0top_apll12_div0\0top_apll12_div1\0top_apll12_div2\0top_apll12_div3\0top_apll12_div4\0top_apll12_divb\0top_apll12_div5\0top_mux_audio_h\0top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off\0aud_clk_mosi_on\0aud_dat_mosi_off\0aud_dat_mosi_on\0aud_dat_miso_off\0aud_dat_miso_on\0vow_dat_miso_off\0vow_dat_miso_on\0vow_clk_miso_off\0vow_clk_miso_on\0aud_nle_mosi_off\0aud_nle_mosi_on\0aud_dat_miso2_off\0aud_dat_miso2_on\0aud_gpio_i2s0_off\0aud_gpio_i2s0_on\0aud_gpio_i2s1_off\0aud_gpio_i2s1_on\0aud_gpio_i2s2_off\0aud_gpio_i2s2_on\0aud_gpio_i2s3_off\0aud_gpio_i2s3_on\0aud_gpio_i2s5_off\0aud_gpio_i2s5_on\0aud_dat_mosi_ch34_off\0aud_dat_mosi_ch34_on\0aud_dat_miso_ch34_off\0aud_dat_miso_ch34_on";
		pinctrl-0 = <0x36>;
		pinctrl-1 = <0x37>;
		pinctrl-2 = <0x38>;
		pinctrl-3 = <0x39>;
		pinctrl-4 = <0x3a>;
		pinctrl-5 = <0x3b>;
		pinctrl-6 = <0x3c>;
		pinctrl-7 = <0x3d>;
		pinctrl-8 = <0x3e>;
		pinctrl-9 = <0x3f>;
		pinctrl-10 = <0x40>;
		pinctrl-11 = <0x41>;
		pinctrl-12 = <0x42>;
		pinctrl-13 = <0x43>;
		pinctrl-14 = <0x44>;
		pinctrl-15 = <0x45>;
		pinctrl-16 = <0x46>;
		pinctrl-17 = <0x47>;
		pinctrl-18 = <0x48>;
		pinctrl-19 = <0x49>;
		pinctrl-20 = <0x4a>;
		pinctrl-21 = <0x4b>;
		pinctrl-22 = <0x4c>;
		pinctrl-23 = <0x4d>;
		pinctrl-24 = <0x4e>;
		pinctrl-25 = <0x4f>;
		pinctrl-26 = <0x50>;
		pinctrl-27 = <0x51>;
		phandle = <0x53>;
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x1f>;
		phandle = <0x52>;
	};

	sound {
		compatible = "mediatek,mt6785-mt6359-sound";
		mediatek,audio-codec = <0x52>;
		mediatek,platform = <0x53>;
		mediatek,snd_audio_dsp = <0x54>;
		mtk_spk_i2s_out = <0x03>;
		mtk_spk_i2s_in = <0x00>;
		phandle = <0xdc>;

		mediatek,speaker-codec {
			sound-dai = <0x55>;
		};
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_voip = <0x01 0x01 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_primary = <0x00 0x00 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_offload = <0x00 0x06 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_deep = <0x00 0x03 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_playback = <0x01 0x04 0x0f 0x13 0x30000>;
		mtk_dsp_music = <0x00 0xffffffff 0xffffffff 0xffffffff 0x00>;
		mtk_dsp_capture1 = <0x01 0xffffffff 0x0c 0x12 0x20000>;
		mtk_dsp_a2dp = <0x00 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_dataprovider = <0x00 0xffffffff 0x0f 0xffffffff 0x30000>;
		mtk_dsp_call_final = <0x05 0x00 0x0f 0x13 0x18000>;
		mtk_dsp_fast = <0x00 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk_dsp_ktv = <0x01 0x08 0x11 0xffffffff 0x10000>;
		mtk_dsp_capture_raw = <0x01 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_ver = <0x00>;
		swdsp_smartpa_process_enable = <0x05>;
		mtk_dsp_mem_afe = <0x01 0x40000>;
		phandle = <0x54>;
	};

	audio_sram@11211000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11211000 0x00 0x18000>;
		prefer_mode = <0x01>;
		mode_size = <0x12000 0x18000>;
		block_size = <0x1000>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18050000 0x00 0x1000 0x00 0x18080000 0x00 0x10000>;
		interrupts = <0x00 0x140 0x08>;
		mediatek,infracfg = <0x21>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		disable_write_silence = <0x00>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	msdc@11230000 {
		compatible = "mediatek,msdc";
		reg = <0x00 0x11230000 0x00 0x10000>;
		interrupts = <0x00 0x65 0x08>;
		index = [00];
		clk_src = [01];
		bus-width = <0x08>;
		max-frequency = <0xbebc200>;
		cap-mmc-highspeed;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		pinctl = <0x56>;
		pinctl_hs400 = <0x56>;
		pinctl_hs200 = <0x56>;
		register_setting = <0x57>;
		host_function = [00];
		bootable;
		status = "okay";
		vmmc-supply = <0x58>;
		clocks = <0x21 0x20 0x21 0x1d 0x21 0x50>;
		clock-names = "msdc0-clock\0msdc0-hclock\0msdc0-aes-clock";
		phandle = <0xdd>;

		msdc0@default {
			phandle = <0x56>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0xde>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0xdf>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x57>;
		};
	};

	wifi-pwrseq {
		compatible = "mmc-pwrseq-simple";
		status = "disabled";
		phandle = <0xe0>;
	};

	msdc@11240000 {
		compatible = "mediatek,msdc";
		reg = <0x00 0x11240000 0x00 0x1000>;
		interrupts = <0x00 0x66 0x08>;
		index = [01];
		clk_src = [04];
		bus-width = <0x04>;
		max-frequency = <0xbebc200>;
		cap-sd-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		no-mmc;
		pinctl = <0x59>;
		pinctl_sdr104 = <0x5a>;
		pinctl_sdr50 = <0x5b>;
		pinctl_ddr50 = <0x5c>;
		register_setting = <0x5d>;
		host_function = [01];
		cd_level = [01];
		cd-gpios = <0x1d 0x08 0x00>;
		status = "okay";
		vmmc-supply = <0x5e>;
		vqmmc-supply = <0x5f>;
		clocks = <0x21 0x29 0x21 0x1e>;
		clock-names = "msdc1-clock\0msdc1-hclock";
		phandle = <0xe1>;

		msdc1@default {
			phandle = <0x59>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr104 {
			phandle = <0x5a>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x5b>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@ddr50 {
			phandle = <0x5c>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x5d>;
		};
	};

	msdc1_top@11e10000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11e10000 0x00 0x1000>;
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11f50000 0x00 0x1000>;
	};

	mmc0@11230000 {
		phandle = <0xe2>;
	};

	ufshci@11270000 {
		compatible = "mediatek,ufshci";
		reg = <0x00 0x11270000 0x00 0x2300>;
		interrupts = <0x00 0x68 0x08>;
		clocks = <0x21 0x4f 0x21 0x3e 0x21 0x40 0x21 0x50>;
		clock-names = "ufs0-clock\0ufs0-unipro-clk\0ufs0-mp-clk\0ufs0-aes-clk";
		freq-table-hz = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		vcc-supply = <0x58>;
		vcc-fixed-regulator;
		lanes-per-direction = <0x01>;
		mediatek,auto-hibern8-timer = <0x0a>;
		mediatek,spm-level = <0x03>;
		mediatek,rpm-enable = <0x01>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-level = <0x03>;
		phandle = <0xe3>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x00 0x11fa0000 0x00 0xc000>;
	};

	ca9peri@10e00000 {
		compatible = "mediatek,ca9peri";
		reg = <0x00 0x10e00000 0x00 0x1000>;
	};

	l2c@10f00000 {
		compatible = "mediatek,l2c";
		reg = <0x00 0x10f00000 0x00 0x1000>;
	};

	efusec@11c10000 {
		compatible = "mediatek,efusec";
		reg = <0x00 0x11c10000 0x00 0x1000>;
	};

	mfgcfg@13fbf000 {
		compatible = "mediatek,mfgcfg\0syscon";
		reg = <0x00 0x13fbf000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x60>;
	};

	mali@13040000 {
		compatible = "mediatek,mali\0arm,mali-midgard\0arm,mali-bifrost";
		reg = <0x00 0x13040000 0x00 0x10000>;
		interrupts = <0x00 0x135 0x08 0x00 0x136 0x08 0x00 0x137 0x08 0x00 0x138 0x08 0x00 0x139 0x08>;
		interrupt-names = "GPU\0MMU\0JOB\0EVENT\0PWR";
	};

	gpufreq {
		compatible = "mediatek,mt6785-gpufreq";
		clocks = <0x12 0x04 0x12 0x61 0x12 0x2e 0x60 0x01 0x20 0x07 0x20 0x04 0x20 0x0b 0x20 0x0a 0x20 0x18 0x20 0x0c>;
		clock-names = "clk_mux\0clk_main_parent\0clk_sub_parent\0subsys_mfg_cg\0mtcmos_mfg_async\0mtcmos_mfg\0mtcmos_mfg_core0\0mtcmos_mfg_core1\0mtcmos_mfg_core2\0mtcmos_mfg_core3";
	};

	mali_tb@13fbd000 {
		compatible = "mediatek,mali_tb";
		reg = <0x00 0x13fbd000 0x00 0x1000>;
	};

	mfg_dfp_60@13020000 {
		compatible = "mediatek,mfg_dfp_60";
		reg = <0x00 0x13020000 0x00 0x1000>;
	};

	mfg_tb@13fbff00 {
		compatible = "mediatek,mfg_tb";
		reg = <0x00 0x13fbff00 0x00 0x1000>;
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config\0syscon";
		reg = <0x00 0x14000000 0x00 0x1000>;
		interrupts = <0x00 0x107 0x08>;
		#clock-cells = <0x01>;
		clocks = <0x23 0x0b 0x23 0x25 0x23 0x0c 0x23 0x26>;
		clock-names = "CAM_MDP_TX\0CAM_MDP_RX\0CAM_MDP2_TX\0CAM_MDP2_RX";
		phandle = <0x23>;
	};

	mdp_rdma0@14001000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0x00 0x14001000 0x00 0x1000>;
		interrupts = <0x00 0xf2 0x08>;
		clocks = <0x23 0x0d>;
		clock-names = "MDP_RDMA0";
		phandle = <0x25>;
	};

	mdp_rdma1@14002000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0x00 0x14002000 0x00 0x1000>;
		interrupts = <0x00 0xf3 0x08>;
		clocks = <0x23 0x0e>;
		clock-names = "MDP_RDMA1";
		phandle = <0x26>;
	};

	mdp_rsz0@14003000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x14003000 0x00 0x1000>;
		interrupts = <0x00 0xf4 0x08>;
		clocks = <0x23 0x0f>;
		clock-names = "MDP_RSZ0";
		phandle = <0x27>;
	};

	mdp_rsz1@14004000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x14004000 0x00 0x1000>;
		interrupts = <0x00 0xf5 0x08>;
		clocks = <0x23 0x10>;
		clock-names = "MDP_RSZ1";
		phandle = <0x28>;
	};

	mdp_wrot0@14005000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x14005000 0x00 0x1000>;
		interrupts = <0x00 0xf7 0x08>;
		clocks = <0x23 0x12>;
		clock-names = "MDP_WROT0";
		phandle = <0x29>;
	};

	mdp_wdma0@14006000 {
		compatible = "mediatek,mdp_wdma0";
		reg = <0x00 0x14006000 0x00 0x1000>;
	};

	mdp_tdshp0@14007000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x00 0x14007000 0x00 0x1000>;
		clocks = <0x23 0x11>;
		clock-names = "MDP_TDSHP";
		phandle = <0x2b>;
	};

	smi_larb0@14017000 {
		compatible = "mediatek,smi_larb0\0mediatek,smi_larb";
		reg = <0x00 0x14017000 0x00 0x1000>;
		interrupts = <0x00 0x108 0x08>;
		clocks = <0x20 0x03 0x23 0x02>;
		clock-names = "scp-dis\0mm-larb0";
		mediatek,smi-id = <0x00>;
		phandle = <0x2f>;
	};

	smi_larb1@14018000 {
		compatible = "mediatek,smi_larb1\0mediatek,smi_larb";
		reg = <0x00 0x14018000 0x00 0x1000>;
		clocks = <0x20 0x03 0x23 0x03>;
		clock-names = "scp-dis\0mm-larb1";
		mediatek,smi-id = <0x01>;
		phandle = <0x61>;
	};

	smi_common@14019000 {
		compatible = "mediatek,smi_common";
		reg = <0x00 0x14019000 0x00 0x1000>;
		clocks = <0x20 0x03 0x23 0x01>;
		clock-names = "scp-dis\0mm-common";
		mediatek,smi-id = <0x08>;
		mmsys_config = <0x23>;
	};

	mmdvfs_pmqos {
		compatible = "mediatek,mmdvfs_pmqos";
		larb_groups = <0x00 0x01 0x02 0x03 0x05 0x06 0x07>;
		larb0 = <0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x07>;
		larb1 = <0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x07 0x08 0x07 0x07>;
		larb2 = <0x07 0x07 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x07>;
		larb3 = <0x07 0x08 0x08 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x07 0x08 0x08 0x07 0x07 0x07 0x07>;
		larb5 = <0x07 0x08 0x08 0x07 0x07 0x07 0x08 0x07 0x07 0x08 0x07 0x08 0x07 0x07 0x07 0x08 0x07 0x07 0x06 0x07 0x08 0x07 0x08 0x07 0x08 0x08>;
		larb6 = <0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x07 0x08 0x08 0x08 0x07 0x08 0x08 0x08 0x07 0x08 0x08 0x07 0x08 0x07 0x07 0x08 0x08 0x08 0x07 0x07 0x07 0x07 0x07 0x07>;
		larb7 = <0x08 0x08 0x08 0x07 0x07>;
		cam_larb = <0x06 0x0a>;
		max_ostd_larb = <0x00 0x01>;
		max_ostd = <0x28>;
		comm_freq = "disp_freq";
		mm_step0 = <0x230 0x01 0x00 0x07>;
		mm_step1 = <0x1c2 0x01 0x00 0x08>;
		mm_step2 = <0x13b 0x01 0x00 0x0b>;
		cam_step0 = <0x230 0x01 0x01 0x07>;
		cam_step1 = <0x1a0 0x01 0x01 0x09>;
		cam_step2 = <0x13b 0x01 0x01 0x0b>;
		img_step0 = <0x230 0x01 0x02 0x07>;
		img_step1 = <0x16c 0x01 0x02 0x0a>;
		img_step2 = <0x13b 0x01 0x02 0x0b>;
		venc_step0 = <0x276 0x01 0x03 0x05>;
		venc_step1 = <0x1c2 0x01 0x03 0x08>;
		venc_step2 = <0x16c 0x01 0x03 0x0a>;
		vdec_step0 = <0x270 0x01 0x04 0x06>;
		vdec_step1 = <0x1a0 0x01 0x04 0x09>;
		vdec_step2 = <0x138 0x01 0x04 0x0c>;
		fmeter_mux_ids = <0x02 0x08 0x05 0x32 0x33>;
		vopp_steps = <0x00 0x01 0x02>;
		disp_freq = "mm_step0\0mm_step1\0mm_step2";
		mdp_freq = "mm_step0\0mm_step1\0mm_step2";
		cam_freq = "cam_step0\0cam_step1\0cam_step2";
		img_freq = "img_step0\0img_step1\0img_step2";
		vdec_freq = "vdec_step0\0vdec_step1\0vdec_step2";
		venc_freq = "venc_step0\0venc_step1\0venc_step2";
		clocks = <0x12 0x02 0x12 0x03 0x12 0x23 0x12 0x75 0x12 0x76 0x12 0x6c 0x12 0x3c 0x12 0x8f 0x12 0x70 0x12 0x3d 0x12 0x2d 0x12 0x6d 0x12 0x40>;
		clock-names = "MMDVFS_CLK_MUX_MM\0MMDVFS_CLK_MUX_CAM\0MMDVFS_CLK_MUX_IMG\0MMDVFS_CLK_MUX_VENC\0MMDVFS_CLK_MUX_VDEC\0MMDVFS_CLK_MMPLL_D5\0MMDVFS_CLK_UNIVPLL_D2\0MMDVFS_CLK_TVDPLL_MAINPLL_D2_CK\0MMDVFS_CLK_MMPLL_D7\0MMDVFS_CLK_UNIVPLL_D3\0MMDVFS_CLK_MAINPLL_D3\0MMDVFS_CLK_MMPLL_D5_D2\0MMDVFS_CLK_UNIVPLL_D2_D2";
	};

	disp_rsz0@1401a000 {
		compatible = "mediatek,disp_rsz0";
		reg = <0x00 0x1401a000 0x00 0x1000>;
		interrupts = <0x00 0x109 0x08>;
	};

	mdp_aal0@1401b000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0x00 0x1401b000 0x00 0x1000>;
		clocks = <0x23 0x2b>;
		clock-names = "MDP_AAL";
		phandle = <0x2c>;
	};

	mdp_hdr0@1401c000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0x00 0x1401c000 0x00 0x1000>;
		clocks = <0x23 0x2c>;
		clock-names = "MDP_HDR";
		phandle = <0x2d>;
	};

	dbi0@1401d000 {
		compatible = "mediatek,dbi0";
		reg = <0x00 0x1401d000 0x00 0x1000>;
	};

	i2c@1401e000 {
		compatible = "mediatek,i2c";
		reg = <0x00 0x1401e000 0x00 0x1000>;
	};

	dsi1@1401f000 {
		compatible = "mediatek,dsi1";
		reg = <0x00 0x1401f000 0x00 0x1000>;
	};

	mdp_wrot1@14020000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0x00 0x14020000 0x00 0x1000>;
		clocks = <0x23 0x2f>;
		clock-names = "MDP_WROT1";
		phandle = <0x2a>;
	};

	disp_postmask0@14021000 {
		compatible = "mediatek,disp_postmask0";
		reg = <0x00 0x14021000 0x00 0x1000>;
		interrupts = <0x00 0x10c 0x08>;
	};

	disp_mutex1@14030000 {
		compatible = "mediatek,disp_mutex1";
		reg = <0x00 0x14030000 0x00 0x1000>;
	};

	mdp_tdshp1@14031000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0x00 0x14031000 0x00 0x1000>;
	};

	mdp_aal1@14032000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0x00 0x14032000 0x00 0x1000>;
	};

	mdp_hdr1@14033000 {
		compatible = "mediatek,mdp_hdr1";
		reg = <0x00 0x14033000 0x00 0x1000>;
	};

	disp_color1@14040000 {
		compatible = "mediatek,disp_color1";
		reg = <0x00 0x14040000 0x00 0x1000>;
	};

	disp_ccorr1@14041000 {
		compatible = "mediatek,disp_ccorr1";
		reg = <0x00 0x14041000 0x00 0x1000>;
	};

	disp_aal1@14042000 {
		compatible = "mediatek,disp_aal1";
		reg = <0x00 0x14042000 0x00 0x1000>;
	};

	disp_gamma1@14043000 {
		compatible = "mediatek,disp_gamma1";
		reg = <0x00 0x14043000 0x00 0x1000>;
	};

	disp_dither1@14044000 {
		compatible = "mediatek,disp_dither1";
		reg = <0x00 0x14044000 0x00 0x1000>;
	};

	disp_rsz1@14045000 {
		compatible = "mediatek,disp_rsz1";
		reg = <0x00 0x14045000 0x00 0x1000>;
	};

	dbi1@14046000 {
		compatible = "mediatek,dbi1";
		reg = <0x00 0x14046000 0x00 0x1000>;
	};

	dpi1@14047000 {
		compatible = "mediatek,dpi1";
		reg = <0x00 0x14047000 0x00 0x1000>;
	};

	disp_pvric0@14050000 {
		compatible = "mediatek,disp_pvric0";
		reg = <0x00 0x14050000 0x00 0x1000>;
	};

	mdp_pvric0@14051000 {
		compatible = "mediatek,mdp_pvric0";
		reg = <0x00 0x14051000 0x00 0x1000>;
	};

	mdp_pvric1@14052000 {
		compatible = "mediatek,mdp_pvric1";
		reg = <0x00 0x14052000 0x00 0x1000>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x19002000 0x00 0x1000>;
		mediatek,mailbox-gce = <0x30>;
		mboxes = <0x30 0x10 0x00 0x01 0x30 0x11 0x00 0x01>;
		gce-event-names = "vdec_pic_start\0vdec_decode_done\0vdec_pause\0vdec_dec_error\0vdec_mc_busy_overflow_timeout\0vdec_all_dram_req_done\0vdec_ini_fetch_rdy\0vdec_process_flag\0vdec_search_start_code_done\0vdec_ref_reorder_done\0vdec_wp_tble_done\0vdec_count_sram_clr_done\0venc_eof\0venc_cmdq_pause_done\0venc_mb_done\0venc_128B_cnt_done";
		gce-events = <0x30 0x1a0 0x30 0x1a1 0x30 0x1a2 0x30 0x1a3 0x30 0x1a4 0x30 0x1a5 0x30 0x1a6 0x30 0x1a7 0x30 0x1a8 0x30 0x1a9 0x30 0x1aa 0x30 0x1ab 0x30 0x121 0x30 0x122 0x30 0x124 0x30 0x125>;
		phandle = <0x62>;
	};

	vdec_gcon@16000000 {
		compatible = "mediatek,vdec_gcon\0syscon";
		reg = <0x00 0x16000000 0x00 0x1000 0x00 0x16020000 0x00 0x400 0x00 0x16025000 0x00 0x1000>;
		mediatek,larb = <0x61>;
		interrupts = <0x00 0x149 0x08>;
		mediatek,vcu = <0x62>;
		clocks = <0x20 0x03 0x20 0x0d 0x20 0x06 0x23 0x01 0x23 0x04 0x23 0x05 0x63 0x01 0x64 0x02>;
		clock-names = "MT_SCP_SYS_DIS\0MT_SCP_SYS_VDE\0MT_SCP_SYS_VEN\0MT_CG_SMI_COMMON\0MT_CG_GALS_COMM0\0MT_CG_GALS_COMM1\0MT_CG_VDEC\0MT_CG_VENC";
		#clock-cells = <0x01>;
		phandle = <0x63>;
	};

	vdec_mbist@16001000 {
		compatible = "mediatek,vdec_mbist";
		reg = <0x00 0x16001000 0x00 0x1000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x16020000 0x00 0x1000>;
		interrupts = <0x00 0x149 0x08>;
	};

	vld@16020000 {
		compatible = "mediatek,vld";
		reg = <0x00 0x16020000 0x00 0x1000>;
	};

	vld_top@16020800 {
		compatible = "mediatek,vld_top";
		reg = <0x00 0x16020800 0x00 0x1000>;
	};

	mc@16021000 {
		compatible = "mediatek,mc";
		reg = <0x00 0x16021000 0x00 0x1000>;
	};

	avc_vld@16022000 {
		compatible = "mediatek,avc_vld";
		reg = <0x00 0x16022000 0x00 0x1000>;
	};

	avc_mv@16023000 {
		compatible = "mediatek,avc_mv";
		reg = <0x00 0x16023000 0x00 0x1000>;
	};

	vdec_pp@16024000 {
		compatible = "mediatek,vdec_pp";
		reg = <0x00 0x16024000 0x00 0x1000>;
	};

	vdtop@16025000 {
		compatible = "mediatek,vdtop";
		reg = <0x00 0x16025000 0x00 0x1000>;
	};

	vp6@16026000 {
		compatible = "mediatek,vp6";
		reg = <0x00 0x16026000 0x00 0x1000>;
	};

	vld2@16026800 {
		compatible = "mediatek,vld2";
		reg = <0x00 0x16026800 0x00 0x1000>;
	};

	avs_vld@16027000 {
		compatible = "mediatek,avs_vld";
		reg = <0x00 0x16027000 0x00 0x1000>;
	};

	vp8_vld@16027800 {
		compatible = "mediatek,vp8_vld";
		reg = <0x00 0x16027800 0x00 0x1000>;
	};

	hevc_vld@16028000 {
		compatible = "mediatek,hevc_vld";
		reg = <0x00 0x16028000 0x00 0x1000>;
	};

	vp9_vld@16028400 {
		compatible = "mediatek,vp9_vld";
		reg = <0x00 0x16028400 0x00 0x1000>;
	};

	vdec_core0_vad@1602c000 {
		compatible = "mediatek,vdec_core0_vad";
		reg = <0x00 0x1602c000 0x00 0x1000>;
	};

	smi_larb2@16010000 {
		compatible = "mediatek,smi_larb2\0mediatek,smi_larb";
		reg = <0x00 0x16010000 0x00 0x1000>;
		interrupts = <0x00 0x14a 0x08>;
		clocks = <0x20 0x0d 0x63 0x01>;
		clock-names = "scp-vde\0vdec-vdec";
		mediatek,smi-id = <0x02>;
		phandle = <0xe4>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon\0syscon";
		reg = <0x00 0x17000000 0x00 0x1000 0x00 0x17020000 0x00 0x1000>;
		mediatek,larb = <0x65>;
		interrupts = <0x00 0x10e 0x08>;
		mediatek,vcu = <0x62>;
		clocks = <0x20 0x03 0x20 0x0d 0x20 0x06 0x23 0x01 0x23 0x04 0x23 0x05 0x63 0x01 0x64 0x02>;
		clock-names = "MT_SCP_SYS_DIS\0MT_SCP_SYS_VDE\0MT_SCP_SYS_VEN\0MT_CG_SMI_COMMON\0MT_CG_GALS_COMM0\0MT_CG_GALS_COMM1\0MT_CG_VDEC\0MT_CG_VENC";
		#clock-cells = <0x01>;
		phandle = <0x64>;
	};

	smi_larb3@17010000 {
		compatible = "mediatek,smi_larb3\0mediatek,smi_larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
		interrupts = <0x00 0x10d 0x08>;
		clocks = <0x20 0x06 0x64 0x02 0x64 0x03>;
		clock-names = "scp-ven\0venc-venc\0venc-jpgenc";
		mediatek,smi-id = <0x03>;
		phandle = <0xe5>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0x00 0x17020000 0x00 0x2000>;
		interrupts = <0x00 0x10e 0x08>;
	};

	venc_jpg@17030000 {
		compatible = "mediatek,venc_jpg";
		reg = <0x00 0x17030000 0x00 0x10000>;
		interrupts = <0x00 0x10f 0x08>;
		clocks = <0x64 0x03>;
		clock-names = "MT_CG_VENC_JPGENC";
		cshot-spec = <0x170>;
	};

	mbist@17070000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17070000 0x00 0x1000>;
	};

	mjc_config@12000000 {
		compatible = "mediatek,mjc_config";
		reg = <0x00 0x12000000 0x00 0x1000>;
	};

	mjc_top@12001000 {
		compatible = "mediatek,mjc_top";
		reg = <0x00 0x12001000 0x00 0x1000>;
	};

	imgsys1_dfp@1502e000 {
		compatible = "mediatek,imgsys1_dfp";
		reg = <0x00 0x1502e000 0x00 0x1000>;
	};

	imgsys@15020000 {
		compatible = "mediatek,imgsys\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		clocks = <0x66 0x01 0x66 0x03>;
		clock-names = "DIP_CG_IMG_LARB5\0DIP_CG_IMG_DIP";
		phandle = <0x66>;
	};

	imgsyscq@15020000 {
		compatible = "mediatek,imgsyscq";
		reg = <0x00 0x15020000 0x00 0x10>;
	};

	smi_larb4@1502f000 {
		compatible = "mediatek,smi_larb4\0mediatek,smi_larb";
		reg = <0x00 0x1502f000 0x00 0x1000>;
		interrupts = <0x00 0x12b 0x08>;
		clocks = <0x20 0x05 0x66 0x02>;
		clock-names = "scp-isp\0img-larb4";
		mediatek,smi-id = <0x04>;
		phandle = <0x65>;
	};

	smi_larb5@15021000 {
		compatible = "mediatek,smi_larb5\0mediatek,smi_larb";
		reg = <0x00 0x15021000 0x00 0x1000>;
		interrupts = <0x00 0x123 0x08>;
		clocks = <0x20 0x05 0x66 0x01>;
		clock-names = "scp-isp\0img-larb5";
		mediatek,smi-id = <0x05>;
		phandle = <0xe6>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		reg = <0x00 0x15022000 0x00 0x6000>;
		interrupts = <0x00 0x124 0x08>;
	};

	dip2@15023000 {
		compatible = "mediatek,dip2";
		reg = <0x00 0x15023000 0x00 0x1000>;
	};

	dip3@15024000 {
		compatible = "mediatek,dip3";
		reg = <0x00 0x15024000 0x00 0x1000>;
	};

	dip4@15025000 {
		compatible = "mediatek,dip4";
		reg = <0x00 0x15025000 0x00 0x1000>;
	};

	dip5@15026000 {
		compatible = "mediatek,dip5";
		reg = <0x00 0x15026000 0x00 0x1000>;
	};

	dip6@15027000 {
		compatible = "mediatek,dip6";
		reg = <0x00 0x15027000 0x00 0x1000>;
	};

	dpe@15028000 {
		compatible = "mediatek,dpe";
		reg = <0x00 0x15028000 0x00 0x1000>;
		interrupts = <0x00 0x126 0x08>;
		clocks = <0x66 0x05>;
		clock-names = "DPE_CG_IMG_DPE";
	};

	dpe_dma@15028000 {
		compatible = "mediatek,dpe_dma";
		reg = <0x00 0x15028000 0x00 0x1000>;
	};

	rsc@15029000 {
		compatible = "mediatek,rsc";
		reg = <0x00 0x15029000 0x00 0x1000>;
		interrupts = <0x00 0x127 0x08>;
		clocks = <0x66 0x06>;
		clock-names = "RSC_CLK_IMG_RSC";
	};

	wpe_a@1502a000 {
		compatible = "mediatek,wpe_a";
		reg = <0x00 0x1502a000 0x00 0x1000>;
		interrupts = <0x00 0x129 0x08>;
		clocks = <0x66 0x08>;
		clock-names = "WPE_CLK_IMG_WPE_A";
	};

	wpe_b@1502d000 {
		compatible = "mediatek,wpe_b";
		reg = <0x00 0x1502d000 0x00 0x1000>;
		interrupts = <0x00 0x12a 0x08>;
		clocks = <0x66 0x09>;
		clock-names = "WPE_CLK_IMG_WPE_B";
	};

	fdvt@1502b000 {
		compatible = "mediatek,fdvt";
		reg = <0x00 0x1502b000 0x00 0x1000>;
		interrupts = <0x00 0x125 0x08>;
		clocks = <0x66 0x04>;
		clock-names = "FD_CLK_IMG_FDVT";
	};

	fdvt_dma@1502b000 {
		compatible = "mediatek,fdvt_dma";
		reg = <0x00 0x1502b000 0x00 0x1000>;
	};

	mfb@1502e000 {
		compatible = "mediatek,mfb";
		reg = <0x00 0x1502e000 0x00 0x1000>;
		interrupts = <0x00 0x12c 0x08>;
		clocks = <0x66 0x07>;
		clock-names = "MFB_CLK_IMG_MFB";
	};

	owe@1502c000 {
		compatible = "mediatek,owe";
		reg = <0x00 0x1502c000 0x00 0x1000>;
		interrupts = <0x00 0x12d 0x08>;
		clocks = <0x66 0x0a>;
		clock-names = "OWE_CLK_IMG_OWE";
	};

	owe_dma@1502c000 {
		compatible = "mediatek,owe_dma";
		reg = <0x00 0x1502c000 0x00 0x1000>;
	};

	eaf@1502d000 {
		compatible = "mediatek,eaf";
		reg = <0x00 0x1502d000 0x00 0x1000>;
	};

	eaf_dma@1502d000 {
		compatible = "mediatek,eaf_dma";
		reg = <0x00 0x1502d000 0x00 0x1000>;
	};

	imgsys1_vad@1502e000 {
		compatible = "mediatek,imgsys1_vad";
		reg = <0x00 0x1502e000 0x00 0x1000>;
	};

	smi_larb8@15030000 {
		compatible = "mediatek,smi_larb8";
		reg = <0x00 0x15030000 0x00 0x1000>;
		phandle = <0xe7>;
	};

	smi_larb9@15031000 {
		compatible = "mediatek,smi_larb9";
		reg = <0x00 0x15031000 0x00 0x1000>;
		phandle = <0xe8>;
	};

	smi_larb10@15032000 {
		compatible = "mediatek,smi_larb10";
		reg = <0x00 0x15032000 0x00 0x1000>;
		phandle = <0xe9>;
	};

	smi_larb11@15033000 {
		compatible = "mediatek,smi_larb11";
		reg = <0x00 0x15033000 0x00 0x1000>;
		phandle = <0xea>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x100000>;
		interrupts = <0x00 0x142 0x08>;
		memory-region = <0x67>;
	};

	ipu_conn@19000000 {
		compatible = "mediatek,ipu_conn";
		reg = <0x00 0x19000000 0x00 0x1000>;
	};

	ipu_vcore@19020000 {
		compatible = "mediatek,ipu_vcore";
		reg = <0x00 0x19020000 0x00 0x1000>;
	};

	apu_vcore@19020000 {
		compatible = "mediatek,apu_vcore\0syscon";
		reg = <0x00 0x19020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x6b>;
	};

	apu_conn@19000000 {
		compatible = "mediatek,apu_conn\0syscon";
		reg = <0x00 0x19000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x6a>;
	};

	apu0@19180000 {
		compatible = "mediatek,apu0\0syscon";
		reg = <0x00 0x19180000 0x00 0x1000>;
		interrupts = <0x00 0x145 0x08>;
		#clock-cells = <0x01>;
		phandle = <0x68>;
	};

	apu1@19280000 {
		compatible = "mediatek,apu1\0syscon";
		reg = <0x00 0x19280000 0x00 0x1000>;
		interrupts = <0x00 0x146 0x08>;
		#clock-cells = <0x01>;
		phandle = <0x69>;
	};

	vpu_core0@0x19100000 {
		compatible = "mediatek,vpu_core0";
		reg = <0x00 0x19100000 0x00 0x94000>;
		interrupts = <0x00 0x145 0x08>;
		clocks = <0x12 0x24 0x12 0x25 0x12 0x26 0x12 0x27 0x68 0x01 0x68 0x02 0x68 0x03 0x69 0x01 0x69 0x02 0x69 0x03 0x6a 0x01 0x6a 0x02 0x6a 0x03 0x6a 0x04 0x6a 0x05 0x6a 0x06 0x6a 0x07 0x6a 0x08 0x6b 0x01 0x6b 0x02 0x6b 0x03 0x6b 0x04 0x13 0x12 0x99 0x12 0x45 0x12 0x44 0x12 0x31 0x12 0x43 0x12 0x30 0x12 0x40 0x12 0x2d 0x12 0x3d 0x12 0x70 0x12 0x6f 0x12 0x95 0x12 0x51 0x12 0x3c 0x12 0x94 0x12 0x2c 0x12 0x69 0x23 0x0a 0x23 0x07 0x23 0x05 0x23 0x04 0x23 0x01 0x23 0x0c 0x23 0x26 0x20 0x03 0x20 0x0e 0x20 0x0f 0x20 0x14 0x20 0x15 0x20 0x10 0x20 0x11 0x20 0x12 0x20 0x13>;
		clock-names = "clk_top_dsp_sel\0clk_top_dsp1_sel\0clk_top_dsp2_sel\0clk_top_ipu_if_sel\0clk_apu_core0_jtag_cg\0clk_apu_core0_axi_m_cg\0clk_apu_core0_apu_cg\0clk_apu_core1_jtag_cg\0clk_apu_core1_axi_m_cg\0clk_apu_core1_apu_cg\0clk_apu_conn_apu_cg\0clk_apu_conn_ahb_cg\0clk_apu_conn_axi_cg\0clk_apu_conn_isp_cg\0clk_apu_conn_cam_adl_cg\0clk_apu_conn_img_adl_cg\0clk_apu_conn_emi_26m_cg\0clk_apu_conn_vpu_udi_cg\0clk_apu_vcore_ahb_cg\0clk_apu_vcore_axi_cg\0clk_apu_vcore_adl_cg\0clk_apu_vcore_qos_cg\0clk_top_clk26m\0clk_top_apupll_ck\0clk_top_univpll_d3_d8\0clk_top_univpll_d3_d4\0clk_top_mainpll_d2_d4\0clk_top_univpll_d3_d2\0clk_top_mainpll_d2_d2\0clk_top_univpll_d2_d2\0clk_top_mainpll_d3\0clk_top_univpll_d3\0clk_top_mmpll_d7\0clk_top_mmpll_d6\0clk_top_adsppll_d5\0clk_top_tvdpll_ck\0clk_top_univpll_d2\0clk_top_adsppll_d4\0clk_top_mainpll_d2\0clk_top_mmpll_d4\0clk_mmsys_gals_ipu2mm\0clk_mmsys_gals_ipu12mm\0clk_mmsys_gals_comm1\0clk_mmsys_gals_comm0\0clk_mmsys_smi_common\0clk_mmsys_ipu_dl_txck\0clk_mmsys_ipu_dl_rx_ck\0mtcmos_dis\0mtcmos_vpu_vcore_dormant\0mtcmos_vpu_vcore_shutdown\0mtcmos_vpu_conn_dormant\0mtcmos_vpu_conn_shutdown\0mtcmos_vpu_core0_dormant\0mtcmos_vpu_core0_shutdown\0mtcmos_vpu_core1_dormant\0mtcmos_vpu_core1_shutdown";
	};

	vpu_core1@0x19200000 {
		compatible = "mediatek,vpu_core1";
		reg = <0x00 0x19200000 0x00 0x94000>;
		interrupts = <0x00 0x146 0x08>;
	};

	apu_dvfs@19180000 {
		compatible = "mediatek,apu_dvfs";
		reg = <0x00 0x19180000 0x00 0x1000>;
	};

	camsys@1a000000 {
		compatible = "mediatek,camsys\0syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		clocks = <0x20 0x03 0x20 0x05 0x20 0x09 0x6c 0x04 0x6c 0x05 0x6c 0x07 0x6c 0x08>;
		clock-names = "ISP_SCP_SYS_DIS\0ISP_SCP_SYS_ISP\0ISP_SCP_SYS_CAM\0CAMSYS_CAM_CGPDN\0CAMSYS_CAMTG_CGPDN\0CAMSYS_CAMSV0_CGPDN\0CAMSYS_CAMSV1_CGPDN";
		phandle = <0x6c>;
	};

	smi_larb6@1a001000 {
		compatible = "mediatek,smi_larb6\0mediatek,smi_larb";
		reg = <0x00 0x1a001000 0x00 0x1000>;
		interrupts = <0x00 0x110 0x08>;
		clocks = <0x20 0x09 0x6c 0x01>;
		clock-names = "scp-cam\0cam-larb6";
		mediatek,smi-id = <0x06>;
		phandle = <0xeb>;
	};

	smi_larb7@1a002000 {
		compatible = "mediatek,smi_larb7\0mediatek,smi_larb";
		reg = <0x00 0x1a002000 0x00 0x1000>;
		interrupts = <0x00 0x11f 0x08>;
		clocks = <0x20 0x09 0x6c 0x02>;
		clock-names = "scp-cam\0cam-larb7";
		mediatek,smi-id = <0x07>;
		phandle = <0xec>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		reg = <0x00 0x1a003000 0x00 0x1000>;
		interrupts = <0x00 0x112 0x08>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		reg = <0x00 0x1a004000 0x00 0x2000>;
		interrupts = <0x00 0x113 0x08>;
	};

	cam3@1a006000 {
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a006000 0x00 0x2000>;
		interrupts = <0x00 0x114 0x08>;
	};

	cam4@1a008000 {
		compatible = "mediatek,cam4";
		reg = <0x00 0x1a008000 0x00 0x2000>;
		interrupts = <0x00 0x115 0x08>;
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		reg = <0x00 0x1a050000 0x00 0x1000>;
		interrupts = <0x00 0x117 0x08>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		reg = <0x00 0x1a051000 0x00 0x1000>;
		interrupts = <0x00 0x118 0x08>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		reg = <0x00 0x1a052000 0x00 0x1000>;
		interrupts = <0x00 0x119 0x08>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		reg = <0x00 0x1a053000 0x00 0x1000>;
		interrupts = <0x00 0x11a 0x08>;
	};

	camsv5@1a054000 {
		compatible = "mediatek,camsv5";
		reg = <0x00 0x1a054000 0x00 0x1000>;
	};

	camsv6@1a055000 {
		compatible = "mediatek,camsv6";
		reg = <0x00 0x1a055000 0x00 0x1000>;
	};

	seninf1_csi2@1a040000 {
		compatible = "mediatek,seninf1_csi2";
		reg = <0x00 0x1a040000 0x00 0x1000>;
	};

	seninf2_csi2@1a041000 {
		compatible = "mediatek,seninf2_csi2";
		reg = <0x00 0x1a041000 0x00 0x1000>;
	};

	seninf3_csi2@1a042000 {
		compatible = "mediatek,seninf3_csi2";
		reg = <0x00 0x1a042000 0x00 0x1000>;
	};

	seninf4_csi2@1a043000 {
		compatible = "mediatek,seninf4_csi2";
		reg = <0x00 0x1a043000 0x00 0x1000>;
	};

	seninf5_csi2@1a044000 {
		compatible = "mediatek,seninf5_csi2";
		reg = <0x00 0x1a044000 0x00 0x1000>;
	};

	seninf6_csi2@1a045000 {
		compatible = "mediatek,seninf6_csi2";
		reg = <0x00 0x1a045000 0x00 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a040000 0x00 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a041000 0x00 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a042000 0x00 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a043000 0x00 0x1000>;
	};

	seninf5@1a044000 {
		compatible = "mediatek,seninf5";
		reg = <0x00 0x1a044000 0x00 0x1000>;
	};

	seninf_top@1a040000 {
		compatible = "mediatek,seninf_top";
		reg = <0x00 0x1a040000 0x00 0x1000>;
		clocks = <0x20 0x03 0x20 0x09 0x6c 0x06 0x12 0x1c 0x12 0x8b 0x12 0x8c 0x12 0x05 0x12 0x1e 0x12 0x28 0x12 0x29 0x12 0x8e 0x13 0x12 0x65 0x12 0x45 0x12 0x64 0x12 0x60 0x12 0x66 0x12 0x67>;
		clock-names = "SCP_SYS_DIS\0SCP_SYS_CAM\0CAMSYS_SENINF_CGPDN\0TOP_MUX_SENINF\0TOP_MUX_SENINF1\0TOP_MUX_SENINF2\0TOP_MUX_CAMTG\0TOP_MUX_CAMTG2\0TOP_MUX_CAMTG3\0TOP_MUX_CAMTG4\0TOP_MUX_CAMTG5\0TOP_CLK26M\0TOP_UNIVP_192M_D8\0TOP_UNIVPLL_D3_D8\0TOP_UNIVP_192M_D4\0TOP_F26M_CK_D2\0TOP_UNIVP_192M_D16\0TOP_UNIVP_192M_D32";
	};

	kd_camera_hw1@1a040000 {
		compatible = "mediatek,imgsensor";
		phandle = <0xed>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0xee>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x00>;
		phandle = <0xef>;

		channel@1 {
			type = <0x00>;
			ct = <0x00>;
			part = <0x00>;
		};

		channel@2 {
			type = <0x00>;
			ct = <0x01>;
			part = <0x00>;
		};
	};

	aw36515 {
		compatible = "awinic,aw36515";
		phandle = <0xf0>;
	};

	ccu@1a0a0000 {
		compatible = "mediatek,ccu";
		reg = <0x00 0x1a0a1000 0x00 0x1000>;
		interrupts = <0x00 0x11d 0x08>;
		clocks = <0x6c 0x09 0x23 0x06 0x20 0x09>;
		clock-names = "CCU_CLK_CAM_CCU\0CCU_CLK_MMSYS_CCU\0CAM_PWR";
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x00 0x58 0x01>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x00 0x14e 0x01>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0xf1>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-size = <0x00 0x10000000>;
		iris-recognition-size = <0x00 0x10000000>;
		2d_fr-size = <0x00 0x8000000>;
		tui-size = <0x00 0x4000000>;
		wfd-size = <0x00 0x4000000>;
		prot-sharedmem-size = <0x00 0x8000000>;
		ta-elf-size = <0x00 0x1000000>;
		ta-stack-heap-size = <0x00 0x6000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
		sdsp-firmware-size = <0x00 0x1000000>;
		phandle = <0xf2>;
	};

	alc@60000000 {
		compatible = "mediatek,alc";
		reg = <0x00 0x60000000 0x00 0x1000>;
	};

	md_config@80000000 {
		compatible = "mediatek,md_config";
		reg = <0x00 0x80000000 0x00 0x1000>;
	};

	md_uart0@80010000 {
		compatible = "mediatek,md_uart0";
		reg = <0x00 0x80010000 0x00 0x1000>;
	};

	md_p_dma@80020000 {
		compatible = "mediatek,md_p_dma";
		reg = <0x00 0x80020000 0x00 0x1000>;
	};

	md_gpt@80030000 {
		compatible = "mediatek,md_gpt";
		reg = <0x00 0x80030000 0x00 0x1000>;
	};

	simif1@80040000 {
		compatible = "mediatek,simif1";
		reg = <0x00 0x80040000 0x00 0x1000>;
	};

	simif2@80050000 {
		compatible = "mediatek,simif2";
		reg = <0x00 0x80050000 0x00 0x1000>;
	};

	md_peri_misc@80060000 {
		compatible = "mediatek,md_peri_misc";
		reg = <0x00 0x80060000 0x00 0x1000>;
	};

	md_cirq@f0070000 {
		compatible = "mediatek,md_cirq";
		reg = <0x00 0xf0070000 0x00 0x1000>;
	};

	md_debug1@80080000 {
		compatible = "mediatek,md_debug1";
		reg = <0x00 0x80080000 0x00 0x1000>;
	};

	md_debug2@80090000 {
		compatible = "mediatek,md_debug2";
		reg = <0x00 0x80090000 0x00 0x1000>;
	};

	md_debug3@800a0000 {
		compatible = "mediatek,md_debug3";
		reg = <0x00 0x800a0000 0x00 0x1000>;
	};

	mdpar_dbgmon@800b0000 {
		compatible = "mediatek,mdpar_dbgmon";
		reg = <0x00 0x800b0000 0x00 0x1000>;
	};

	md_peri_clk_ctl@800c0000 {
		compatible = "mediatek,md_peri_clk_ctl";
		reg = <0x00 0x800c0000 0x00 0x1000>;
	};

	md_topsm@f00d0000 {
		compatible = "mediatek,md_topsm";
		reg = <0x00 0xf00d0000 0x00 0x1000>;
	};

	md_ost@f00e0000 {
		compatible = "mediatek,md_ost";
		reg = <0x00 0xf00e0000 0x00 0x1000>;
	};

	md_rgu@f00f0000 {
		compatible = "mediatek,md_rgu";
		reg = <0x00 0xf00f0000 0x00 0x1000>;
		interrupts = <0x00 0x4d 0x02>;
	};

	md_i2c@80100000 {
		compatible = "mediatek,md_i2c";
		reg = <0x00 0x80100000 0x00 0x1000>;
	};

	md_eint@80110000 {
		compatible = "mediatek,md_eint";
		reg = <0x00 0x80110000 0x00 0x1000>;
	};

	md_clkctl@80120000 {
		compatible = "mediatek,md_clkctl";
		reg = <0x00 0x80120000 0x00 0x1000>;
	};

	md_global_con_dcm@80130000 {
		compatible = "mediatek,md_global_con_dcm";
		reg = <0x00 0x80130000 0x00 0x1000>;
	};

	md_pll_mixedsys@80140000 {
		compatible = "mediatek,md_pll_mixedsys";
		reg = <0x00 0x80140000 0x00 0x1000>;
	};

	md_clksw@80150000 {
		compatible = "mediatek,md_clksw";
		reg = <0x00 0x80150000 0x00 0x1000>;
	};

	a7_ost@f0160000 {
		compatible = "mediatek,a7_ost";
		reg = <0x00 0xf0160000 0x00 0x1000>;
	};

	md_lite_gpt@80170000 {
		compatible = "mediatek,md_lite_gpt";
		reg = <0x00 0x80170000 0x00 0x1000>;
	};

	mdperi_mbist_config@801a0000 {
		compatible = "mediatek,mdperi_mbist_config";
		reg = <0x00 0x801a0000 0x00 0x1000>;
	};

	md_sdf_top@801b0000 {
		compatible = "mediatek,md_sdf_top";
		reg = <0x00 0x801b0000 0x00 0x1000>;
	};

	psmcu_misc@80200000 {
		compatible = "mediatek,psmcu_misc";
		reg = <0x00 0x80200000 0x00 0x1000>;
	};

	psmcu_busmon@80210000 {
		compatible = "mediatek,psmcu_busmon";
		reg = <0x00 0x80210000 0x00 0x1000>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0xf3>;
	};

	focaltech_fp {
		compatible = "focaltech,focaltech_fp";
		phandle = <0xf4>;
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0xf5>;
	};

	mt6359_gauge {
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
		alias_name = "MT6359";
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	battery {
		compatible = "mediatek,bat_gm30";
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		SHUTDOWN_1_TIME = <0x1e>;
		KEEP_100_PERCENT = <0x01>;
		R_FG_VALUE = <0x0a>;
		EMBEDDED_SEL = <0x01>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		FG_METER_RESISTANCE = <0x64>;
		CAR_TUNE_VALUE = <0x64>;
		PMIC_MIN_VOL = <0x84d0>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0x0a>;
		TEMPERATURE_T3 = <0x00>;
		TEMPERATURE_T4 = <0xfffffffa>;
		TEMPERATURE_T5 = <0xfffffff6>;
		g_FG_PSEUDO100_T0 = <0x64>;
		g_FG_PSEUDO100_T1 = <0x64>;
		g_FG_PSEUDO100_T2 = <0x64>;
		g_FG_PSEUDO100_T3 = <0x64>;
		g_FG_PSEUDO100_T4 = <0x64>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd2a>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd2a>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd2a>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd2a>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x00>;
		enable_tmp_intr_suspend = <0x00>;
		ACTIVE_TABLE = <0x06>;
		MULTI_TEMP_GAUGE0 = <0x01>;
		io-channels = <0x22 0x04>;
		io-channel-names = "battery-id";
		battery2_profile_t0_num = <0x64>;
		battery2_profile_t0_col = <0x03>;
		battery2_profile_t0 = <0x00 0xaa1f 0x45b 0x32f 0xa99d 0x461 0x65e 0xa91f 0x462 0x98c 0xa8a7 0x46b 0xcbb 0xa82d 0x46b 0xfea 0xa7b3 0x472 0x1319 0xa73b 0x468 0x1647 0xa6c2 0x464 0x1976 0xa651 0x46d 0x1ca5 0xa5da 0x46e 0x1fd4 0xa564 0x46c 0x2302 0xa4f0 0x46c 0x2631 0xa47b 0x46b 0x2960 0xa40a 0x470 0x2c8f 0xa396 0x46d 0x2fbd 0xa328 0x473 0x32ec 0xa2b7 0x475 0x361b 0xa248 0x47c 0x394a 0xa1d7 0x476 0x3c78 0xa16f 0x47c 0x3fa7 0xa102 0x47e 0x42d6 0xa097 0x483 0x4605 0xa02d 0x47c 0x4933 0x9fc6 0x483 0x4c62 0x9f5f 0x48d 0x4f91 0x9efa 0x493 0x52c0 0x9e98 0x495 0x55ee 0x9e36 0x49c 0x591d 0x9dd8 0x49f 0x5c4c 0x9d78 0x4a4 0x5f7b 0x9d18 0x4a8 0x62a9 0x9cbf 0x4b3 0x65d8 0x9c64 0x4b8 0x6907 0x9c0d 0x4c0 0x6c36 0x9bb4 0x4c9 0x6f65 0x9b5a 0x4d0 0x7293 0x9aff 0x4d6 0x75c2 0x9aaa 0x4dc 0x78f1 0x9a52 0x4e7 0x7c20 0x99fa 0x4ea 0x7f4e 0x9999 0x4e5 0x827d 0x9926 0x4ca 0x85ac 0x98a4 0x49b 0x88db 0x9832 0x481 0x8c09 0x97d2 0x46d 0x8f38 0x9785 0x467 0x9267 0x9740 0x463 0x9596 0x96fe 0x45e 0x98c4 0x96c3 0x460 0x9bf3 0x968a 0x45b 0x9f22 0x9655 0x464 0xa251 0x9621 0x463 0xa57f 0x95ef 0x464 0xa8ae 0x95be 0x45a 0xabdd 0x9590 0x469 0xaf0c 0x9563 0x463 0xb23a 0x953a 0x468 0xb569 0x950e 0x46d 0xb898 0x94eb 0x478 0xbbc7 0x94c3 0x472 0xbef5 0x94a1 0x47c 0xc224 0x947a 0x47a 0xc553 0x945b 0x485 0xc882 0x9437 0x48b 0xcbb0 0x9418 0x48f 0xcedf 0x93f9 0x493 0xd20e 0x93d8 0x49b 0xd53d 0x93b9 0x49a 0xd86c 0x9392 0x494 0xdb9a 0x9360 0x486 0xdec9 0x9318 0x470 0xe1f8 0x92d5 0x463 0xe527 0x92a5 0x471 0xe855 0x927a 0x474 0xeb84 0x924c 0x47a 0xeeb3 0x9221 0x478 0xf1e2 0x91f4 0x474 0xf510 0x91cc 0x470 0xf83f 0x91aa 0x486 0xfb6e 0x9187 0x48b 0xfe9d 0x915d 0x49a 0x101cb 0x9129 0x496 0x104fa 0x90e9 0x484 0x10829 0x90ae 0x48e 0x10b58 0x9076 0x4a1 0x10e86 0x9030 0x496 0x111b5 0x8fe4 0x462 0x114e4 0x8fbf 0x455 0x11813 0x8fb4 0x47a 0x11b41 0x8fad 0x4b5 0x11e70 0x8f9e 0x4ef 0x1219f 0x8f8c 0x534 0x124ce 0x8f68 0x564 0x127fc 0x8eef 0x536 0x12b2b 0x8da0 0x4eb 0x12e5a 0x8bd0 0x50a 0x13189 0x8966 0x52f 0x134b7 0x8607 0x577 0x137e6 0x8475 0x5a7 0x13b15 0x8475 0x5a7>;
		battery2_profile_t1_num = <0x64>;
		battery2_profile_t1_col = <0x03>;
		battery2_profile_t1 = <0x00 0xaaca 0x50d 0x32f 0xaa0b 0x518 0x65e 0xa973 0x517 0x98c 0xa8ec 0x51d 0xcbb 0xa86f 0x521 0xfea 0xa7f1 0x524 0x1319 0xa775 0x524 0x1647 0xa6fc 0x52d 0x1976 0xa684 0x528 0x1ca5 0xa60d 0x520 0x1fd4 0xa598 0x52a 0x2302 0xa525 0x52d 0x2631 0xa4b0 0x52d 0x2960 0xa43f 0x532 0x2c8f 0xa3cd 0x537 0x2fbd 0xa35d 0x539 0x32ec 0xa2ed 0x53a 0x361b 0xa27e 0x53d 0x394a 0xa211 0x545 0x3c78 0xa1a1 0x545 0x3fa7 0xa134 0x53f 0x42d6 0xa0c9 0x546 0x4605 0xa05f 0x53e 0x4933 0x9ff4 0x534 0x4c62 0x9f8b 0x52f 0x4f91 0x9f28 0x53c 0x52c0 0x9ed2 0x563 0x55ee 0x9e89 0x57c 0x591d 0x9e2f 0x574 0x5c4c 0x9daf 0x568 0x5f7b 0x9d23 0x56b 0x62a9 0x9ca3 0x571 0x65d8 0x9c3d 0x576 0x6907 0x9beb 0x58d 0x6c36 0x9baf 0x5a9 0x6f65 0x9b71 0x5b6 0x7293 0x9b2a 0x5c0 0x75c2 0x9ad7 0x5bc 0x78f1 0x9a83 0x5c1 0x7c20 0x9a2d 0x5c7 0x7f4e 0x99d5 0x5c2 0x827d 0x9979 0x5c5 0x85ac 0x9914 0x5ac 0x88db 0x98a3 0x584 0x8c09 0x982f 0x54c 0x8f38 0x97c6 0x526 0x9267 0x976a 0x501 0x9596 0x971e 0x4e7 0x98c4 0x96db 0x4e7 0x9bf3 0x96a1 0x4e7 0x9f22 0x966a 0x4ee 0xa251 0x9633 0x4e4 0xa57f 0x9602 0x4ed 0xa8ae 0x95d2 0x4e7 0xabdd 0x95a2 0x4eb 0xaf0c 0x9579 0x4f8 0xb23a 0x954f 0x502 0xb569 0x9528 0x507 0xb898 0x9500 0x505 0xbbc7 0x94dd 0x511 0xbef5 0x94bb 0x51e 0xc224 0x9498 0x51e 0xc553 0x947a 0x52d 0xc882 0x9458 0x52d 0xcbb0 0x943a 0x533 0xcedf 0x941d 0x53a 0xd20e 0x9400 0x536 0xd53d 0x93e7 0x54a 0xd86c 0x93ca 0x542 0xdb9a 0x93ae 0x534 0xdec9 0x9390 0x530 0xe1f8 0x936a 0x523 0xe527 0x9344 0x517 0xe855 0x931d 0x511 0xeb84 0x92f9 0x50f 0xeeb3 0x92d0 0x509 0xf1e2 0x92ab 0x50e 0xf510 0x9283 0x517 0xf83f 0x9261 0x515 0xfb6e 0x9242 0x528 0xfe9d 0x921b 0x526 0x101cb 0x91f1 0x537 0x104fa 0x91ba 0x531 0x10829 0x917a 0x535 0x10b58 0x9142 0x53c 0x10e86 0x910a 0x54f 0x111b5 0x90c0 0x555 0x114e4 0x906e 0x53c 0x11813 0x9048 0x543 0x11b41 0x9037 0x54f 0x11e70 0x902c 0x566 0x1219f 0x901f 0x58a 0x124ce 0x9005 0x5a9 0x127fc 0x8fdb 0x5db 0x12b2b 0x8f5d 0x5d9 0x12e5a 0x8dde 0x596 0x13189 0x8bd1 0x5bf 0x134b7 0x890e 0x5ff 0x137e6 0x84e1 0x682 0x13b15 0x832d 0x6c9>;
		battery2_profile_t2_num = <0x64>;
		battery2_profile_t2_col = <0x03>;
		battery2_profile_t2 = <0x00 0xaabd 0x873 0x32f 0xaa2f 0x877 0x65e 0xa9ab 0x872 0x98c 0xa92d 0x86c 0xcbb 0xa8b3 0x864 0xfea 0xa838 0x85a 0x1319 0xa7bf 0x847 0x1647 0xa749 0x83f 0x1976 0xa6d9 0x843 0x1ca5 0xa662 0x830 0x1fd4 0xa5ef 0x82b 0x2302 0xa57a 0x81c 0x2631 0xa508 0x816 0x2960 0xa499 0x81d 0x2c8f 0xa427 0x817 0x2fbd 0xa3b7 0x810 0x32ec 0xa34a 0x80e 0x361b 0xa2df 0x811 0x394a 0xa272 0x814 0x3c78 0xa206 0x815 0x3fa7 0xa19a 0x816 0x42d6 0xa12e 0x81d 0x4605 0xa0c4 0x82b 0x4933 0xa058 0x821 0x4c62 0x9ff1 0x834 0x4f91 0x9f90 0x840 0x52c0 0x9f3e 0x84c 0x55ee 0x9eff 0x86a 0x591d 0x9eae 0x87b 0x5c4c 0x9e32 0x86a 0x5f7b 0x9d90 0x856 0x62a9 0x9ce9 0x843 0x65d8 0x9c5a 0x843 0x6907 0x9beb 0x83c 0x6c36 0x9b90 0x84a 0x6f65 0x9b41 0x84d 0x7293 0x9aff 0x85b 0x75c2 0x9abd 0x861 0x78f1 0x9a73 0x84d 0x7c20 0x9a1e 0x82e 0x7f4e 0x99c6 0x815 0x827d 0x9964 0x7ee 0x85ac 0x98ff 0x7c6 0x88db 0x989a 0x7a2 0x8c09 0x983c 0x779 0x8f38 0x97e6 0x769 0x9267 0x9797 0x75a 0x9596 0x974d 0x748 0x98c4 0x970d 0x744 0x9bf3 0x96cf 0x741 0x9f22 0x9695 0x744 0xa251 0x965e 0x744 0xa57f 0x962a 0x740 0xa8ae 0x95fc 0x754 0xabdd 0x95cc 0x74c 0xaf0c 0x95a0 0x75a 0xb23a 0x9574 0x763 0xb569 0x954d 0x766 0xb898 0x9525 0x774 0xbbc7 0x94fe 0x771 0xbef5 0x94db 0x77c 0xc224 0x94b8 0x782 0xc553 0x9497 0x78e 0xc882 0x9476 0x793 0xcbb0 0x9457 0x79a 0xcedf 0x943b 0x7ad 0xd20e 0x941e 0x7b0 0xd53d 0x9403 0x7c0 0xd86c 0x93ea 0x7c5 0xdb9a 0x93ce 0x7cc 0xdec9 0x93b4 0x7d8 0xe1f8 0x939c 0x7df 0xe527 0x9385 0x7e7 0xe855 0x936c 0x7e9 0xeb84 0x9353 0x7e8 0xeeb3 0x9339 0x7f0 0xf1e2 0x9318 0x7eb 0xf510 0x92f6 0x7ec 0xf83f 0x92d2 0x7ef 0xfb6e 0x92b3 0x7f7 0xfe9d 0x928e 0x805 0x101cb 0x9264 0x80c 0x104fa 0x9234 0x825 0x10829 0x91f7 0x82c 0x10b58 0x91b9 0x836 0x10e86 0x9184 0x850 0x111b5 0x9142 0x85a 0x114e4 0x90f3 0x873 0x11813 0x90ac 0x87c 0x11b41 0x908c 0x894 0x11e70 0x907c 0x8c1 0x1219f 0x906c 0x8fc 0x124ce 0x9058 0x933 0x127fc 0x903a 0x991 0x12b2b 0x8ffd 0xa05 0x12e5a 0x8f53 0xa47 0x13189 0x8de1 0xa53 0x134b7 0x8bb7 0xae1 0x137e6 0x88c8 0xbd3 0x13b15 0x8479 0xd5c>;
		battery2_profile_t3_num = <0x64>;
		battery2_profile_t3_col = <0x03>;
		battery2_profile_t3 = <0x00 0xaa7d 0x1225 0x32f 0xa9e0 0x1248 0x65e 0xa954 0x1254 0x98c 0xa8cf 0x1236 0xcbb 0xa84e 0x1203 0xfea 0xa7d2 0x11d8 0x1319 0xa758 0x11a7 0x1647 0xa6e3 0x1172 0x1976 0xa66e 0x1143 0x1ca5 0xa5fb 0x1112 0x1fd4 0xa586 0x10dd 0x2302 0xa512 0x10ae 0x2631 0xa4a1 0x1085 0x2960 0xa430 0x1057 0x2c8f 0xa3c3 0x1031 0x2fbd 0xa356 0x1007 0x32ec 0xa2ea 0xfe4 0x361b 0xa27f 0xfc3 0x394a 0xa212 0xfa3 0x3c78 0xa1a6 0xf66 0x3fa7 0xa138 0xf6a 0x42d6 0xa0cc 0xf50 0x4605 0xa060 0xf37 0x4933 0x9ff9 0xf1e 0x4c62 0x9f9b 0xf0f 0x4f91 0x9f4e 0xf12 0x52c0 0x9f05 0xf1f 0x55ee 0x9ead 0xf19 0x591d 0x9e2b 0xef0 0x5c4c 0x9d87 0xeb3 0x5f7b 0x9cd6 0xe6c 0x62a9 0x9c39 0xe3b 0x65d8 0x9bb3 0xe17 0x6907 0x9b43 0xdfa 0x6c36 0x9aea 0xdf2 0x6f65 0x9a8f 0xdaf 0x7293 0x9a40 0xdb0 0x75c2 0x99f3 0xda0 0x78f1 0x99a8 0xd88 0x7c20 0x9958 0xd6a 0x7f4e 0x9907 0xd4e 0x827d 0x98b3 0xd32 0x85ac 0x9861 0xd1d 0x88db 0x9812 0xd0e 0x8c09 0x97c7 0xd0a 0x8f38 0x9780 0xd07 0x9267 0x973d 0xd09 0x9596 0x96fe 0xd06 0x98c4 0x96c1 0xd0b 0x9bf3 0x9689 0xd15 0x9f22 0x9653 0xd1d 0xa251 0x9620 0xd28 0xa57f 0x95ef 0xd32 0xa8ae 0x95c0 0xd41 0xabdd 0x9593 0xd52 0xaf0c 0x9567 0xd62 0xb23a 0x953e 0xd76 0xb569 0x9516 0xd88 0xb898 0x94ef 0xda0 0xbbc7 0x94cb 0xdb5 0xbef5 0x94a7 0xdc6 0xc224 0x9484 0xdd6 0xc553 0x9463 0xdeb 0xc882 0x9445 0xe04 0xcbb0 0x9426 0xe19 0xcedf 0x9409 0xe30 0xd20e 0x93ed 0xe43 0xd53d 0x93d3 0xe5b 0xd86c 0x93bd 0xe76 0xdb9a 0x93a6 0xe8c 0xdec9 0x9392 0xeaa 0xe1f8 0x937e 0xec4 0xe527 0x9369 0xedf 0xe855 0x9354 0xeff 0xeb84 0x933c 0xf1c 0xeeb3 0x9323 0xf47 0xf1e2 0x9308 0xf68 0xf510 0x92ea 0xf8d 0xf83f 0x92ca 0xfbc 0xfb6e 0x92a3 0xfee 0xfe9d 0x9278 0x1022 0x101cb 0x9248 0x1059 0x104fa 0x9216 0x109b 0x10829 0x91df 0x10e2 0x10b58 0x91a3 0x1132 0x10e86 0x9160 0x1186 0x111b5 0x911b 0x11e0 0x114e4 0x90df 0x1249 0x11813 0x90b0 0x12c5 0x11b41 0x908d 0x1368 0x11e70 0x906f 0x1426 0x1219f 0x904f 0x150b 0x124ce 0x9020 0x1611 0x127fc 0x8fcb 0x1748 0x12b2b 0x8f36 0x185f 0x12e5a 0x8e30 0x19b1 0x13189 0x8c8f 0x1b21 0x134b7 0x8a40 0x1d7d 0x137e6 0x86db 0x2148 0x13b15 0x8395 0x23fd>;
		battery2_profile_t4_num = <0x64>;
		battery2_profile_t4_col = <0x03>;
		battery2_profile_t4 = <0x00 0xaac4 0x2b66 0x32f 0xaa13 0x2bc3 0x65e 0xa973 0x2c17 0x98c 0xa8dd 0x2bfa 0xcbb 0xa84c 0x2bb3 0xfea 0xa7c3 0x2b61 0x1319 0xa73f 0x2b06 0x1647 0xa6bd 0x2a9f 0x1976 0xa63e 0x2a3a 0x1ca5 0xa5c0 0x29cc 0x1fd4 0xa544 0x295d 0x2302 0xa4cb 0x28ec 0x2631 0xa453 0x2883 0x2960 0xa3df 0x281a 0x2c8f 0xa36d 0x27b6 0x2fbd 0xa2fa 0x274e 0x32ec 0xa287 0x26ee 0x361b 0xa213 0x268a 0x394a 0xa19f 0x2629 0x3c78 0xa12b 0x25cd 0x3fa7 0xa0b7 0x2570 0x42d6 0xa045 0x2517 0x4605 0x9fda 0x24c6 0x4933 0x9f78 0x2480 0x4c62 0x9f1b 0x245c 0x4f91 0x9eb5 0x241d 0x52c0 0x9e3b 0x23bd 0x55ee 0x9da8 0x2344 0x591d 0x9d02 0x22b7 0x5c4c 0x9c5b 0x2233 0x5f7b 0x9bc2 0x21d0 0x62a9 0x9b40 0x218f 0x65d8 0x9acf 0x2163 0x6907 0x9a6f 0x2146 0x6c36 0x9a1a 0x2134 0x6f65 0x99cf 0x212c 0x7293 0x998a 0x212a 0x75c2 0x9947 0x2124 0x78f1 0x9904 0x211e 0x7c20 0x98c2 0x2116 0x7f4e 0x987e 0x210b 0x827d 0x9839 0x20ff 0x85ac 0x97f6 0x20f3 0x88db 0x97b2 0x20e9 0x8c09 0x9772 0x20e6 0x8f38 0x9733 0x20e7 0x9267 0x96f4 0x20e2 0x9596 0x96b9 0x20e6 0x98c4 0x967f 0x20f2 0x9bf3 0x9647 0x20fc 0x9f22 0x9613 0x210c 0xa251 0x95e0 0x2122 0xa57f 0x95ad 0x2135 0xa8ae 0x957d 0x214a 0xabdd 0x954e 0x2163 0xaf0c 0x9522 0x217e 0xb23a 0x94f7 0x219e 0xb569 0x94ce 0x21b6 0xb898 0x94a6 0x21d8 0xbbc7 0x9480 0x21f6 0xbef5 0x945f 0x2221 0xc224 0x943e 0x2249 0xc553 0x941e 0x2270 0xc882 0x9402 0x229c 0xcbb0 0x93e8 0x22d0 0xcedf 0x93cf 0x22fe 0xd20e 0x93b6 0x2331 0xd53d 0x939e 0x236c 0xd86c 0x9387 0x23a7 0xdb9a 0x936e 0x23df 0xdec9 0x9357 0x2425 0xe1f8 0x933e 0x246e 0xe527 0x9324 0x24be 0xe855 0x9308 0x2510 0xeb84 0x92eb 0x2573 0xeeb3 0x92cd 0x25d3 0xf1e2 0x92ac 0x2641 0xf510 0x9287 0x26b5 0xf83f 0x9260 0x2735 0xfb6e 0x9236 0x27bc 0xfe9d 0x9209 0x2851 0x101cb 0x91d9 0x28f0 0x104fa 0x91a9 0x299d 0x10829 0x9177 0x2a60 0x10b58 0x9147 0x2b3d 0x10e86 0x911a 0x2c33 0x111b5 0x90ee 0x2d4a 0x114e4 0x90c1 0x2e81 0x11813 0x9093 0x2fdb 0x11b41 0x905d 0x3163 0x11e70 0x9016 0x330f 0x1219f 0x8fb5 0x34eb 0x124ce 0x8f2e 0x36e2 0x127fc 0x8e64 0x38fc 0x12b2b 0x8d48 0x3aeb 0x12e5a 0x8bde 0x38b6 0x13189 0x89e8 0x33d2 0x134b7 0x8804 0x2f24 0x137e6 0x8804 0x2f24 0x13b15 0x8804 0x2f24>;
		battery3_profile_t0_num = <0x64>;
		battery3_profile_t0_col = <0x03>;
		battery3_profile_t0 = <0x00 0xace2 0x302 0x30c 0xac6c 0x316 0x618 0xac06 0x317 0x924 0xaba6 0x319 0xc30 0xab49 0x31c 0xf3c 0xaae6 0x319 0x1248 0xaa82 0x316 0x1554 0xaa22 0x318 0x1860 0xa9bc 0x31c 0x1b6c 0xa952 0x318 0x1e78 0xa8ec 0x318 0x2184 0xa880 0x31f 0x2490 0xa810 0x31c 0x279c 0xa7a0 0x31e 0x2aa8 0xa72b 0x319 0x2db4 0xa6bb 0x31f 0x30c0 0xa645 0x31b 0x33cc 0xa5d3 0x31c 0x36d8 0xa55a 0x319 0x39e4 0xa4e7 0x319 0x3cf0 0xa471 0x31f 0x3ffc 0xa3fe 0x31e 0x4308 0xa385 0x31b 0x4614 0xa316 0x31f 0x4920 0xa2a0 0x31f 0x4c2c 0xa22d 0x31e 0x4f38 0xa1c4 0x327 0x5244 0xa151 0x321 0x5550 0xa0e5 0x321 0x585c 0xa075 0x321 0x5b68 0xa00c 0x327 0x5e74 0x9fa2 0x329 0x6180 0x9f39 0x327 0x648c 0x9ed6 0x329 0x6798 0x9e72 0x32c 0x6aa4 0x9e0c 0x32c 0x6db0 0x9daf 0x332 0x70bc 0x9d4f 0x334 0x73c8 0x9cf2 0x33b 0x76d4 0x9c95 0x340 0x79e0 0x9c32 0x343 0x7cec 0x9bc8 0x34b 0x7ff8 0x9b3a 0x340 0x8304 0x9a8f 0x327 0x8610 0x9a04 0x31f 0x891c 0x999e 0x31f 0x8c28 0x9944 0x31f 0x8f34 0x98f3 0x31c 0x9240 0x98a9 0x319 0x954c 0x9861 0x31b 0x9858 0x981d 0x31c 0x9b64 0x97dc 0x31f 0x9e70 0x97a1 0x321 0xa17c 0x9763 0x31f 0xa488 0x9725 0x31c 0xa794 0x96ed 0x31e 0xaaa0 0x96b9 0x321 0xadac 0x9684 0x31f 0xb0b8 0x9652 0x31e 0xb3c4 0x9621 0x321 0xb6d0 0x95ef 0x31f 0xb9dc 0x95c1 0x321 0xbce8 0x9595 0x324 0xbff4 0x956a 0x327 0xc300 0x9541 0x329 0xc60c 0x9519 0x327 0xc918 0x94f1 0x329 0xcc24 0x94cc 0x330 0xcf30 0x94a3 0x332 0xd23c 0x946f 0x32d 0xd548 0x9421 0x321 0xd854 0x93c4 0x31c 0xdb60 0x9374 0x31c 0xde6c 0x933c 0x31f 0xe178 0x9307 0x31f 0xe484 0x92d2 0x324 0xe790 0x9297 0x321 0xea9c 0x9260 0x31f 0xeda8 0x9231 0x321 0xf0b4 0x9203 0x31f 0xf3c0 0x91d4 0x324 0xf6cc 0x919c 0x327 0xf9d8 0x9158 0x324 0xfce4 0x910b 0x321 0xfff0 0x90c9 0x321 0x102fc 0x9082 0x321 0x10608 0x902b 0x321 0x10914 0x8fea 0x31e 0x10c20 0x8fdb 0x31c 0x10f2c 0x8fce 0x31e 0x11238 0x8fc5 0x327 0x11544 0x8fb6 0x32d 0x11850 0x8f97 0x32d 0x11b5c 0x8f52 0x33a 0x11e68 0x8e54 0x32c 0x12174 0x8cab 0x329 0x12480 0x8a90 0x335 0x1278c 0x87da 0x346 0x12a98 0x8415 0x364 0x12da4 0x7dd3 0x3c6>;
		battery3_profile_t1_num = <0x64>;
		battery3_profile_t1_col = <0x03>;
		battery3_profile_t1 = <0x00 0xaccf 0x302 0x30c 0xac50 0x345 0x618 0xabed 0x348 0x924 0xab8d 0x348 0xc30 0xab2a 0x349 0xf3c 0xaaca 0x346 0x1248 0xaa69 0x345 0x1554 0xaa06 0x348 0x1860 0xa9a0 0x348 0x1b6c 0xa937 0x346 0x1e78 0xa8cd 0x345 0x2184 0xa85a 0x343 0x2490 0xa7eb 0x345 0x279c 0xa778 0x345 0x2aa8 0xa705 0x345 0x2db4 0xa68d 0x344 0x30c0 0xa61a 0x345 0x33cc 0xa5a1 0x345 0x36d8 0xa52b 0x343 0x39e4 0xa4b2 0x343 0x3cf0 0xa43f 0x345 0x3ffc 0xa3c7 0x346 0x4308 0xa354 0x345 0x4614 0xa2e1 0x348 0x4920 0xa26e 0x348 0x4c2c 0xa1fc 0x34c 0x4f38 0xa18c 0x34b 0x5244 0xa119 0x34b 0x5550 0xa0ad 0x34e 0x585c 0xa044 0x351 0x5b68 0x9fd7 0x354 0x5e74 0x9f6e 0x356 0x6180 0x9f07 0x35c 0x648c 0x9ea1 0x35c 0x6798 0x9e3e 0x364 0x6aa4 0x9dd7 0x364 0x6db0 0x9d77 0x36f 0x70bc 0x9d11 0x372 0x73c8 0x9cae 0x380 0x76d4 0x9c44 0x385 0x79e0 0x9bc5 0x380 0x7cec 0x9b31 0x36d 0x7ff8 0x9a92 0x353 0x8304 0x9a0a 0x33d 0x8610 0x999e 0x33b 0x891c 0x9944 0x33d 0x8c28 0x98f0 0x33b 0x8f34 0x98a2 0x33a 0x9240 0x985b 0x33b 0x954c 0x9817 0x33b 0x9858 0x97d3 0x33b 0x9b64 0x9795 0x338 0x9e70 0x975a 0x33b 0xa17c 0x971f 0x33b 0xa488 0x96e4 0x33b 0xa794 0x96ac 0x33b 0xaaa0 0x967b 0x340 0xadac 0x9646 0x33d 0xb0b8 0x9614 0x33a 0xb3c4 0x95e6 0x340 0xb6d0 0x95b7 0x343 0xb9dc 0x958c 0x340 0xbce8 0x9560 0x345 0xbff4 0x9538 0x345 0xc300 0x9510 0x34c 0xc60c 0x94eb 0x34c 0xc918 0x94bf 0x34b 0xcc24 0x949a 0x34d 0xcf30 0x9472 0x351 0xd23c 0x9443 0x34b 0xd548 0x9412 0x349 0xd854 0x93e0 0x345 0xdb60 0x93b2 0x344 0xde6c 0x937d 0x340 0xe178 0x9345 0x33b 0xe484 0x930d 0x33b 0xe790 0x92d9 0x33d 0xea9c 0x92a7 0x338 0xeda8 0x927f 0x33b 0xf0b4 0x924d 0x33b 0xf3c0 0x921b 0x340 0xf6cc 0x91d7 0x33d 0xf9d8 0x918d 0x33b 0xfce4 0x9152 0x33d 0xfff0 0x9111 0x340 0x102fc 0x90bd 0x340 0x10608 0x906c 0x33f 0x10914 0x9054 0x340 0x10c20 0x9047 0x343 0x10f2c 0x9035 0x345 0x11238 0x9025 0x348 0x11544 0x900f 0x34d 0x11850 0x8fde 0x354 0x11b5c 0x8f46 0x356 0x11e68 0x8dc6 0x356 0x12174 0x8bc3 0x35e 0x12480 0x8925 0x369 0x1278c 0x8580 0x382 0x12a98 0x7f9d 0x3ce 0x12da4 0x7a2d 0x47a>;
		battery3_profile_t2_num = <0x64>;
		battery3_profile_t2_col = <0x03>;
		battery3_profile_t2 = <0x00 0xacd9 0x302 0x30c 0xac66 0x424 0x618 0xabf6 0x424 0x924 0xab96 0x427 0xc30 0xab36 0x429 0xf3c 0xaad0 0x41e 0x1248 0xaa70 0x41e 0x1554 0xaa10 0x421 0x1860 0xa9a9 0x421 0x1b6c 0xa93d 0x419 0x1e78 0xa8d3 0x416 0x2184 0xa864 0x419 0x2490 0xa7f4 0x416 0x279c 0xa77e 0x413 0x2aa8 0xa70c 0x414 0x2db4 0xa693 0x40e 0x30c0 0xa620 0x410 0x33cc 0xa5a7 0x40d 0x36d8 0xa52e 0x40b 0x39e4 0xa4b8 0x410 0x3cf0 0xa443 0x40e 0x3ffc 0xa3ca 0x40e 0x4308 0xa357 0x40d 0x4614 0xa2e1 0x410 0x4920 0xa26e 0x410 0x4c2c 0xa1f9 0x414 0x4f38 0xa189 0x414 0x5244 0xa116 0x416 0x5550 0xa0aa 0x41c 0x585c 0xa03a 0x41c 0x5b68 0x9fce 0x421 0x5e74 0x9f64 0x427 0x6180 0x9ef8 0x427 0x648c 0x9e8b 0x42c 0x6798 0x9e25 0x438 0x6aa4 0x9db8 0x437 0x6db0 0x9d4f 0x440 0x70bc 0x9cdf 0x442 0x73c8 0x9c67 0x43a 0x76d4 0x9be7 0x437 0x79e0 0x9b62 0x427 0x7cec 0x9add 0x416 0x7ff8 0x9a58 0x400 0x8304 0x99e5 0x3f5 0x8610 0x997b 0x3ec 0x891c 0x991e 0x3ea 0x8c28 0x98cb 0x3ea 0x8f34 0x987a 0x3e4 0x9240 0x982d 0x3e1 0x954c 0x97e8 0x3e3 0x9858 0x97a4 0x3e4 0x9b64 0x9766 0x3e7 0x9e70 0x9728 0x3ec 0xa17c 0x96ea 0x3e7 0xa488 0x96af 0x3e7 0xa794 0x967e 0x3f0 0xaaa0 0x9646 0x3ef 0xadac 0x9611 0x3ef 0xb0b8 0x95e0 0x3f0 0xb3c4 0x95b1 0x3f8 0xb6d0 0x957f 0x3f4 0xb9dc 0x9554 0x3fb 0xbce8 0x9526 0x3f8 0xbff4 0x94fd 0x3fd 0xc300 0x94d2 0x400 0xc60c 0x94ad 0x405 0xc918 0x9484 0x405 0xcc24 0x9462 0x408 0xcf30 0x943a 0x408 0xd23c 0x941b 0x40b 0xd548 0x93f3 0x40c 0xd854 0x93d1 0x40e 0xdb60 0x93a8 0x40b 0xde6c 0x9380 0x40b 0xe178 0x9351 0x40b 0xe484 0x9320 0x408 0xe790 0x92ee 0x408 0xea9c 0x92c0 0x405 0xeda8 0x9297 0x40d 0xf0b4 0x9266 0x414 0xf3c0 0x9231 0x41c 0xf6cc 0x91ed 0x421 0xf9d8 0x91a6 0x427 0xfce4 0x9168 0x430 0xfff0 0x9123 0x437 0x102fc 0x90c9 0x442 0x10608 0x9070 0x44b 0x10914 0x9047 0x459 0x10c20 0x902e 0x466 0x10f2c 0x9016 0x47e 0x11238 0x8ffa 0x493 0x11544 0x8fdb 0x4b3 0x11850 0x8fa0 0x4d9 0x11b5c 0x8f0e 0x502 0x11e68 0x8d9d 0x537 0x12174 0x8b8e 0x585 0x12480 0x88d8 0x5f7 0x1278c 0x850a 0x6b5 0x12a98 0x7eaf 0x842 0x12da4 0x7d1c 0x71c>;
		battery3_profile_t3_num = <0x64>;
		battery3_profile_t3_col = <0x03>;
		battery3_profile_t3 = <0x00 0xac5b 0x302 0x30c 0xab93 0x43d 0x618 0xaae2 0x4a4 0x924 0xaa3e 0x4d6 0xc30 0xa9af 0x4e1 0xf3c 0xa927 0x4ef 0x1248 0xa8a2 0x4f5 0x1554 0xa823 0x4fd 0x1860 0xa7a0 0x4fd 0x1b6c 0xa71e 0x500 0x1e78 0xa6a2 0x505 0x2184 0xa623 0x505 0x2490 0xa5aa 0x50d 0x279c 0xa52b 0x50d 0x2aa8 0xa4af 0x511 0x2db4 0xa436 0x516 0x30c0 0xa3ba 0x516 0x33cc 0xa344 0x519 0x36d8 0xa2cb 0x521 0x39e4 0xa259 0x525 0x3cf0 0xa1e0 0x52d 0x3ffc 0xa16a 0x52f 0x4308 0xa0f7 0x535 0x4614 0xa082 0x535 0x4920 0xa015 0x53a 0x4c2c 0x9fa9 0x540 0x4f38 0x9f42 0x548 0x5244 0x9edc 0x55b 0x5550 0x9e66 0x562 0x585c 0x9ded 0x564 0x5b68 0x9d6e 0x55e 0x5e74 0x9cf2 0x556 0x6180 0x9c76 0x548 0x648c 0x9c00 0x53f 0x6798 0x9b91 0x535 0x6aa4 0x9b21 0x532 0x6db0 0x9aa8 0x526 0x70bc 0x9a2c 0x519 0x73c8 0x99b3 0x50b 0x76d4 0x993d 0x4f9 0x79e0 0x98d1 0x4f0 0x7cec 0x9871 0x4e9 0x7ff8 0x9817 0x4e4 0x8304 0x97c0 0x4dc 0x8610 0x977c 0x4df 0x891c 0x9735 0x4df 0x8c28 0x96f0 0x4df 0x8f34 0x96af 0x4df 0x9240 0x9671 0x4df 0x954c 0x9639 0x4e4 0x9858 0x9602 0x4e8 0x9b64 0x95ca 0x4e4 0x9e70 0x9598 0x4ec 0xa17c 0x9567 0x4f2 0xa488 0x9535 0x4ef 0xa794 0x9507 0x4fa 0xaaa0 0x94de 0x500 0xadac 0x94b0 0x4fd 0xb0b8 0x9487 0x502 0xb3c4 0x9462 0x508 0xb6d0 0x943d 0x50e 0xb9dc 0x941b 0x50e 0xbce8 0x93ff 0x519 0xbff4 0x93e6 0x521 0xc300 0x93cd 0x52e 0xc60c 0x93b8 0x53a 0xc918 0x93a5 0x551 0xcc24 0x938c 0x561 0xcf30 0x9374 0x57b 0xd23c 0x935b 0x597 0xd548 0x9339 0x5a4 0xd854 0x931d 0x5c5 0xdb60 0x92f8 0x5e2 0xde6c 0x92d2 0x602 0xe178 0x92a7 0x624 0xe484 0x9278 0x64e 0xe790 0x9244 0x670 0xea9c 0x920f 0x69c 0xeda8 0x91d4 0x6c2 0xf0b4 0x9193 0x6f2 0xf3c0 0x914f 0x724 0xf6cc 0x9107 0x755 0xf9d8 0x90c0 0x78d 0xfce4 0x907c 0x7c8 0xfff0 0x9041 0x80b 0x102fc 0x900f 0x85b 0x10608 0x8fe4 0x8b7 0x10914 0x8fbc 0x91e 0x10c20 0x8f84 0x999 0x10f2c 0x8fa9 0xa90 0x11238 0x8eec 0x718 0x11544 0x8e1c 0x6f2 0x11850 0x8cab 0x6b1 0x11b5c 0x8a7d 0x6cd 0x11e68 0x8764 0x772 0x12174 0x82a8 0x8ed 0x12480 0x7f4d 0x913 0x1278c 0x7b8f 0x5b8 0x12a98 0x7b00 0x537 0x12da4 0x79f9 0x44b>;
		battery3_profile_t4_num = <0x64>;
		battery3_profile_t4_col = <0x03>;
		battery3_profile_t4 = <0x00 0xabf3 0x302 0x30c 0xab43 0x5d9 0x618 0xaab1 0x5e5 0x924 0xaa2b 0x5e1 0xc30 0xa9af 0x5e9 0xf3c 0xa930 0x5e4 0x1248 0xa8b4 0x5de 0x1554 0xa83b 0x5d5 0x1860 0xa7bf 0x5d0 0x1b6c 0xa747 0x5d4 0x1e78 0xa6cb 0x5c6 0x2184 0xa652 0x5c0 0x2490 0xa5d9 0x5ba 0x279c 0xa563 0x5b5 0x2aa8 0xa4ea 0x5b2 0x2db4 0xa46e 0x5a9 0x30c0 0xa3fb 0x5a7 0x33cc 0xa382 0x59e 0x36d8 0xa310 0x59c 0x39e4 0xa29a 0x599 0x3cf0 0xa227 0x598 0x3ffc 0xa1b1 0x596 0x4308 0xa142 0x594 0x4614 0xa0d2 0x593 0x4920 0xa05f 0x590 0x4c2c 0x9ff0 0x594 0x4f38 0x9f80 0x593 0x5244 0x9f11 0x597 0x5550 0x9e9b 0x597 0x585c 0x9e2b 0x596 0x5b68 0x9db5 0x58b 0x5e74 0x9d43 0x588 0x6180 0x9cc7 0x580 0x648c 0x9c4b 0x573 0x6798 0x9bcc 0x567 0x6aa4 0x9b50 0x557 0x6db0 0x9ad7 0x546 0x70bc 0x9a64 0x53f 0x73c8 0x99fb 0x538 0x76d4 0x9997 0x52e 0x79e0 0x993a 0x52c 0x7cec 0x98dd 0x524 0x7ff8 0x988a 0x51f 0x8304 0x983c 0x51e 0x8610 0x97f2 0x51f 0x891c 0x97aa 0x521 0x8c28 0x9769 0x529 0x8f34 0x9725 0x52a 0x9240 0x96e7 0x52a 0x954c 0x96a9 0x52a 0x9858 0x966e 0x532 0x9b64 0x9639 0x531 0x9e70 0x9602 0x535 0xa17c 0x95cd 0x537 0xa488 0x959b 0x53f 0xa794 0x956d 0x546 0xaaa0 0x953b 0x54b 0xadac 0x9510 0x54e 0xb0b8 0x94e4 0x553 0xb3c4 0x94bc 0x559 0xb6d0 0x9494 0x55c 0xb9dc 0x94ad 0x525 0xbce8 0x946f 0x575 0xbff4 0x943d 0x593 0xc300 0x9418 0x58b 0xc60c 0x93f3 0x58e 0xc918 0x93d1 0x59c 0xcc24 0x93ae 0x59e 0xcf30 0x938f 0x5af 0xd23c 0x9370 0x5ba 0xd548 0x9348 0x5c2 0xd854 0x9326 0x5d6 0xdb60 0x92fb 0x5dc 0xde6c 0x92d2 0x5f2 0xe178 0x92a4 0x5fa 0xe484 0x926f 0x60b 0xe790 0x9237 0x621 0xea9c 0x91f3 0x63d 0xeda8 0x91ac 0x657 0xf0b4 0x9168 0x67d 0xf3c0 0x911d 0x696 0xf6cc 0x90c6 0x6c0 0xf9d8 0x906c 0x6f2 0xfce4 0x9032 0x721 0xfff0 0x9009 0x75e 0x102fc 0x8fe7 0x7af 0x10608 0x8fc2 0x808 0x10914 0x8f9a 0x877 0x10c20 0x8f5c 0x8fa 0x10f2c 0x8ed0 0x996 0x11238 0x8d91 0xa53 0x11544 0x8b9b 0xb64 0x11850 0x88f1 0xd1e 0x11b5c 0x8637 0xf48 0x11e68 0x8533 0xe5f 0x12174 0x8472 0xdb1 0x12480 0x83de 0xd2d 0x1278c 0x835b 0xcb7 0x12a98 0x82e6 0xc4e 0x12da4 0x827f 0xbf2>;
		g_PMIC_MIN_VOL_row = <0x04>;
		g_PMIC_MIN_VOL_col = <0x0a>;
		g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x82dc 0x82dc 0x82dc 0x82dc 0x7dc8 0x7dc8 0x7dc8 0x7dc8 0x7c9c 0x7c9c 0x7c9c 0x7c9c 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		g_PON_SYS_IBOOT_row = <0x04>;
		g_PON_SYS_IBOOT_col = <0x0a>;
		g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
		g_QMAX_SYS_VOL_row = <0x04>;
		g_QMAX_SYS_VOL_col = <0x0a>;
		g_QMAX_SYS_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x82dc 0x7f58 0x7f58 0x7f58 0x7f58 0x7f26 0x7f26 0x7f26 0x7f26 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
		g_FG_PSEUDO100_row = <0x04>;
		g_FG_PSEUDO100_col = <0x0a>;
		g_FG_PSEUDO100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		phandle = <0xf6>;
	};

	mtkfb {
		compatible = "mediatek,mtkfb";
		phandle = <0xf7>;
	};

	dispsys {
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x2f 0x61>;
		clocks = <0x20 0x03 0x23 0x01 0x23 0x02 0x23 0x03 0x23 0x04 0x23 0x05 0x23 0x14 0x23 0x15 0x23 0x16 0x23 0x17 0x23 0x18 0x23 0x19 0x23 0x1a 0x23 0x1b 0x23 0x1c 0x23 0x1d 0x23 0x1e 0x23 0x20 0x23 0x21 0x23 0x22 0x23 0x23 0x23 0x27 0x23 0x29 0x12 0x02 0x12 0x16 0x21 0x36 0x13 0x23 0x30 0x23 0x32 0x12 0x43 0x12 0x44 0x12 0x5c 0x12 0x5d 0x12 0x5f 0x12 0x12 0x12 0x52 0x12 0x53 0x12 0x54 0x12 0x55 0x12 0x51 0x6d 0x17>;
		clock-names = "CLK_MM_MTCMOS\0CLK_SMI_COMMON\0CLK_SMI_LARB0\0CLK_SMI_LARB1\0CLK_GALS_COMM0\0CLK_GALS_COMM1\0CLK_DISP_OVL0\0CLK_DISP_OVL0_2L\0CLK_DISP_OVL1_2L\0CLK_DISP_RDMA0\0CLK_DISP_RDMA1\0CLK_DISP_WDMA0\0CLK_DISP_COLOR0\0CLK_DISP_CCORR0\0CLK_DISP_AAL0\0CLK_DISP_GAMMA0\0CLK_DISP_DITHER0\0CLK_DSI0_MM_CK\0CLK_DSI0_IF_CK\0CLK_DPI_MM_CK\0CLK_DPI_IF_CK\0CLK_MM_26M\0CLK_DISP_RSZ\0CLK_MUX_MM\0CLK_MUX_DISP_PWM\0CLK_DISP_PWM\0CLK_26M\0CLK_DISP_POSTMASK\0CLK_DISP_OVL_FBDC\0CLK_UNIVPLL_D3_D2\0CLK_UNIVPLL_D3_D4\0CLK_OSC_D2\0CLK_OSC_D4\0CLK_OSC_D16\0CLK_MUX_DPI0\0CLK_TVDPLL_D2\0CLK_TVDPLL_D4\0CLK_TVDPLL_D8\0CLK_TVDPLL_D16\0CLK_TVDPLL_CK\0CLK_MIPID0_26M";
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
		phandle = <0xf8>;
	};

	disp_ovl0@14008000 {
		compatible = "mediatek,disp_ovl0";
		reg = <0x00 0x14008000 0x00 0x1000>;
		interrupts = <0x00 0xf9 0x08>;
	};

	disp_ovl0_2l@14009000 {
		compatible = "mediatek,disp_ovl0_2l";
		reg = <0x00 0x14009000 0x00 0x1000>;
		interrupts = <0x00 0xfa 0x08>;
	};

	disp_ovl1_2l@1400a000 {
		compatible = "mediatek,disp_ovl1_2l";
		reg = <0x00 0x1400a000 0x00 0x1000>;
		interrupts = <0x00 0xfb 0x08>;
	};

	disp_rdma0@1400b000 {
		compatible = "mediatek,disp_rdma0";
		reg = <0x00 0x1400b000 0x00 0x1000>;
		interrupts = <0x00 0xfc 0x08>;
	};

	disp_rdma1@1400c000 {
		compatible = "mediatek,disp_rdma1";
		reg = <0x00 0x1400c000 0x00 0x1000>;
		interrupts = <0x00 0xfd 0x08>;
	};

	disp_wdma0@1400d000 {
		compatible = "mediatek,disp_wdma0";
		reg = <0x00 0x1400d000 0x00 0x1000>;
		interrupts = <0x00 0xfe 0x08>;
	};

	disp_color0@1400e000 {
		compatible = "mediatek,disp_color0";
		reg = <0x00 0x1400e000 0x00 0x1000>;
		interrupts = <0x00 0xff 0x08>;
		clocks = <0x23 0x1a>;
		clock-names = "MDP_COLOR";
		phandle = <0x2e>;
	};

	disp_ccorr0@1400f000 {
		compatible = "mediatek,disp_ccorr0";
		reg = <0x00 0x1400f000 0x00 0x1000>;
		interrupts = <0x00 0x100 0x08>;
	};

	disp_aal0@14010000 {
		compatible = "mediatek,disp_aal0";
		reg = <0x00 0x14010000 0x00 0x1000>;
		interrupts = <0x00 0x101 0x08>;
	};

	disp_gamma0@14011000 {
		compatible = "mediatek,disp_gamma0";
		reg = <0x00 0x14011000 0x00 0x1000>;
		interrupts = <0x00 0x102 0x08>;
	};

	disp_dither0@14012000 {
		compatible = "mediatek,disp_dither0";
		reg = <0x00 0x14012000 0x00 0x1000>;
		interrupts = <0x00 0x103 0x08>;
	};

	dsi_split@14013000 {
		compatible = "mediatek,dsi_split";
		reg = <0x00 0x14013000 0x00 0x1000>;
	};

	dsi0@14014000 {
		compatible = "mediatek,dsi0";
		reg = <0x00 0x14014000 0x00 0x1000>;
		interrupts = <0x00 0x104 0x08>;
	};

	dpi0@14015000 {
		compatible = "mediatek,dpi0";
		reg = <0x00 0x14015000 0x00 0x1000>;
		interrupts = <0x00 0x105 0x08>;
	};

	mm_mutex@14016000 {
		compatible = "mediatek,mm_mutex";
		reg = <0x00 0x14016000 0x00 0x1000>;
		interrupts = <0x00 0xf1 0x08>;
		phandle = <0x24>;
	};

	md_pcm@80220000 {
		compatible = "mediatek,md_pcm";
		reg = <0x00 0x80220000 0x00 0x1000>;
	};

	psmcu_mbist_config@80240000 {
		compatible = "mediatek,psmcu_mbist_config";
		reg = <0x00 0x80240000 0x00 0x1000>;
	};

	md_elm@80250000 {
		compatible = "mediatek,md_elm";
		reg = <0x00 0x80250000 0x00 0x1000>;
	};

	md_abm@80260000 {
		compatible = "mediatek,md_abm";
		reg = <0x00 0x80260000 0x00 0x1000>;
	};

	md_soe@80310000 {
		compatible = "mediatek,md_soe";
		reg = <0x00 0x80310000 0x00 0x1000>;
	};

	md_infra_busmon@80320000 {
		compatible = "mediatek,md_infra_busmon";
		reg = <0x00 0x80320000 0x00 0x1000>;
	};

	md_uart1@80330000 {
		compatible = "mediatek,md_uart1";
		reg = <0x00 0x80330000 0x00 0x1000>;
	};

	md_uart2@80340000 {
		compatible = "mediatek,md_uart2";
		reg = <0x00 0x80340000 0x00 0x1000>;
	};

	mdinfra_mbist_config@80350000 {
		compatible = "mediatek,mdinfra_mbist_config";
		reg = <0x00 0x80350000 0x00 0x1000>;
	};

	mdsys_mbist_config@80360000 {
		compatible = "mediatek,mdsys_mbist_config";
		reg = <0x00 0x80360000 0x00 0x1000>;
	};

	mdsmicfg@803a0000 {
		compatible = "mediatek,mdsmicfg";
		reg = <0x00 0x803a0000 0x00 0x1000>;
	};

	mdinfra_misc@803b0000 {
		compatible = "mediatek,mdinfra_misc";
		reg = <0x00 0x803b0000 0x00 0x1000>;
	};

	md_bus_recoder@803c0000 {
		compatible = "mediatek,md_bus_recoder";
		reg = <0x00 0x803c0000 0x00 0x1000>;
	};

	md_ppc_top@803d0000 {
		compatible = "mediatek,md_ppc_top";
		reg = <0x00 0x803d0000 0x00 0x1000>;
	};

	a7_wdt@f0400000 {
		compatible = "mediatek,a7_wdt";
		reg = <0x00 0xf0400000 0x00 0x1000>;
	};

	a7_mbist_config@f0410000 {
		compatible = "mediatek,a7_mbist_config";
		reg = <0x00 0xf0410000 0x00 0x1000>;
	};

	a7_cirq@f0420000 {
		compatible = "mediatek,a7_cirq";
		reg = <0x00 0xf0420000 0x00 0x1000>;
	};

	pf_bsi_apb1@80200000 {
		compatible = "mediatek,pf_bsi_apb1";
		reg = <0x00 0x80200000 0x00 0x1000>;
	};

	pf_bsi_apb2@80201000 {
		compatible = "mediatek,pf_bsi_apb2";
		reg = <0x00 0x80201000 0x00 0x1000>;
	};

	rfic1_bsispi@80202000 {
		compatible = "mediatek,rfic1_bsispi";
		reg = <0x00 0x80202000 0x00 0x1000>;
	};

	rfic2_bsispi@80203000 {
		compatible = "mediatek,rfic2_bsispi";
		reg = <0x00 0x80203000 0x00 0x1000>;
	};

	mipi0_bsispi@80205000 {
		compatible = "mediatek,mipi0_bsispi";
		reg = <0x00 0x80205000 0x00 0x1000>;
	};

	mipi1_bsispi@80206000 {
		compatible = "mediatek,mipi1_bsispi";
		reg = <0x00 0x80206000 0x00 0x1000>;
	};

	idc_suart@80207000 {
		compatible = "mediatek,idc_suart";
		reg = <0x00 0x80207000 0x00 0x1000>;
	};

	mdm_psys_misc@8020d000 {
		compatible = "mediatek,mdm_psys_misc";
		reg = <0x00 0x8020d000 0x00 0x1000>;
	};

	mdm_psys_mbistcon@8020e000 {
		compatible = "mediatek,mdm_psys_mbistcon";
		reg = <0x00 0x8020e000 0x00 0x1000>;
	};

	md1_abb_mixedsys@8020c000 {
		compatible = "mediatek,md1_abb_mixedsys";
		reg = <0x00 0x8020c000 0x00 0x1000>;
	};

	md2_abb_mixedsys@8020c000 {
		compatible = "mediatek,md2_abb_mixedsys";
		reg = <0x00 0x8020c000 0x00 0x1000>;
	};

	idma@82000000 {
		compatible = "mediatek,idma";
		reg = <0x00 0x82000000 0x00 0x1000>;
	};

	ahb2dspio@82800000 {
		compatible = "mediatek,ahb2dspio";
		reg = <0x00 0x82800000 0x00 0x1000>;
	};

	md2g_confg@82c00000 {
		compatible = "mediatek,md2g_confg";
		reg = <0x00 0x82c00000 0x00 0x1000>;
	};

	apc@82c30000 {
		compatible = "mediatek,apc";
		reg = <0x00 0x82c30000 0x00 0x1000>;
	};

	csd_acc@82c70000 {
		compatible = "mediatek,csd_acc";
		reg = <0x00 0x82c70000 0x00 0x1000>;
	};

	share_d1@82ca0000 {
		compatible = "mediatek,share_d1";
		reg = <0x00 0x82ca0000 0x00 0x1000>;
	};

	irdma@82cb0000 {
		compatible = "mediatek,irdma";
		reg = <0x00 0x82cb0000 0x00 0x1000>;
	};

	patch@82cc0000 {
		compatible = "mediatek,patch";
		reg = <0x00 0x82cc0000 0x00 0x1000>;
	};

	mdafe@82cd0000 {
		compatible = "mediatek,mdafe";
		reg = <0x00 0x82cd0000 0x00 0x1000>;
	};

	bfe@82ce0000 {
		compatible = "mediatek,bfe";
		reg = <0x00 0x82ce0000 0x00 0x1000>;
	};

	modem_lite_confg@83000000 {
		compatible = "mediatek,modem_lite_confg";
		reg = <0x00 0x83000000 0x00 0x1000>;
	};

	modem_lite_topsm@83010000 {
		compatible = "mediatek,modem_lite_topsm";
		reg = <0x00 0x83010000 0x00 0x1000>;
	};

	tdma@83020000 {
		compatible = "mediatek,tdma";
		reg = <0x00 0x83020000 0x00 0x1000>;
	};

	shreg2@83030000 {
		compatible = "mediatek,shreg2";
		reg = <0x00 0x83030000 0x00 0x1000>;
	};

	divider@83040000 {
		compatible = "mediatek,divider";
		reg = <0x00 0x83040000 0x00 0x1000>;
	};

	fcs@83050000 {
		compatible = "mediatek,fcs";
		reg = <0x00 0x83050000 0x00 0x1000>;
	};

	gcu@83060000 {
		compatible = "mediatek,gcu";
		reg = <0x00 0x83060000 0x00 0x1000>;
	};

	bsi_2g@83070000 {
		compatible = "mediatek,bsi_2g";
		reg = <0x00 0x83070000 0x00 0x1000>;
	};

	bpi_2g@83080000 {
		compatible = "mediatek,bpi_2g";
		reg = <0x00 0x83080000 0x00 0x1000>;
	};

	afc_2g@83090000 {
		compatible = "mediatek,afc_2g";
		reg = <0x00 0x83090000 0x00 0x1000>;
	};

	tdd@84000000 {
		compatible = "mediatek,tdd";
		reg = <0x00 0x84000000 0x00 0x1000>;
	};

	l2ulsbdma@85000000 {
		compatible = "mediatek,l2ulsbdma";
		reg = <0x00 0x85000000 0x00 0x1000>;
	};

	l2ulhbdma@85010000 {
		compatible = "mediatek,l2ulhbdma";
		reg = <0x00 0x85010000 0x00 0x1000>;
	};

	l2dlsbdma@85020000 {
		compatible = "mediatek,l2dlsbdma";
		reg = <0x00 0x85020000 0x00 0x1000>;
	};

	l2dlhbdma@85030000 {
		compatible = "mediatek,l2dlhbdma";
		reg = <0x00 0x85030000 0x00 0x1000>;
	};

	l2mbist@85040000 {
		compatible = "mediatek,l2mbist";
		reg = <0x00 0x85040000 0x00 0x1000>;
	};

	l2pseuphy@85050000 {
		compatible = "mediatek,l2pseuphy";
		reg = <0x00 0x85050000 0x00 0x1000>;
	};

	l2hwlog@85058000 {
		compatible = "mediatek,l2hwlog";
		reg = <0x00 0x85058000 0x00 0x1000>;
	};

	l2soindma@85060000 {
		compatible = "mediatek,l2soindma";
		reg = <0x00 0x85060000 0x00 0x1000>;
	};

	l2sooutdma@85070000 {
		compatible = "mediatek,l2sooutdma";
		reg = <0x00 0x85070000 0x00 0x1000>;
	};

	l2ullmac@85080000 {
		compatible = "mediatek,l2ullmac";
		reg = <0x00 0x85080000 0x00 0x1000>;
	};

	l2dllmac@85090000 {
		compatible = "mediatek,l2dllmac";
		reg = <0x00 0x85090000 0x00 0x1000>;
	};

	l2calmac@85098000 {
		compatible = "mediatek,l2calmac";
		reg = <0x00 0x85098000 0x00 0x1000>;
	};

	l2ulfifomng@850a0000 {
		compatible = "mediatek,l2ulfifomng";
		reg = <0x00 0x850a0000 0x00 0x1000>;
	};

	l2dlfifomng@850a4000 {
		compatible = "mediatek,l2dlfifomng";
		reg = <0x00 0x850a4000 0x00 0x1000>;
	};

	l2sofifomng@850a8000 {
		compatible = "mediatek,l2sofifomng";
		reg = <0x00 0x850a8000 0x00 0x1000>;
	};

	l2sec@850b0000 {
		compatible = "mediatek,l2sec";
		reg = <0x00 0x850b0000 0x00 0x1000>;
	};

	l2ulsecctl@850b4000 {
		compatible = "mediatek,l2ulsecctl";
		reg = <0x00 0x850b4000 0x00 0x1000>;
	};

	l2dlsecctl@850b8000 {
		compatible = "mediatek,l2dlsecctl";
		reg = <0x00 0x850b8000 0x00 0x1000>;
	};

	l2sosecctl@850bc000 {
		compatible = "mediatek,l2sosecctl";
		reg = <0x00 0x850bc000 0x00 0x1000>;
	};

	l2misc@850c0000 {
		compatible = "mediatek,l2misc";
		reg = <0x00 0x850c0000 0x00 0x1000>;
	};

	l2ulbuf@850e0000 {
		compatible = "mediatek,l2ulbuf";
		reg = <0x00 0x850e0000 0x00 0x1000>;
	};

	l2dlbuf@850f0000 {
		compatible = "mediatek,l2dlbuf";
		reg = <0x00 0x850f0000 0x00 0x1000>;
	};

	mdl1ao@f60f0000 {
		compatible = "mediatek,mdl1ao";
		reg = <0x00 0xf60f0000 0x00 0x1000>;
	};

	modem_confg@87000000 {
		compatible = "mediatek,modem_confg";
		reg = <0x00 0x87000000 0x00 0x1000>;
	};

	modem_topsm@87010000 {
		compatible = "mediatek,modem_topsm";
		reg = <0x00 0x87010000 0x00 0x1000>;
	};

	bsi_3g@87070000 {
		compatible = "mediatek,bsi_3g";
		reg = <0x00 0x87070000 0x00 0x1000>;
	};

	bpi_3g@87080000 {
		compatible = "mediatek,bpi_3g";
		reg = <0x00 0x87080000 0x00 0x1000>;
	};

	afc_3g@87090000 {
		compatible = "mediatek,afc_3g";
		reg = <0x00 0x87090000 0x00 0x1000>;
	};

	wcdma_timer@870a0000 {
		compatible = "mediatek,wcdma_timer";
		reg = <0x00 0x870a0000 0x00 0x1000>;
	};

	dpa_bc@870b0000 {
		compatible = "mediatek,dpa_bc";
		reg = <0x00 0x870b0000 0x00 0x1000>;
	};

	pfc_encode@870c0000 {
		compatible = "mediatek,pfc_encode";
		reg = <0x00 0x870c0000 0x00 0x1000>;
	};

	pfc_decode@870d0000 {
		compatible = "mediatek,pfc_decode";
		reg = <0x00 0x870d0000 0x00 0x1000>;
	};

	hspasys_1_confg@87200000 {
		compatible = "mediatek,hspasys_1_confg";
		reg = <0x00 0x87200000 0x00 0x1000>;
	};

	hseq@87210000 {
		compatible = "mediatek,hseq";
		reg = <0x00 0x87210000 0x00 0x1000>;
	};

	hsce@87220000 {
		compatible = "mediatek,hsce";
		reg = <0x00 0x87220000 0x00 0x1000>;
	};

	hspasys_1_mbist@87230000 {
		compatible = "mediatek,hspasys_1_mbist";
		reg = <0x00 0x87230000 0x00 0x1000>;
	};

	hspasys_2_confg@87400000 {
		compatible = "mediatek,hspasys_2_confg";
		reg = <0x00 0x87400000 0x00 0x1000>;
	};

	hseq_dc@87410000 {
		compatible = "mediatek,hseq_dc";
		reg = <0x00 0x87410000 0x00 0x1000>;
	};

	hsce_dc@87420000 {
		compatible = "mediatek,hsce_dc";
		reg = <0x00 0x87420000 0x00 0x1000>;
	};

	rake_dc@87430000 {
		compatible = "mediatek,rake_dc";
		reg = <0x00 0x87430000 0x00 0x1000>;
	};

	hspasys_2_mbist@87440000 {
		compatible = "mediatek,hspasys_2_mbist";
		reg = <0x00 0x87440000 0x00 0x1000>;
	};

	uea_uia_u0@87600000 {
		compatible = "mediatek,uea_uia_u0";
		reg = <0x00 0x87600000 0x00 0x1000>;
	};

	uea_uia_u1@87610000 {
		compatible = "mediatek,uea_uia_u1";
		reg = <0x00 0x87610000 0x00 0x1000>;
	};

	dpa_rlc@87620000 {
		compatible = "mediatek,dpa_rlc";
		reg = <0x00 0x87620000 0x00 0x1000>;
	};

	dpa_mac@87630000 {
		compatible = "mediatek,dpa_mac";
		reg = <0x00 0x87630000 0x00 0x1000>;
	};

	upa@f0920000 {
		compatible = "mediatek,upa";
		reg = <0x00 0xf0920000 0x00 0x1000>;
	};

	h_rxbrp@87650000 {
		compatible = "mediatek,h_rxbrp";
		reg = <0x00 0x87650000 0x00 0x1000>;
	};

	rxbrp@87660000 {
		compatible = "mediatek,rxbrp";
		reg = <0x00 0x87660000 0x00 0x1000>;
	};

	hspasys_3_confg@f0910000 {
		compatible = "mediatek,hspasys_3_confg";
		reg = <0x00 0xf0910000 0x00 0x1000>;
	};

	txbrp@87680000 {
		compatible = "mediatek,txbrp";
		reg = <0x00 0x87680000 0x00 0x1000>;
	};

	txcrp@87690000 {
		compatible = "mediatek,txcrp";
		reg = <0x00 0x87690000 0x00 0x1000>;
	};

	h_txbrp@876a0000 {
		compatible = "mediatek,h_txbrp";
		reg = <0x00 0x876a0000 0x00 0x1000>;
	};

	txupc@876b0000 {
		compatible = "mediatek,txupc";
		reg = <0x00 0x876b0000 0x00 0x1000>;
	};

	bc@876c0000 {
		compatible = "mediatek,bc";
		reg = <0x00 0x876c0000 0x00 0x1000>;
	};

	dbg_tx@876d0000 {
		compatible = "mediatek,dbg_tx";
		reg = <0x00 0x876d0000 0x00 0x1000>;
	};

	hspasys_3_mbist@876e0000 {
		compatible = "mediatek,hspasys_3_mbist";
		reg = <0x00 0x876e0000 0x00 0x1000>;
	};

	rxsrp@87800000 {
		compatible = "mediatek,rxsrp";
		reg = <0x00 0x87800000 0x00 0x1000>;
	};

	indec@87810000 {
		compatible = "mediatek,indec";
		reg = <0x00 0x87810000 0x00 0x1000>;
	};

	rake_0@87820000 {
		compatible = "mediatek,rake_0";
		reg = <0x00 0x87820000 0x00 0x1000>;
	};

	rake_1@87830000 {
		compatible = "mediatek,rake_1";
		reg = <0x00 0x87830000 0x00 0x1000>;
	};

	rake_2@87840000 {
		compatible = "mediatek,rake_2";
		reg = <0x00 0x87840000 0x00 0x1000>;
	};

	searcher@87850000 {
		compatible = "mediatek,searcher";
		reg = <0x00 0x87850000 0x00 0x1000>;
	};

	rxdfe@87860000 {
		compatible = "mediatek,rxdfe";
		reg = <0x00 0x87860000 0x00 0x1000>;
	};

	hspasys_4_confg@87870000 {
		compatible = "mediatek,hspasys_4_confg";
		reg = <0x00 0x87870000 0x00 0x1000>;
	};

	dbg@87880000 {
		compatible = "mediatek,dbg";
		reg = <0x00 0x87880000 0x00 0x1000>;
	};

	dwrap0@87890000 {
		compatible = "mediatek,dwrap0";
		reg = <0x00 0x87890000 0x00 0x1000>;
	};

	log3g@878a0000 {
		compatible = "mediatek,log3g";
		reg = <0x00 0x878a0000 0x00 0x1000>;
	};

	hspasys_4_mbist@878b0000 {
		compatible = "mediatek,hspasys_4_mbist";
		reg = <0x00 0x878b0000 0x00 0x1000>;
	};

	dwrap1@878c0000 {
		compatible = "mediatek,dwrap1";
		reg = <0x00 0x878c0000 0x00 0x1000>;
	};

	c2ksys@38000000 {
		compatible = "mediatek,c2ksys";
		reg = <0x00 0x38000000 0x00 0x1000>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0xf9>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pe_plus;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0x989680>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x2191c0>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x2dc6c0>;
		pd_charger_current = <0x7a120>;
		temp_t4_threshold = <0x32>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		phandle = <0xfa>;
	};

	charger {
		compatible = "mediatek,charger";
		algorithm_name = "SwitchCharging";
		enable_pe_plus;
		enable_type_c;
		power_path_support;
		enable_dynamic_mivr;
		battery_cv = <0x43df00>;
		max_charger_voltage = <0x989680>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		max_dmivr_charger_current = <0x155cc0>;
		usb_charger_current_suspend = <0x00>;
		usb_charger_current_unconfigured = <0x11170>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1d4c00>;
		ac_charger_input_current = <0x2191c0>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = "\0\f5";
		ta_ac_charger_current = <0x30d400>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_below_t0_cv = <0x3da540>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t2_thres = <0x0a>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t1_thres = <0x00>;
		temp_t1_thres_plus_x_degree = <0x06>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0x00>;
		temp_neg_10_thres = <0x00>;
		enable_min_charge_temp;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x06>;
		max_charge_temp = <0x37>;
		max_charge_temp_minus_x_degree = <0x32>;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_ac_12v_input_current = <0x1e8480>;
		ta_ac_9v_input_current = <0x2191c0>;
		ta_ac_7v_input_current = <0x1e8480>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_stop_battery_soc = <0x50>;
		pe40_r_cable_1a_lower = <0x21c>;
		pe40_r_cable_2a_lower = <0x193>;
		pe40_r_cable_3a_lower = <0x108>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		slave_mivr_diff = <0x186a0>;
		dual_polling_ieoc = <0xb71b0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		ibus_err = <0x0e>;
		vsys_watt = <0x4c4b40>;
		phandle = <0xfb>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		adapter_name = "pd_adapter";
		phandle = <0xfc>;
	};

	rt9465_slave_chr {
		compatible = "richtek,rt9465";
		phandle = <0xfd>;
	};

	mt6360_pmu_eint {
		phandle = <0xfe>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x00>;
		pwm_data_invert = <0x00>;
		phandle = <0xff>;
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <0x07>;
		mediatek,clkbuf-config = <0x02 0x01 0x01 0x02 0x00 0x00 0x01>;
		mediatek,clkbuf-output-impedance = <0x06 0x04 0x06 0x04 0x00 0x00 0x06>;
		mediatek,clkbuf-controls-for-desense = <0x00 0x04 0x00 0x04 0x00 0x00 0x00>;
		phandle = <0x100>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x101>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
		phandle = <0x102>;
	};

	touch {
		compatible = "goodix,touch\0mediatek,touch";
		phandle = <0x103>;
	};

	tcpc_pd {
		phandle = <0x104>;
	};

	msdc1_ins {
		phandle = <0x105>;
	};

	smart_pa {
		phandle = <0x106>;
	};

	vproc_buck {
		phandle = <0x107>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x108>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x109>;
	};

	mt6360_pmu_dts {
		status = "ok";
		mt6360,intr_gpio_num = <0x03>;
		mt6360,intr_gpio = <0x1d 0x03 0x00>;
		interrupt-controller;
		#interrupt-cells = <0x02>;
		phandle = <0x6e>;

		adc {
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-parent = <0x6e>;
			interrupts = <0x29 0x00 0x2b 0x00 0x2c 0x00>;
			interrupt-names = "bat_ovp_adc_evt\0adc_wakeup_evt\0adc_donei";
			#io-channel-cells = <0x01>;
			phandle = <0x6f>;
		};

		chg {
			compatible = "mediatek,mt6360_pmu_chg";
			interrupt-parent = <0x6e>;
			interrupts = <0x04 0x00 0x06 0x00 0x07 0x00 0x09 0x00 0x0c 0x00 0x0d 0x00 0x0e 0x00 0x0f 0x00 0x1b 0x00 0x1d 0x00 0x20 0x00 0x23 0x00 0x28 0x00 0x30 0x00 0x3c 0x00>;
			interrupt-names = "chg_treg_evt\0chg_mivr_evt\0pwr_rdy_evt\0chg_batsysuv_evt\0chg_vsysuv_evt\0chg_vsysov_evt\0chg_vbatov_evt\0chg_vbusov_evt\0chg_tmri\0chg_adpbadi\0chg_aiccmeasl\0wdtmri\0pumpx_donei\0attachi\0chrdet_ext_evt";
			io-channels = <0x6f 0x00 0x6f 0x01 0x6f 0x03 0x6f 0x04 0x6f 0x05 0x6f 0x06 0x6f 0x08 0x6f 0x0a>;
			io-channel-names = "USBID\0VBUSDIV5\0VSYS\0VBAT\0IBUS\0IBAT\0TEMP_JC\0TS";
			chg_name = "primary_chg";
			ichg = <0x1e8480>;
			aicr = <0x7a120>;
			mivr = <0x432380>;
			cv = <0x426030>;
			ieoc = <0x249f0>;
			safety_timer = <0x0c>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			en_te = <0x01>;
			en_wdt = <0x01>;
			aicc_once = <0x01>;
			post_aicc = <0x01>;
			batoc_notify = <0x00>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			interrupt-parent = <0x6e>;
			interrupts = <0x0b 0x00 0x4a 0x00 0x4b 0x00 0x4e 0x00 0x4f 0x00>;
			interrupt-names = "fled_chg_vinovp_evt\0fled_tx_evt\0fled_lvf_evt\0fled2_short_evt\0fled1_short_evt";
			fled_vmid_track = <0x00>;
			fled_strb_tout = <0x4e0>;
			fled1_tor_cur = <0x927c>;
			fled1_strb_cur = <0xb71b0>;
			fled2_tor_cur = <0x927c>;
			fled2_strb_cur = "\0\f5";
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_name = "mt6360_pmu_led1\0mt6360_pmu_led2\0mt6360_pmu_led3\0mt6360_pmu_led4";
			mt,led_default_trigger = "cc_mode\0cc_mode\0cc_mode\0none";
		};

		core {
			compatible = "mediatek,mt6360_pmu_core";
			interrupt-parent = <0x6e>;
			interrupts = <0x41 0x00 0x42 0x00 0x43 0x00 0x44 0x00 0x45 0x00 0x46 0x00 0x47 0x00>;
			interrupt-names = "ap_wdtrst_evt\0en_evt\0qonb_rst_evt\0mrstb_evt\0otp_evt\0vddaov_evt\0sysuv_evt";
			mren = <0x01>;
			apwdtrst_en = <0x01>;
			cc_open_sel = <0x03>;
			i2c_cc_open_tsel = <0x01>;
			ldo5_otp_en = <0x00>;
		};
	};

	mt6360_pmic_dts {
		status = "ok";
		interrupt-parent = <0x6e>;
		interrupts = <0x60 0x00 0x64 0x00 0x65 0x00 0x66 0x00 0x68 0x00 0x6c 0x00 0x6d 0x00 0x6e 0x00 0x76 0x00 0x77 0x00 0x7e 0x00 0x7f 0x00>;
		interrupt-names = "buck1_pgb_evt\0buck1_oc_evt\0buck1_ov_evt\0buck1_uv_evt\0buck2_pgb_evt\0buck2_oc_evt\0buck2_ov_evt\0buck2_uv_evt\0ldo6_oc_evt\0ldo7_oc_evt\0ldo6_pgb_evt\0ldo7_pgb_evt";
		pwr_off_seq = <0x6040002>;
		phandle = <0x10a>;

		buck1 {
			regulator-compatible = "BUCK1";
			regulator-name = "VMDLA";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
			regulator-always-on;
		};

		buck2 {
			regulator-compatible = "BUCK2";
			regulator-name = "VDRAM1";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
			regulator-always-on;
		};

		ldo6 {
			regulator-compatible = "LDO6";
			regulator-name = "VMDDR";
			regulator-min-microvolt = <0x7a120>;
			regulator-max-microvolt = <0x200b20>;
			regulator-always-on;
		};

		ldo7 {
			regulator-compatible = "LDO7";
			regulator-name = "VDRAM2";
			regulator-min-microvolt = <0x7a120>;
			regulator-max-microvolt = <0x200b20>;
			regulator-always-on;
		};
	};

	mt6360_ldo_dts {
		status = "ok";
		interrupt-parent = <0x6e>;
		interrupts = <0x71 0x00 0x72 0x00 0x73 0x00 0x75 0x00 0x79 0x00 0x7a 0x00 0x7b 0x00 0x7d 0x00>;
		interrupt-names = "ldo1_oc_evt\0ldo2_oc_evt\0ldo3_oc_evt\0ldo5_oc_evt\0ldo1_pgb_evt\0ldo2_pgb_evt\0ldo3_pgb_evt\0ldo5_pgb_evt";
		phandle = <0x10b>;

		ldo1 {
			regulator-compatible = "LDO1";
			regulator-name = "VFP";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0x10c>;
		};

		ldo2 {
			regulator-compatible = "LDO2";
			regulator-name = "VTP";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0x10d>;
		};

		ldo3 {
			regulator-compatible = "LDO3";
			regulator-name = "VMC";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0x5f>;
		};

		ldo5 {
			regulator-compatible = "LDO5";
			regulator-name = "VMCH";
			regulator-min-microvolt = <0x2932e0>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0x5e>;
		};
	};

	type_c_port0 {
		mt-dual,supported_modes = <0x00>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,role_def = <0x04>;
		mt-tcpc,rp_level = <0x01>;
		mt-tcpc,vconn_supply = <0x01>;
		mt-tcpc,notifier_supply_num = <0x03>;
		mt6360pd,intr_gpio = <0x1d 0x18 0x00>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x1d 0x10 0x00>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x00>;
		interrupt-parent = <0x6e>;
		interrupts = <0x40 0x00>;
		interrupt-names = "usbid_evt";
		phandle = <0x10e>;

		pd-data {
			pd,vid = <0x29cf>;
			pd,pid = <0x6360>;
			pd,source-cap-ext = <0x636029cf 0x00 0x00 0x00 0x00 0x7000000>;
			pd,mfrs = "RichtekTCPC";
			pd,charging_policy = <0x31>;
			pd,source-pdo-size = <0x01>;
			pd,source-pdo-data = <0x19096>;
			pd,sink-pdo-size = <0x01>;
			pd,sink-pdo-data = <0x190c8>;
			pd,id-vdo-size = <0x03>;
			pd,id-vdo-data = <0xd60029cf 0x00 0x63600000>;
			bat,nr = <0x01>;

			bat-info0 {
				bat,vid = <0x29cf>;
				bat,pid = <0x6360>;
				bat,mfrs = "bat1";
				bat,design_cap = <0xbb8>;
			};
		};

		dpm_caps {
			local_dr_power;
			local_dr_data;
			local_usb_comm;
			local_no_suspend;
			local_vconn_supply;
			attemp_enter_dp_mode;
			attemp_discover_cable;
			attemp_discover_id;
			pr_check = <0x00>;
			dr_check = <0x00>;
		};

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			usbr20_not_used;
			typec,receptacle;

			ufp_d {
			};

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
				pin_assignment,mode_f;
			};
		};
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x00>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x11>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x01>;
		tee-name = "nebula";

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x11>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	__symbols__ {
		chosen = "/chosen";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		standby = "/cpus/idle-states/standby";
		mcdi_cpu = "/cpus/idle-states/mcdi-cpu";
		mcdi_cluster = "/cpus/idle-states/mcdi-cluster";
		idledram = "/cpus/idle-states/idledram";
		idlesyspll = "/cpus/idle-states/idlesyspll";
		idlebus26m = "/cpus/idle-states/idlebus26m";
		suspend = "/cpus/idle-states/suspend";
		reserved_memory = "/reserved-memory";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		cpu_dbgapb = "/cpu_dbgapb@0e010000";
		gic = "/interrupt-controller";
		sysirq = "/intpol-controller@0";
		clk_null = "/clocks/clk_null";
		clk26m = "/clocks/clk26m";
		clk32k = "/clocks/clk32k";
		topckgen = "/topckgen@10000000";
		infracfg_ao = "/infracfg_ao@10001000";
		scpsys = "/scpsys@10001000";
		iocfg_rm = "/iocfg_rm@11c20000";
		iocfg_br = "/iocfg_br@11d10000";
		iocfg_bl = "/iocfg_bl@11e20000";
		iocfg_lb = "/iocfg_lb@11e70000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iocfg_lt = "/iocfg_lt@11f20000";
		iocfg_tl = "/iocfg_tl@11f30000";
		gpio = "/gpio@10005000";
		pio = "/pinctrl";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_mosi_ch34_off = "/pinctrl/aud_dat_mosi_ch34_off";
		aud_dat_mosi_ch34_on = "/pinctrl/aud_dat_mosi_ch34_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_miso_ch34_off = "/pinctrl/aud_dat_miso_ch34_off";
		aud_dat_miso_ch34_on = "/pinctrl/aud_dat_miso_ch34_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		aud_dat_miso2_off = "/pinctrl/aud_dat_miso2_off";
		aud_dat_miso2_on = "/pinctrl/aud_dat_miso2_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		sleep = "/sleep@10006000";
		toprgu = "/toprgu@10007000";
		eint = "/apirq@1000b000";
		apmixed = "/apmixed@1000c000";
		pwrap = "/pwrap@1000d000";
		main_pmic = "/pwrap@1000d000/mt6359-pmic";
		pmic = "/pwrap@1000d000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@1000d000/mt6359-pmic/mt635x-auxadc";
		mt6359regulator = "/pwrap@1000d000/mt6359-pmic/mt6359regulator";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpu_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc2_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vproc1_buck_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vaud18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vcn13_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mt_pmic_vrfck_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vufs_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vm18_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt6359_rtc = "/pwrap@1000d000/mt6359-pmic/mt6359_rtc";
		mt6359_misc = "/pwrap@1000d000/mt6359-pmic/mt6359_misc";
		pwraph = "/pwraphal@";
		keypad = "/kp@10010000";
		dvfsrc = "/dvfsrc@10012000";
		dpmaif = "/dpmaif@10014000";
		mddriver = "/mddriver";
		radio_md_cfg = "/radio_md_cfg";
		md_auxadc = "/md_auxadc";
		timer = "/timer";
		iommu0_bank1 = "/m4u@10221000";
		iommu0_bank2 = "/m4u@10222000";
		iommu0_bank3 = "/m4u@10223000";
		iommu1_bank1 = "/m4u@10250000";
		iommu1_bank2 = "/m4u@10251000";
		iommu1_bank3 = "/m4u@10252000";
		mcdi = "/mcdi@0011b000";
		dcm = "/dcm";
		mcucfg = "/mcucfg@0c530000";
		emi = "/emi@10219000";
		hwrng = "/hwrng";
		dvfsp = "/dvfsp@0011bc00";
		mt_cpufreq = "/mt_cpufreq";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_svp = "/gce_mbox_svp@10228000";
		adsp_common = "/adsp_common@10600000";
		adsp_core0 = "/adsp_core0@10610000";
		auxadc = "/auxadc@11001000";
		apdma = "/dma-controller@11000880";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		i2c_common = "/i2c_common";
		i2c0 = "/i2c0@11007000";
		i2c1 = "/i2c1@11008000";
		i2c2 = "/i2c2@11009000";
		i2c3 = "/i2c3@1100f000";
		i2c4 = "/i2c4@11011000";
		i2c5 = "/i2c5@11016000";
		i2c6 = "/i2c6@11005000";
		speaker_amp = "/i2c6@11005000/speaker_amp@34";
		i2c7 = "/i2c7@1101a000";
		i2c8 = "/i2c8@1101b000";
		i2c9 = "/i2c9@11015000";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		drcc = "/drcc";
		eem_fsm = "/eem_fsm@1100b000";
		consys = "/consys@18002000";
		dfd_cache = "/dfd_cache";
		usb0 = "/usb3@11200000";
		mtu3_0 = "/mtu3_0@11200000";
		xhci0 = "/usb3_xhci@11200000";
		extcon_usb = "/extcon_usb";
		usbphy0 = "/usbphy";
		usb0phy = "/usbphy0@11E40000";
		audio = "/audio@11210000";
		afe = "/mt6785-afe-pcm@11210000";
		mt6359_snd = "/mt6359_snd";
		sound = "/sound";
		snd_audio_dsp = "/snd_audio_dsp";
		msdc0 = "/msdc@11230000";
		msdc0_pins_default = "/msdc@11230000/msdc0@default";
		msdc0_pins_hs400 = "/msdc@11230000/msdc0@hs400";
		msdc0_pins_hs200 = "/msdc@11230000/msdc0@hs200";
		msdc0_register_setting_default = "/msdc@11230000/msdc0@register_default";
		wifi_pwrseq = "/wifi-pwrseq";
		msdc1 = "/msdc@11240000";
		msdc1_pins_default = "/msdc@11240000/msdc1@default";
		msdc1_pins_sdr104 = "/msdc@11240000/msdc1@sdr104";
		msdc1_pins_sdr50 = "/msdc@11240000/msdc1@sdr50";
		msdc1_pins_ddr50 = "/msdc@11240000/msdc1@ddr50";
		msdc1_register_setting_default = "/msdc@11240000/msdc1@register_default";
		mmc0 = "/mmc0@11230000";
		ufshci = "/ufshci@11270000";
		mfgcfg = "/mfgcfg@13fbf000";
		mmsys_config = "/mmsys_config@14000000";
		mdp_rdma0 = "/mdp_rdma0@14001000";
		mdp_rdma1 = "/mdp_rdma1@14002000";
		mdp_rsz0 = "/mdp_rsz0@14003000";
		mdp_rsz1 = "/mdp_rsz1@14004000";
		mdp_wrot0 = "/mdp_wrot0@14005000";
		mdp_tdshp = "/mdp_tdshp0@14007000";
		smi_larb0 = "/smi_larb0@14017000";
		smi_larb1 = "/smi_larb1@14018000";
		mdp_aal = "/mdp_aal0@1401b000";
		mdp_hdr = "/mdp_hdr0@1401c000";
		mdp_wrot1 = "/mdp_wrot1@14020000";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@16000000";
		smi_larb2 = "/smi_larb2@16010000";
		venc_gcon = "/venc_gcon@17000000";
		smi_larb3 = "/smi_larb3@17010000";
		imgsys = "/imgsys@15020000";
		smi_larb4 = "/smi_larb4@1502f000";
		smi_larb5 = "/smi_larb5@15021000";
		smi_larb8 = "/smi_larb8@15030000";
		smi_larb9 = "/smi_larb9@15031000";
		smi_larb10 = "/smi_larb10@15032000";
		smi_larb11 = "/smi_larb11@15033000";
		apu_vcore = "/apu_vcore@19020000";
		apu_conn = "/apu_conn@19000000";
		apu0 = "/apu0@19180000";
		apu1 = "/apu1@19280000";
		camsys = "/camsys@1a000000";
		smi_larb6 = "/smi_larb6@1a001000";
		smi_larb7 = "/smi_larb7@1a002000";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		aw36515 = "/aw36515";
		odm = "/odm";
		memory_ssmr_features = "/memory-ssmr-features";
		goodix_fp = "/fingerprint";
		focaltech_fp = "/focaltech_fp";
		accdet = "/accdet";
		bat_gm30 = "/battery";
		mtkfb = "/mtkfb";
		dsi_te = "/dsi_te";
		disp_color0 = "/disp_color0@1400e000";
		mm_mutex = "/mm_mutex@14016000";
		mt_charger = "/mt_charger";
		lk_charger = "/lk_charger";
		charger = "/charger";
		pd_adapter = "/pd_adapter";
		rt9465_slave_chr = "/rt9465_slave_chr";
		subpmic_pmu_eint = "/mt6360_pmu_eint";
		irtx_pwm = "/irtx_pwm";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		gpio_usage_mapping = "/gpio_usage_mapping";
		mrdump_ext_rst = "/mrdump_ext_rst";
		touch = "/touch";
		tcpc_pd = "/tcpc_pd";
		msdc1_ins = "/msdc1_ins";
		smart_pa = "/smart_pa";
		vproc_buck = "/vproc_buck";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		mt6360_pmu = "/mt6360_pmu_dts";
		adc = "/mt6360_pmu_dts/adc";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		mt6360_typec = "/type_c_port0";
	};
};
