INFO: [VRFC 10-2263] Analyzing SystemVerilog file "H:/Vivado project/FIFOUVM_sv/FIFOUVM_sv.srcs/sim_1/new/fifo_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
