

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Loop_loop_18_proc5'
================================================================
* Date:           Wed Oct  8 15:53:31 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1031|     1031|  10.310 us|  10.310 us|  1031|  1031|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_18  |     1029|     1029|         7|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     147|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|     128|     175|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     100|    -|
|Register         |        -|     -|     388|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     516|     486|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U184    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U183  |fmul_32ns_32ns_32_3_max_dsp_1  |        0|   3|  128|  135|    0|
    |mux_42_32_1_1_U185                  |mux_42_32_1_1                  |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U186                  |mux_42_32_1_1                  |        0|   0|    0|   20|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                               |                               |        0|   3|  128|  175|    0|
    +------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln413_fu_228_p2               |         +|   0|  0|  18|          11|           1|
    |and_ln421_1_fu_380_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln421_fu_374_p2               |       and|   0|  0|   2|           1|           1|
    |ap_condition_261                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln413_fu_222_p2              |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln421_1_fu_323_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln421_2_fu_329_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln421_3_fu_356_p2            |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln421_4_fu_362_p2            |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln421_fu_260_p2              |      icmp|   0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_00001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5  |        or|   0|  0|   2|           1|           1|
    |or_ln421_1_fu_352_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln421_2_fu_368_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln421_fu_386_p2                |        or|   0|  0|   2|           1|           1|
    |max_val_2_fu_391_p3               |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 147|         106|          63|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_return                        |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_8             |   9|          2|   11|         22|
    |ap_sig_allocacmp_max_val_load    |  14|          3|   32|         96|
    |ap_sig_allocacmp_max_val_load_1  |  14|          3|   32|         96|
    |i_fu_76                          |   9|          2|   11|         22|
    |max_val_fu_72                    |   9|          2|   32|         64|
    |real_start                       |   9|          2|    1|          2|
    |x_mask_stream_blk_n              |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 100|         22|  154|        372|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_return_preg                    |  32|   0|   32|          0|
    |i_fu_76                           |  11|   0|   11|          0|
    |icmp_ln413_reg_425                |   1|   0|    1|          0|
    |icmp_ln421_1_reg_505              |   1|   0|    1|          0|
    |icmp_ln421_2_reg_510              |   1|   0|    1|          0|
    |icmp_ln421_reg_475                |   1|   0|    1|          0|
    |mask_val_reg_486                  |  32|   0|   32|          0|
    |max_val_fu_72                     |  32|   0|   32|          0|
    |max_val_load_1_reg_498            |  32|   0|   32|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |trunc_ln415_reg_429               |   2|   0|    2|          0|
    |x_mask_val_reg_491                |  32|   0|   32|          0|
    |x_mask_val_reg_491_pp0_iter5_reg  |  32|   0|   32|          0|
    |x_val_reg_480                     |  32|   0|   32|          0|
    |icmp_ln413_reg_425                |  64|  32|    1|          0|
    |icmp_ln421_reg_475                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 388|  64|  262|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|ap_return                     |  out|   32|  ap_ctrl_hs|  float_mask_safe_softmax_Loop_loop_18_proc5|  return value|
|x_mask_stream_din             |  out|   32|     ap_fifo|                               x_mask_stream|       pointer|
|x_mask_stream_num_data_valid  |   in|   16|     ap_fifo|                               x_mask_stream|       pointer|
|x_mask_stream_fifo_cap        |   in|   16|     ap_fifo|                               x_mask_stream|       pointer|
|x_mask_stream_full_n          |   in|    1|     ap_fifo|                               x_mask_stream|       pointer|
|x_mask_stream_write           |  out|    1|     ap_fifo|                               x_mask_stream|       pointer|
|x_0_address0                  |  out|    8|   ap_memory|                                         x_0|         array|
|x_0_ce0                       |  out|    1|   ap_memory|                                         x_0|         array|
|x_0_q0                        |   in|   32|   ap_memory|                                         x_0|         array|
|x_1_address0                  |  out|    8|   ap_memory|                                         x_1|         array|
|x_1_ce0                       |  out|    1|   ap_memory|                                         x_1|         array|
|x_1_q0                        |   in|   32|   ap_memory|                                         x_1|         array|
|x_2_address0                  |  out|    8|   ap_memory|                                         x_2|         array|
|x_2_ce0                       |  out|    1|   ap_memory|                                         x_2|         array|
|x_2_q0                        |   in|   32|   ap_memory|                                         x_2|         array|
|x_3_address0                  |  out|    8|   ap_memory|                                         x_3|         array|
|x_3_ce0                       |  out|    1|   ap_memory|                                         x_3|         array|
|x_3_q0                        |   in|   32|   ap_memory|                                         x_3|         array|
|mask_0_address0               |  out|    8|   ap_memory|                                      mask_0|         array|
|mask_0_ce0                    |  out|    1|   ap_memory|                                      mask_0|         array|
|mask_0_q0                     |   in|   32|   ap_memory|                                      mask_0|         array|
|mask_1_address0               |  out|    8|   ap_memory|                                      mask_1|         array|
|mask_1_ce0                    |  out|    1|   ap_memory|                                      mask_1|         array|
|mask_1_q0                     |   in|   32|   ap_memory|                                      mask_1|         array|
|mask_2_address0               |  out|    8|   ap_memory|                                      mask_2|         array|
|mask_2_ce0                    |  out|    1|   ap_memory|                                      mask_2|         array|
|mask_2_q0                     |   in|   32|   ap_memory|                                      mask_2|         array|
|mask_3_address0               |  out|    8|   ap_memory|                                      mask_3|         array|
|mask_3_ce0                    |  out|    1|   ap_memory|                                      mask_3|         array|
|mask_3_q0                     |   in|   32|   ap_memory|                                      mask_3|         array|
+------------------------------+-----+-----+------------+--------------------------------------------+--------------+

