--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test_fixed_melexis.twx test_fixed_melexis.ncd
-o test_fixed_melexis.twr test_fixed_melexis.pcf -ucf test_fixed_melexis.ucf

Design file:              test_fixed_melexis.ncd
Physical constraint file: test_fixed_melexis.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_clock
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
i2c_mem_douta<0>|    2.734(R)|    3.952(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<1>|    4.175(R)|    3.551(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<2>|    3.304(R)|    3.858(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<3>|    4.115(R)|    3.929(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<4>|    4.117(R)|    3.215(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<5>|    3.983(R)|    2.913(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<6>|    4.472(R)|    3.304(R)|i_clock_IBUF      |   0.000|
i2c_mem_douta<7>|    3.892(R)|    2.930(R)|i_clock_IBUF      |   0.000|
i_addr<0>       |   -0.987(R)|    3.169(R)|i_clock_IBUF      |   0.000|
i_addr<1>       |   -1.050(R)|    3.343(R)|i_clock_IBUF      |   0.000|
i_addr<2>       |   -1.235(R)|    3.290(R)|i_clock_IBUF      |   0.000|
i_addr<3>       |   -1.073(R)|    3.229(R)|i_clock_IBUF      |   0.000|
i_addr<4>       |   -0.860(R)|    3.180(R)|i_clock_IBUF      |   0.000|
i_addr<5>       |   -0.382(R)|    2.742(R)|i_clock_IBUF      |   0.000|
i_addr<6>       |   -1.040(R)|    3.035(R)|i_clock_IBUF      |   0.000|
i_addr<7>       |   -0.719(R)|    2.845(R)|i_clock_IBUF      |   0.000|
i_addr<8>       |   -0.520(R)|    2.768(R)|i_clock_IBUF      |   0.000|
i_addr<9>       |   -0.337(R)|    2.301(R)|i_clock_IBUF      |   0.000|
i_reset         |    9.253(R)|    2.580(R)|i_clock_IBUF      |   0.000|
i_run           |   -1.772(R)|    3.348(R)|i_clock_IBUF      |   0.000|
----------------+------------+------------+------------------+--------+

Clock i_clock to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
i2c_mem_addra<0> |   20.568(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<1> |   19.753(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<2> |   20.123(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<3> |   19.257(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<4> |   20.685(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<5> |   20.758(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<6> |   21.281(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<7> |   17.639(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<8> |   18.056(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<9> |   17.638(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<10>|   18.028(R)|i_clock_IBUF      |   0.000|
i2c_mem_addra<11>|   17.581(R)|i_clock_IBUF      |   0.000|
i2c_mem_ena      |   21.600(R)|i_clock_IBUF      |   0.000|
o_do<0>          |   14.790(R)|i_clock_IBUF      |   0.000|
o_do<1>          |   15.262(R)|i_clock_IBUF      |   0.000|
o_do<2>          |   14.818(R)|i_clock_IBUF      |   0.000|
o_do<3>          |   14.751(R)|i_clock_IBUF      |   0.000|
o_do<4>          |   15.126(R)|i_clock_IBUF      |   0.000|
o_do<5>          |   15.260(R)|i_clock_IBUF      |   0.000|
o_do<6>          |   14.474(R)|i_clock_IBUF      |   0.000|
o_do<7>          |   14.885(R)|i_clock_IBUF      |   0.000|
o_do<8>          |   14.595(R)|i_clock_IBUF      |   0.000|
o_do<9>          |   14.655(R)|i_clock_IBUF      |   0.000|
o_do<10>         |   14.611(R)|i_clock_IBUF      |   0.000|
o_do<11>         |   14.436(R)|i_clock_IBUF      |   0.000|
o_do<12>         |   14.258(R)|i_clock_IBUF      |   0.000|
o_do<13>         |   14.162(R)|i_clock_IBUF      |   0.000|
o_do<14>         |   14.390(R)|i_clock_IBUF      |   0.000|
o_do<15>         |   14.310(R)|i_clock_IBUF      |   0.000|
o_do<16>         |   15.018(R)|i_clock_IBUF      |   0.000|
o_do<17>         |   14.474(R)|i_clock_IBUF      |   0.000|
o_do<18>         |   14.488(R)|i_clock_IBUF      |   0.000|
o_do<19>         |   14.688(R)|i_clock_IBUF      |   0.000|
o_do<20>         |   14.125(R)|i_clock_IBUF      |   0.000|
o_do<21>         |   14.179(R)|i_clock_IBUF      |   0.000|
o_do<22>         |   14.387(R)|i_clock_IBUF      |   0.000|
o_do<23>         |   14.597(R)|i_clock_IBUF      |   0.000|
o_do<24>         |   14.674(R)|i_clock_IBUF      |   0.000|
o_do<25>         |   14.240(R)|i_clock_IBUF      |   0.000|
o_do<26>         |   14.493(R)|i_clock_IBUF      |   0.000|
o_do<27>         |   14.560(R)|i_clock_IBUF      |   0.000|
o_do<28>         |   14.635(R)|i_clock_IBUF      |   0.000|
o_do<29>         |   14.563(R)|i_clock_IBUF      |   0.000|
o_do<30>         |   14.470(R)|i_clock_IBUF      |   0.000|
o_do<31>         |   15.081(R)|i_clock_IBUF      |   0.000|
o_rdy            |   10.818(R)|i_clock_IBUF      |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |   11.917|    0.655|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct  6 18:57:32 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 708 MB



