
ubuntu-preinstalled/mount:     file format elf32-littlearm


Disassembly of section .init:

00001db0 <.init>:
    1db0:	push	{r3, lr}
    1db4:	bl	38b0 <mnt_context_get_status@plt+0x1464>
    1db8:	pop	{r3, pc}

Disassembly of section .plt:

00001dbc <mnt_table_set_parser_errcb@plt-0x14>:
    1dbc:	push	{lr}		; (str lr, [sp, #-4]!)
    1dc0:	ldr	lr, [pc, #4]	; 1dcc <mnt_table_set_parser_errcb@plt-0x4>
    1dc4:	add	lr, pc, lr
    1dc8:	ldr	pc, [lr, #8]!
    1dcc:	andeq	r5, r1, r8, asr #31

00001dd0 <mnt_table_set_parser_errcb@plt>:
    1dd0:	add	ip, pc, #0, 12
    1dd4:	add	ip, ip, #86016	; 0x15000
    1dd8:	ldr	pc, [ip, #4040]!	; 0xfc8

00001ddc <mnt_context_get_fs@plt>:
    1ddc:	add	ip, pc, #0, 12
    1de0:	add	ip, ip, #86016	; 0x15000
    1de4:	ldr	pc, [ip, #4032]!	; 0xfc0

00001de8 <mnt_fs_get_source@plt>:
    1de8:	add	ip, pc, #0, 12
    1dec:	add	ip, ip, #86016	; 0x15000
    1df0:	ldr	pc, [ip, #4024]!	; 0xfb8

00001df4 <mnt_context_set_source@plt>:
    1df4:	add	ip, pc, #0, 12
    1df8:	add	ip, ip, #86016	; 0x15000
    1dfc:	ldr	pc, [ip, #4016]!	; 0xfb0

00001e00 <raise@plt>:
    1e00:	add	ip, pc, #0, 12
    1e04:	add	ip, ip, #86016	; 0x15000
    1e08:	ldr	pc, [ip, #4008]!	; 0xfa8

00001e0c <mnt_context_is_restricted@plt>:
    1e0c:	add	ip, pc, #0, 12
    1e10:	add	ip, ip, #86016	; 0x15000
    1e14:	ldr	pc, [ip, #4000]!	; 0xfa0

00001e18 <mnt_unref_table@plt>:
    1e18:	add	ip, pc, #0, 12
    1e1c:	add	ip, ip, #86016	; 0x15000
    1e20:	ldr	pc, [ip, #3992]!	; 0xf98

00001e24 <mnt_fs_get_fstype@plt>:
    1e24:	add	ip, pc, #0, 12
    1e28:	add	ip, ip, #86016	; 0x15000
    1e2c:	ldr	pc, [ip, #3984]!	; 0xf90

00001e30 <mnt_context_mount@plt>:
    1e30:	add	ip, pc, #0, 12
    1e34:	add	ip, ip, #86016	; 0x15000
    1e38:	ldr	pc, [ip, #3976]!	; 0xf88

00001e3c <strcmp@plt>:
    1e3c:	add	ip, pc, #0, 12
    1e40:	add	ip, ip, #86016	; 0x15000
    1e44:	ldr	pc, [ip, #3968]!	; 0xf80

00001e48 <__cxa_finalize@plt>:
    1e48:	add	ip, pc, #0, 12
    1e4c:	add	ip, ip, #86016	; 0x15000
    1e50:	ldr	pc, [ip, #3960]!	; 0xf78

00001e54 <mnt_context_helper_executed@plt>:
    1e54:	add	ip, pc, #0, 12
    1e58:	add	ip, ip, #86016	; 0x15000
    1e5c:	ldr	pc, [ip, #3952]!	; 0xf70

00001e60 <strtol@plt>:
    1e60:	add	ip, pc, #0, 12
    1e64:	add	ip, ip, #86016	; 0x15000
    1e68:	ldr	pc, [ip, #3944]!	; 0xf68

00001e6c <strcspn@plt>:
    1e6c:	add	ip, pc, #0, 12
    1e70:	add	ip, ip, #86016	; 0x15000
    1e74:	ldr	pc, [ip, #3936]!	; 0xf60

00001e78 <secure_getenv@plt>:
    1e78:			; <UNDEFINED> instruction: 0xe7fd4778
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #86016	; 0x15000
    1e84:	ldr	pc, [ip, #3924]!	; 0xf54

00001e88 <mnt_fs_set_target@plt>:
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #86016	; 0x15000
    1e90:	ldr	pc, [ip, #3916]!	; 0xf4c

00001e94 <read@plt>:
    1e94:	add	ip, pc, #0, 12
    1e98:	add	ip, ip, #86016	; 0x15000
    1e9c:	ldr	pc, [ip, #3908]!	; 0xf44

00001ea0 <mnt_context_enable_fake@plt>:
    1ea0:	add	ip, pc, #0, 12
    1ea4:	add	ip, ip, #86016	; 0x15000
    1ea8:	ldr	pc, [ip, #3900]!	; 0xf3c

00001eac <getuid@plt>:
    1eac:	add	ip, pc, #0, 12
    1eb0:	add	ip, ip, #86016	; 0x15000
    1eb4:	ldr	pc, [ip, #3892]!	; 0xf34

00001eb8 <mnt_context_set_fstype@plt>:
    1eb8:	add	ip, pc, #0, 12
    1ebc:	add	ip, ip, #86016	; 0x15000
    1ec0:	ldr	pc, [ip, #3884]!	; 0xf2c

00001ec4 <mnt_context_is_fork@plt>:
    1ec4:	add	ip, pc, #0, 12
    1ec8:	add	ip, ip, #86016	; 0x15000
    1ecc:	ldr	pc, [ip, #3876]!	; 0xf24

00001ed0 <free@plt>:
    1ed0:	add	ip, pc, #0, 12
    1ed4:	add	ip, ip, #86016	; 0x15000
    1ed8:	ldr	pc, [ip, #3868]!	; 0xf1c

00001edc <fgets@plt>:
    1edc:	add	ip, pc, #0, 12
    1ee0:	add	ip, ip, #86016	; 0x15000
    1ee4:	ldr	pc, [ip, #3860]!	; 0xf14

00001ee8 <mnt_table_next_fs@plt>:
    1ee8:	add	ip, pc, #0, 12
    1eec:	add	ip, ip, #86016	; 0x15000
    1ef0:	ldr	pc, [ip, #3852]!	; 0xf0c

00001ef4 <nanosleep@plt>:
    1ef4:	add	ip, pc, #0, 12
    1ef8:	add	ip, ip, #86016	; 0x15000
    1efc:	ldr	pc, [ip, #3844]!	; 0xf04

00001f00 <ferror@plt>:
    1f00:	add	ip, pc, #0, 12
    1f04:	add	ip, ip, #86016	; 0x15000
    1f08:	ldr	pc, [ip, #3836]!	; 0xefc

00001f0c <strndup@plt>:
    1f0c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f10:	add	ip, pc, #0, 12
    1f14:	add	ip, ip, #86016	; 0x15000
    1f18:	ldr	pc, [ip, #3824]!	; 0xef0

00001f1c <_exit@plt>:
    1f1c:	add	ip, pc, #0, 12
    1f20:	add	ip, ip, #86016	; 0x15000
    1f24:	ldr	pc, [ip, #3816]!	; 0xee8

00001f28 <memcpy@plt>:
    1f28:	add	ip, pc, #0, 12
    1f2c:	add	ip, ip, #86016	; 0x15000
    1f30:	ldr	pc, [ip, #3808]!	; 0xee0

00001f34 <mnt_new_iter@plt>:
    1f34:	add	ip, pc, #0, 12
    1f38:	add	ip, ip, #86016	; 0x15000
    1f3c:	ldr	pc, [ip, #3800]!	; 0xed8

00001f40 <__strtoull_internal@plt>:
    1f40:	add	ip, pc, #0, 12
    1f44:	add	ip, ip, #86016	; 0x15000
    1f48:	ldr	pc, [ip, #3792]!	; 0xed0

00001f4c <mnt_context_get_cache@plt>:
    1f4c:	add	ip, pc, #0, 12
    1f50:	add	ip, ip, #86016	; 0x15000
    1f54:	ldr	pc, [ip, #3784]!	; 0xec8

00001f58 <mnt_context_disable_swapmatch@plt>:
    1f58:	add	ip, pc, #0, 12
    1f5c:	add	ip, ip, #86016	; 0x15000
    1f60:	ldr	pc, [ip, #3776]!	; 0xec0

00001f64 <dcgettext@plt>:
    1f64:	add	ip, pc, #0, 12
    1f68:	add	ip, ip, #86016	; 0x15000
    1f6c:	ldr	pc, [ip, #3768]!	; 0xeb8

00001f70 <mnt_get_library_features@plt>:
    1f70:	add	ip, pc, #0, 12
    1f74:	add	ip, ip, #86016	; 0x15000
    1f78:	ldr	pc, [ip, #3760]!	; 0xeb0

00001f7c <strdup@plt>:
    1f7c:			; <UNDEFINED> instruction: 0xe7fd4778
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #86016	; 0x15000
    1f88:	ldr	pc, [ip, #3748]!	; 0xea4

00001f8c <__stack_chk_fail@plt>:
    1f8c:	add	ip, pc, #0, 12
    1f90:	add	ip, ip, #86016	; 0x15000
    1f94:	ldr	pc, [ip, #3740]!	; 0xe9c

00001f98 <mnt_cache_find_tag_value@plt>:
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #86016	; 0x15000
    1fa0:	ldr	pc, [ip, #3732]!	; 0xe94

00001fa4 <mnt_new_table@plt>:
    1fa4:	add	ip, pc, #0, 12
    1fa8:	add	ip, ip, #86016	; 0x15000
    1fac:	ldr	pc, [ip, #3724]!	; 0xe8c

00001fb0 <mnt_context_next_mount@plt>:
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #86016	; 0x15000
    1fb8:	ldr	pc, [ip, #3716]!	; 0xe84

00001fbc <textdomain@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #86016	; 0x15000
    1fc4:	ldr	pc, [ip, #3708]!	; 0xe7c

00001fc8 <mnt_context_enable_rwonly_mount@plt>:
    1fc8:	add	ip, pc, #0, 12
    1fcc:	add	ip, ip, #86016	; 0x15000
    1fd0:	ldr	pc, [ip, #3700]!	; 0xe74

00001fd4 <err@plt>:
    1fd4:	add	ip, pc, #0, 12
    1fd8:	add	ip, ip, #86016	; 0x15000
    1fdc:	ldr	pc, [ip, #3692]!	; 0xe6c

00001fe0 <mnt_context_wait_for_children@plt>:
    1fe0:	add	ip, pc, #0, 12
    1fe4:	add	ip, ip, #86016	; 0x15000
    1fe8:	ldr	pc, [ip, #3684]!	; 0xe64

00001fec <geteuid@plt>:
    1fec:	add	ip, pc, #0, 12
    1ff0:	add	ip, ip, #86016	; 0x15000
    1ff4:	ldr	pc, [ip, #3676]!	; 0xe5c

00001ff8 <mnt_context_disable_helpers@plt>:
    1ff8:	add	ip, pc, #0, 12
    1ffc:	add	ip, ip, #86016	; 0x15000
    2000:	ldr	pc, [ip, #3668]!	; 0xe54

00002004 <getegid@plt>:
    2004:	add	ip, pc, #0, 12
    2008:	add	ip, ip, #86016	; 0x15000
    200c:	ldr	pc, [ip, #3660]!	; 0xe4c

00002010 <fwrite@plt>:
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #86016	; 0x15000
    2018:	ldr	pc, [ip, #3652]!	; 0xe44

0000201c <mnt_context_get_options@plt>:
    201c:	add	ip, pc, #0, 12
    2020:	add	ip, ip, #86016	; 0x15000
    2024:	ldr	pc, [ip, #3644]!	; 0xe3c

00002028 <mnt_context_set_tables_errcb@plt>:
    2028:	add	ip, pc, #0, 12
    202c:	add	ip, ip, #86016	; 0x15000
    2030:	ldr	pc, [ip, #3636]!	; 0xe34

00002034 <waitpid@plt>:
    2034:	add	ip, pc, #0, 12
    2038:	add	ip, ip, #86016	; 0x15000
    203c:	ldr	pc, [ip, #3628]!	; 0xe2c

00002040 <mnt_new_context@plt>:
    2040:	add	ip, pc, #0, 12
    2044:	add	ip, ip, #86016	; 0x15000
    2048:	ldr	pc, [ip, #3620]!	; 0xe24

0000204c <mnt_context_next_remount@plt>:
    204c:	add	ip, pc, #0, 12
    2050:	add	ip, ip, #86016	; 0x15000
    2054:	ldr	pc, [ip, #3612]!	; 0xe1c

00002058 <__fpending@plt>:
    2058:	add	ip, pc, #0, 12
    205c:	add	ip, ip, #86016	; 0x15000
    2060:	ldr	pc, [ip, #3604]!	; 0xe14

00002064 <mnt_fs_get_target@plt>:
    2064:	add	ip, pc, #0, 12
    2068:	add	ip, ip, #86016	; 0x15000
    206c:	ldr	pc, [ip, #3596]!	; 0xe0c

00002070 <mnt_match_fstype@plt>:
    2070:	add	ip, pc, #0, 12
    2074:	add	ip, ip, #86016	; 0x15000
    2078:	ldr	pc, [ip, #3588]!	; 0xe04

0000207c <setgid@plt>:
    207c:	add	ip, pc, #0, 12
    2080:	add	ip, ip, #86016	; 0x15000
    2084:	ldr	pc, [ip, #3580]!	; 0xdfc

00002088 <malloc@plt>:
    2088:	add	ip, pc, #0, 12
    208c:	add	ip, ip, #86016	; 0x15000
    2090:	ldr	pc, [ip, #3572]!	; 0xdf4

00002094 <__libc_start_main@plt>:
    2094:	add	ip, pc, #0, 12
    2098:	add	ip, ip, #86016	; 0x15000
    209c:	ldr	pc, [ip, #3564]!	; 0xdec

000020a0 <__gmon_start__@plt>:
    20a0:	add	ip, pc, #0, 12
    20a4:	add	ip, ip, #86016	; 0x15000
    20a8:	ldr	pc, [ip, #3556]!	; 0xde4

000020ac <mnt_context_set_fstab@plt>:
    20ac:	add	ip, pc, #0, 12
    20b0:	add	ip, ip, #86016	; 0x15000
    20b4:	ldr	pc, [ip, #3548]!	; 0xddc

000020b8 <getopt_long@plt>:
    20b8:	add	ip, pc, #0, 12
    20bc:	add	ip, ip, #86016	; 0x15000
    20c0:	ldr	pc, [ip, #3540]!	; 0xdd4

000020c4 <__ctype_b_loc@plt>:
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #86016	; 0x15000
    20cc:	ldr	pc, [ip, #3532]!	; 0xdcc

000020d0 <getcwd@plt>:
    20d0:	add	ip, pc, #0, 12
    20d4:	add	ip, ip, #86016	; 0x15000
    20d8:	ldr	pc, [ip, #3524]!	; 0xdc4

000020dc <mnt_fs_get_srcpath@plt>:
    20dc:	add	ip, pc, #0, 12
    20e0:	add	ip, ip, #86016	; 0x15000
    20e4:	ldr	pc, [ip, #3516]!	; 0xdbc

000020e8 <exit@plt>:
    20e8:	add	ip, pc, #0, 12
    20ec:	add	ip, ip, #86016	; 0x15000
    20f0:	ldr	pc, [ip, #3508]!	; 0xdb4

000020f4 <mnt_context_is_nocanonicalize@plt>:
    20f4:	add	ip, pc, #0, 12
    20f8:	add	ip, ip, #86016	; 0x15000
    20fc:	ldr	pc, [ip, #3500]!	; 0xdac

00002100 <strtoul@plt>:
    2100:	add	ip, pc, #0, 12
    2104:	add	ip, ip, #86016	; 0x15000
    2108:	ldr	pc, [ip, #3492]!	; 0xda4

0000210c <strlen@plt>:
    210c:	add	ip, pc, #0, 12
    2110:	add	ip, ip, #86016	; 0x15000
    2114:	ldr	pc, [ip, #3484]!	; 0xd9c

00002118 <strchr@plt>:
    2118:	add	ip, pc, #0, 12
    211c:	add	ip, ip, #86016	; 0x15000
    2120:	ldr	pc, [ip, #3476]!	; 0xd94

00002124 <mnt_context_enable_fork@plt>:
    2124:	add	ip, pc, #0, 12
    2128:	add	ip, ip, #86016	; 0x15000
    212c:	ldr	pc, [ip, #3468]!	; 0xd8c

00002130 <warnx@plt>:
    2130:	add	ip, pc, #0, 12
    2134:	add	ip, ip, #86016	; 0x15000
    2138:	ldr	pc, [ip, #3460]!	; 0xd84

0000213c <mnt_init_debug@plt>:
    213c:	add	ip, pc, #0, 12
    2140:	add	ip, ip, #86016	; 0x15000
    2144:	ldr	pc, [ip, #3452]!	; 0xd7c

00002148 <mnt_context_set_target@plt>:
    2148:	add	ip, pc, #0, 12
    214c:	add	ip, ip, #86016	; 0x15000
    2150:	ldr	pc, [ip, #3444]!	; 0xd74

00002154 <mnt_new_cache@plt>:
    2154:	add	ip, pc, #0, 12
    2158:	add	ip, ip, #86016	; 0x15000
    215c:	ldr	pc, [ip, #3436]!	; 0xd6c

00002160 <__errno_location@plt>:
    2160:	add	ip, pc, #0, 12
    2164:	add	ip, ip, #86016	; 0x15000
    2168:	ldr	pc, [ip, #3428]!	; 0xd64

0000216c <mnt_context_get_target@plt>:
    216c:	add	ip, pc, #0, 12
    2170:	add	ip, ip, #86016	; 0x15000
    2174:	ldr	pc, [ip, #3420]!	; 0xd5c

00002178 <mnt_fs_is_pseudofs@plt>:
    2178:	add	ip, pc, #0, 12
    217c:	add	ip, ip, #86016	; 0x15000
    2180:	ldr	pc, [ip, #3412]!	; 0xd54

00002184 <mnt_context_get_excode@plt>:
    2184:	add	ip, pc, #0, 12
    2188:	add	ip, ip, #86016	; 0x15000
    218c:	ldr	pc, [ip, #3404]!	; 0xd4c

00002190 <__cxa_atexit@plt>:
    2190:			; <UNDEFINED> instruction: 0xe7fd4778
    2194:	add	ip, pc, #0, 12
    2198:	add	ip, ip, #86016	; 0x15000
    219c:	ldr	pc, [ip, #3392]!	; 0xd40

000021a0 <__vasprintf_chk@plt>:
    21a0:	add	ip, pc, #0, 12
    21a4:	add	ip, ip, #86016	; 0x15000
    21a8:	ldr	pc, [ip, #3384]!	; 0xd38

000021ac <getgid@plt>:
    21ac:	add	ip, pc, #0, 12
    21b0:	add	ip, ip, #86016	; 0x15000
    21b4:	ldr	pc, [ip, #3376]!	; 0xd30

000021b8 <memset@plt>:
    21b8:	add	ip, pc, #0, 12
    21bc:	add	ip, ip, #86016	; 0x15000
    21c0:	ldr	pc, [ip, #3368]!	; 0xd28

000021c4 <mnt_free_iter@plt>:
    21c4:	add	ip, pc, #0, 12
    21c8:	add	ip, ip, #86016	; 0x15000
    21cc:	ldr	pc, [ip, #3360]!	; 0xd20

000021d0 <mnt_context_is_verbose@plt>:
    21d0:	add	ip, pc, #0, 12
    21d4:	add	ip, ip, #86016	; 0x15000
    21d8:	ldr	pc, [ip, #3352]!	; 0xd18

000021dc <mnt_context_set_target_ns@plt>:
    21dc:	add	ip, pc, #0, 12
    21e0:	add	ip, ip, #86016	; 0x15000
    21e4:	ldr	pc, [ip, #3344]!	; 0xd10

000021e8 <mnt_unref_cache@plt>:
    21e8:	add	ip, pc, #0, 12
    21ec:	add	ip, ip, #86016	; 0x15000
    21f0:	ldr	pc, [ip, #3336]!	; 0xd08

000021f4 <mnt_fs_is_netfs@plt>:
    21f4:	add	ip, pc, #0, 12
    21f8:	add	ip, ip, #86016	; 0x15000
    21fc:	ldr	pc, [ip, #3328]!	; 0xd00

00002200 <fgetc@plt>:
    2200:	add	ip, pc, #0, 12
    2204:	add	ip, ip, #86016	; 0x15000
    2208:	ldr	pc, [ip, #3320]!	; 0xcf8

0000220c <__printf_chk@plt>:
    220c:	add	ip, pc, #0, 12
    2210:	add	ip, ip, #86016	; 0x15000
    2214:	ldr	pc, [ip, #3312]!	; 0xcf0

00002218 <prctl@plt>:
    2218:	add	ip, pc, #0, 12
    221c:	add	ip, ip, #86016	; 0x15000
    2220:	ldr	pc, [ip, #3304]!	; 0xce8

00002224 <strtod@plt>:
    2224:	add	ip, pc, #0, 12
    2228:	add	ip, ip, #86016	; 0x15000
    222c:	ldr	pc, [ip, #3296]!	; 0xce0

00002230 <write@plt>:
    2230:	add	ip, pc, #0, 12
    2234:	add	ip, ip, #86016	; 0x15000
    2238:	ldr	pc, [ip, #3288]!	; 0xcd8

0000223c <mnt_context_enable_sloppy@plt>:
    223c:	add	ip, pc, #0, 12
    2240:	add	ip, ip, #86016	; 0x15000
    2244:	ldr	pc, [ip, #3280]!	; 0xcd0

00002248 <mnt_table_set_cache@plt>:
    2248:	add	ip, pc, #0, 12
    224c:	add	ip, ip, #86016	; 0x15000
    2250:	ldr	pc, [ip, #3272]!	; 0xcc8

00002254 <__fprintf_chk@plt>:
    2254:	add	ip, pc, #0, 12
    2258:	add	ip, ip, #86016	; 0x15000
    225c:	ldr	pc, [ip, #3264]!	; 0xcc0

00002260 <access@plt>:
    2260:	add	ip, pc, #0, 12
    2264:	add	ip, ip, #86016	; 0x15000
    2268:	ldr	pc, [ip, #3256]!	; 0xcb8

0000226c <mnt_context_set_mflags@plt>:
    226c:	add	ip, pc, #0, 12
    2270:	add	ip, ip, #86016	; 0x15000
    2274:	ldr	pc, [ip, #3248]!	; 0xcb0

00002278 <fclose@plt>:
    2278:	add	ip, pc, #0, 12
    227c:	add	ip, ip, #86016	; 0x15000
    2280:	ldr	pc, [ip, #3240]!	; 0xca8

00002284 <pipe@plt>:
    2284:	add	ip, pc, #0, 12
    2288:	add	ip, ip, #86016	; 0x15000
    228c:	ldr	pc, [ip, #3232]!	; 0xca0

00002290 <mnt_context_get_mtab@plt>:
    2290:	add	ip, pc, #0, 12
    2294:	add	ip, ip, #86016	; 0x15000
    2298:	ldr	pc, [ip, #3224]!	; 0xc98

0000229c <mnt_context_get_source@plt>:
    229c:	add	ip, pc, #0, 12
    22a0:	add	ip, ip, #86016	; 0x15000
    22a4:	ldr	pc, [ip, #3216]!	; 0xc90

000022a8 <mnt_get_library_version@plt>:
    22a8:	add	ip, pc, #0, 12
    22ac:	add	ip, ip, #86016	; 0x15000
    22b0:	ldr	pc, [ip, #3208]!	; 0xc88

000022b4 <mnt_context_is_parent@plt>:
    22b4:	add	ip, pc, #0, 12
    22b8:	add	ip, ip, #86016	; 0x15000
    22bc:	ldr	pc, [ip, #3200]!	; 0xc80

000022c0 <setlocale@plt>:
    22c0:	add	ip, pc, #0, 12
    22c4:	add	ip, ip, #86016	; 0x15000
    22c8:	ldr	pc, [ip, #3192]!	; 0xc78

000022cc <fork@plt>:
    22cc:	add	ip, pc, #0, 12
    22d0:	add	ip, ip, #86016	; 0x15000
    22d4:	ldr	pc, [ip, #3184]!	; 0xc70

000022d8 <errx@plt>:
    22d8:	add	ip, pc, #0, 12
    22dc:	add	ip, ip, #86016	; 0x15000
    22e0:	ldr	pc, [ip, #3176]!	; 0xc68

000022e4 <strrchr@plt>:
    22e4:	add	ip, pc, #0, 12
    22e8:	add	ip, ip, #86016	; 0x15000
    22ec:	ldr	pc, [ip, #3168]!	; 0xc60

000022f0 <warn@plt>:
    22f0:	add	ip, pc, #0, 12
    22f4:	add	ip, ip, #86016	; 0x15000
    22f8:	ldr	pc, [ip, #3160]!	; 0xc58

000022fc <fputc@plt>:
    22fc:	add	ip, pc, #0, 12
    2300:	add	ip, ip, #86016	; 0x15000
    2304:	ldr	pc, [ip, #3152]!	; 0xc50

00002308 <mnt_pretty_path@plt>:
    2308:	add	ip, pc, #0, 12
    230c:	add	ip, ip, #86016	; 0x15000
    2310:	ldr	pc, [ip, #3144]!	; 0xc48

00002314 <setuid@plt>:
    2314:	add	ip, pc, #0, 12
    2318:	add	ip, ip, #86016	; 0x15000
    231c:	ldr	pc, [ip, #3136]!	; 0xc40

00002320 <localeconv@plt>:
    2320:	add	ip, pc, #0, 12
    2324:	add	ip, ip, #86016	; 0x15000
    2328:	ldr	pc, [ip, #3128]!	; 0xc38

0000232c <mnt_context_set_options_pattern@plt>:
    232c:	add	ip, pc, #0, 12
    2330:	add	ip, ip, #86016	; 0x15000
    2334:	ldr	pc, [ip, #3120]!	; 0xc30

00002338 <mnt_free_context@plt>:
    2338:	add	ip, pc, #0, 12
    233c:	add	ip, ip, #86016	; 0x15000
    2340:	ldr	pc, [ip, #3112]!	; 0xc28

00002344 <mnt_context_disable_canonicalize@plt>:
    2344:	add	ip, pc, #0, 12
    2348:	add	ip, ip, #86016	; 0x15000
    234c:	ldr	pc, [ip, #3104]!	; 0xc20

00002350 <mnt_context_set_fstype_pattern@plt>:
    2350:	add	ip, pc, #0, 12
    2354:	add	ip, ip, #86016	; 0x15000
    2358:	ldr	pc, [ip, #3096]!	; 0xc18

0000235c <__strtoll_internal@plt>:
    235c:	add	ip, pc, #0, 12
    2360:	add	ip, ip, #86016	; 0x15000
    2364:	ldr	pc, [ip, #3088]!	; 0xc10

00002368 <fopen64@plt>:
    2368:	add	ip, pc, #0, 12
    236c:	add	ip, ip, #86016	; 0x15000
    2370:	ldr	pc, [ip, #3080]!	; 0xc08

00002374 <mnt_context_append_options@plt>:
    2374:	add	ip, pc, #0, 12
    2378:	add	ip, ip, #86016	; 0x15000
    237c:	ldr	pc, [ip, #3072]!	; 0xc00

00002380 <mnt_context_get_mflags@plt>:
    2380:	add	ip, pc, #0, 12
    2384:	add	ip, ip, #86016	; 0x15000
    2388:	ldr	pc, [ip, #3064]!	; 0xbf8

0000238c <bindtextdomain@plt>:
    238c:	add	ip, pc, #0, 12
    2390:	add	ip, ip, #86016	; 0x15000
    2394:	ldr	pc, [ip, #3056]!	; 0xbf0

00002398 <mnt_context_enable_verbose@plt>:
    2398:	add	ip, pc, #0, 12
    239c:	add	ip, ip, #86016	; 0x15000
    23a0:	ldr	pc, [ip, #3048]!	; 0xbe8

000023a4 <mnt_context_set_optsmode@plt>:
    23a4:	add	ip, pc, #0, 12
    23a8:	add	ip, ip, #86016	; 0x15000
    23ac:	ldr	pc, [ip, #3040]!	; 0xbe0

000023b0 <mnt_fs_get_options@plt>:
    23b0:	add	ip, pc, #0, 12
    23b4:	add	ip, ip, #86016	; 0x15000
    23b8:	ldr	pc, [ip, #3032]!	; 0xbd8

000023bc <mnt_table_parse_fstab@plt>:
    23bc:	add	ip, pc, #0, 12
    23c0:	add	ip, ip, #86016	; 0x15000
    23c4:	ldr	pc, [ip, #3024]!	; 0xbd0

000023c8 <mnt_context_disable_mtab@plt>:
    23c8:	add	ip, pc, #0, 12
    23cc:	add	ip, ip, #86016	; 0x15000
    23d0:	ldr	pc, [ip, #3016]!	; 0xbc8

000023d4 <__xstat64@plt>:
    23d4:	add	ip, pc, #0, 12
    23d8:	add	ip, ip, #86016	; 0x15000
    23dc:	ldr	pc, [ip, #3008]!	; 0xbc0

000023e0 <fputs@plt>:
    23e0:	add	ip, pc, #0, 12
    23e4:	add	ip, ip, #86016	; 0x15000
    23e8:	ldr	pc, [ip, #3000]!	; 0xbb8

000023ec <strncmp@plt>:
    23ec:	add	ip, pc, #0, 12
    23f0:	add	ip, ip, #86016	; 0x15000
    23f4:	ldr	pc, [ip, #2992]!	; 0xbb0

000023f8 <abort@plt>:
    23f8:	add	ip, pc, #0, 12
    23fc:	add	ip, ip, #86016	; 0x15000
    2400:	ldr	pc, [ip, #2984]!	; 0xba8

00002404 <realpath@plt>:
    2404:	add	ip, pc, #0, 12
    2408:	add	ip, ip, #86016	; 0x15000
    240c:	ldr	pc, [ip, #2976]!	; 0xba0

00002410 <close@plt>:
    2410:	add	ip, pc, #0, 12
    2414:	add	ip, ip, #86016	; 0x15000
    2418:	ldr	pc, [ip, #2968]!	; 0xb98

0000241c <mnt_tag_is_valid@plt>:
    241c:	add	ip, pc, #0, 12
    2420:	add	ip, ip, #86016	; 0x15000
    2424:	ldr	pc, [ip, #2960]!	; 0xb90

00002428 <mnt_fs_set_source@plt>:
    2428:	add	ip, pc, #0, 12
    242c:	add	ip, ip, #86016	; 0x15000
    2430:	ldr	pc, [ip, #2952]!	; 0xb88

00002434 <__snprintf_chk@plt>:
    2434:	add	ip, pc, #0, 12
    2438:	add	ip, ip, #86016	; 0x15000
    243c:	ldr	pc, [ip, #2944]!	; 0xb80

00002440 <strspn@plt>:
    2440:	add	ip, pc, #0, 12
    2444:	add	ip, ip, #86016	; 0x15000
    2448:	ldr	pc, [ip, #2936]!	; 0xb78

0000244c <mnt_context_get_status@plt>:
    244c:	add	ip, pc, #0, 12
    2450:	add	ip, ip, #86016	; 0x15000
    2454:	ldr	pc, [ip, #2928]!	; 0xb70

Disassembly of section .text:

00002458 <.text>:
    2458:	svcmi	0x00f0e92d
    245c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    2460:	strmi	r8, [r8], r4, lsl #22
    2464:	ldceq	8, cr15, [r4], {223}	; 0xdf
    2468:			; <UNDEFINED> instruction: 0xf8df2500
    246c:	ldrbtmi	r1, [r8], #-3092	; 0xfffff3ec
    2470:	ldcmi	8, cr15, [r0], {223}	; 0xdf
    2474:	cfstr32pl	mvfx15, [r3, #692]	; 0x2b4
    2478:	stclt	8, cr15, [ip], {223}	; 0xdf
    247c:	ldrbtmi	fp, [ip], #-135	; 0xffffff79
    2480:	vmovge.32	sl, d6[0]
    2484:			; <UNDEFINED> instruction: 0xf1a39304
    2488:			; <UNDEFINED> instruction: 0x96080910
    248c:	addpl	pc, r3, #54525952	; 0x3400000
    2490:	andscc	r5, r4, #4259840	; 0x410000
    2494:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    2498:			; <UNDEFINED> instruction: 0xf04f6011
    249c:	stmib	r9, {r8}^
    24a0:	ldrls	r5, [sl, #-1281]	; 0xfffffaff
    24a4:	stcpl	8, cr15, [r8], {70}	; 0x46
    24a8:			; <UNDEFINED> instruction: 0xff4ef001
    24ac:	blne	ff740830 <mnt_context_get_status@plt+0xff73e3e4>
    24b0:	ldrbtmi	r2, [r9], #-6
    24b4:	svc	0x0004f7ff
    24b8:	blne	ff54083c <mnt_context_get_status@plt+0xff53e3f0>
    24bc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    24c0:	svc	0x0064f7ff
    24c4:			; <UNDEFINED> instruction: 0xf7ff4620
    24c8:			; <UNDEFINED> instruction: 0xf8dfed7a
    24cc:	ldrbtmi	r0, [r8], #-3016	; 0xfffff438
    24d0:	blx	ff5be4e6 <mnt_context_get_status@plt+0xff5bc09a>
    24d4:			; <UNDEFINED> instruction: 0xf0022001
    24d8:			; <UNDEFINED> instruction: 0x4628f89b
    24dc:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    24e0:	stc	7, cr15, [lr, #1020]!	; 0x3fc
    24e4:			; <UNDEFINED> instruction: 0xf0012800
    24e8:			; <UNDEFINED> instruction: 0xf8df8118
    24ec:	strmi	r1, [r4], -ip, lsr #23
    24f0:	blvs	fea40874 <mnt_context_get_status@plt+0xfea3e428>
    24f4:			; <UNDEFINED> instruction: 0xf7ff4479
    24f8:	ldrbtmi	lr, [lr], #-3480	; 0xfffff268
    24fc:	blcc	fe840880 <mnt_context_get_status@plt+0xfe83e434>
    2500:	stmib	sp, {r3, r4, r9, sl, ip, sp}^
    2504:	ldrbtmi	r5, [fp], #-1291	; 0xfffffaf5
    2508:	movwls	r9, #62723	; 0xf503
    250c:	tstvc	lr, #12582912	; 0xc00000	; <UNPREDICTABLE>
    2510:	stmib	sp, {r1, r2, r3, r8, sl, ip, pc}^
    2514:	strls	r5, [r7, #-1285]	; 0xfffffafb
    2518:	strpl	lr, [r9, #-2509]	; 0xfffff633
    251c:	strls	r9, [sp, #-784]	; 0xfffffcf0
    2520:	andls	r2, r0, #0, 4
    2524:	blcs	1f408a8 <mnt_context_get_status@plt+0x1f3e45c>
    2528:			; <UNDEFINED> instruction: 0x46414633
    252c:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    2530:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    2534:	strmi	r1, [r5], -r3, asr #24
    2538:	adchi	pc, r5, #0
    253c:			; <UNDEFINED> instruction: 0xf7ff4620
    2540:	cmplt	r0, r6, ror #24
    2544:	bleq	18408c8 <mnt_context_get_status@plt+0x183e47c>
    2548:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    254c:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    2550:			; <UNDEFINED> instruction: 0xf0002800
    2554:	stclcs	0, cr8, [r1, #-832]	; 0xfffffcc0
    2558:			; <UNDEFINED> instruction: 0xf8dfdd21
    255c:			; <UNDEFINED> instruction: 0x4649cb50
    2560:	ldrbtmi	r2, [ip], #834	; 0x342
    2564:	svclt	0x00d842ab
    2568:	stcle	6, cr4, [ip], {96}	; 0x60
    256c:	mlsle	r9, sp, r2, r4
    2570:	svccc	0x0004f850
    2574:	svclt	0x00b4429d
    2578:	andcs	r2, r1, #0, 4
    257c:	svclt	0x00082b00
    2580:	bcs	ad88 <mnt_context_get_status@plt+0x893c>
    2584:			; <UNDEFINED> instruction: 0xf85cd1f2
    2588:	tstcc	r4, r0, asr #30
    258c:	svclt	0x00b4429d
    2590:	andcs	r2, r1, #0, 4
    2594:	svclt	0x00082b00
    2598:	bcs	ada0 <mnt_context_get_status@plt+0x8954>
    259c:			; <UNDEFINED> instruction: 0xf1a5d1e2
    25a0:			; <UNDEFINED> instruction: 0xf1ba0a42
    25a4:	vmax.f32	q0, q0, q5
    25a8:	ldm	pc, {r1, r6, r8, r9, pc}^	; <UNPREDICTABLE>
    25ac:	adcseq	pc, r6, sl, lsl r0	; <UNPREDICTABLE>
    25b0:	movteq	r0, #832	; 0x340
    25b4:	adcseq	r0, pc, r0, asr #6
    25b8:	movteq	r0, #832	; 0x340
    25bc:	movteq	r0, #832	; 0x340
    25c0:	sbceq	r0, r4, r0, asr #6
    25c4:	sbcseq	r0, pc, r6, asr r2	; <UNPREDICTABLE>
    25c8:	movteq	r0, #285	; 0x11d
    25cc:	subeq	r0, sp, #64, 6
    25d0:	eoreq	r0, r7, #64, 6
    25d4:	strbteq	r0, [ip], #-580	; 0xfffffdbc
    25d8:	movteq	r0, #832	; 0x340
    25dc:	movteq	r0, #832	; 0x340
    25e0:	movteq	r0, #832	; 0x340
    25e4:	movteq	r0, #832	; 0x340
    25e8:	movteq	r0, #832	; 0x340
    25ec:	movteq	r0, #503	; 0x1f7
    25f0:	movteq	r0, #506	; 0x1fa
    25f4:	mvnseq	r0, r0, asr #6
    25f8:	cmpeq	r9, #64, 6
    25fc:	movteq	r0, #516	; 0x204
    2600:	subseq	r0, sl, #64, 6
    2604:	andeq	r0, r9, #64, 6
    2608:	movteq	r0, #526	; 0x20e
    260c:	andseq	r0, r7, #64, 6
    2610:	teqeq	r3, r2, lsr #4
    2614:	teqeq	sl, r0, asr #6
    2618:	movteq	r0, #319	; 0x13f
    261c:	movteq	r0, #832	; 0x340
    2620:	movteq	r0, #832	; 0x340
    2624:	movteq	r0, #832	; 0x340
    2628:	cmpeq	sl, r0, asr #6
    262c:	cmpeq	ip, r3, asr r1
    2630:	cmneq	lr, r5, ror #2
    2634:	orreq	r0, r0, r7, ror r1
    2638:	orrseq	r0, r2, r9, lsl #3
    263c:			; <UNDEFINED> instruction: 0x01ac019f
    2640:	ldrsbeq	r0, [r4, #28]!
    2644:	stmdblt	fp, {r0, r1, r3, fp, sp, lr}
    2648:	ldr	r6, [ip, sp]
    264c:	umullsle	r4, sl, sp, r2
    2650:	bcc	17409d4 <mnt_context_get_status@plt+0x173e588>
    2654:			; <UNDEFINED> instruction: 0xf8df2205
    2658:	andcs	r1, r0, ip, asr sl
    265c:	streq	pc, [r4], #-428	; 0xfffffe54
    2660:	ldreq	pc, [r8, -ip, lsl #2]!
    2664:	andhi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2668:			; <UNDEFINED> instruction: 0xf8df4479
    266c:			; <UNDEFINED> instruction: 0xf8df6a4c
    2670:			; <UNDEFINED> instruction: 0xf8d89a4c
    2674:			; <UNDEFINED> instruction: 0xf7ff5000
    2678:			; <UNDEFINED> instruction: 0xf8dfec76
    267c:	tstcs	r1, r4, asr #20
    2680:	ldrbtmi	r4, [r9], #1150	; 0x47e
    2684:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2688:			; <UNDEFINED> instruction: 0x4602681b
    268c:			; <UNDEFINED> instruction: 0xf8df4628
    2690:			; <UNDEFINED> instruction: 0xf7ff5a34
    2694:			; <UNDEFINED> instruction: 0xf8d8ede0
    2698:	ldrbtmi	r0, [sp], #-0
    269c:	svcgt	0x0004f854
    26a0:	svceq	0x0000f1bc
    26a4:			; <UNDEFINED> instruction: 0xf106d012
    26a8:	cmncs	r1, r8, lsl r2
    26ac:	and	r4, r3, fp, lsr #12
    26b0:	svccc	0x0010f852
    26b4:	ldmvs	r1, {r0, r1, r3, r7, r8, ip, sp, pc}^
    26b8:	mvnsle	r4, ip, lsl #11
    26bc:	tstcs	r1, sl, asr #12
    26c0:	stcl	7, cr15, [r8, #1020]	; 0x3fc
    26c4:	ldrdeq	pc, [r0], -r8
    26c8:	mvnle	r4, r7, lsr #5
    26cc:	andcs	r4, sl, r1, lsl #12
    26d0:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
    26d4:			; <UNDEFINED> instruction: 0xf7ff2001
    26d8:			; <UNDEFINED> instruction: 0xf1aced08
    26dc:	blcs	1743368 <mnt_context_get_status@plt+0x1740f1c>
    26e0:			; <UNDEFINED> instruction: 0xf8dfd8f2
    26e4:	strbtmi	r2, [r3], -r4, ror #19
    26e8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    26ec:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
    26f0:	ldrdeq	pc, [r0], -r8
    26f4:			; <UNDEFINED> instruction: 0xf1a5e7e8
    26f8:	blcs	43520 <mnt_context_get_status@plt+0x410d4>
    26fc:	svcge	0x002bf67f
    2700:	stmibeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2704:	ldrbtmi	r4, [r8], #-1706	; 0xfffff956
    2708:	ldrmi	r6, [sl, #2291]	; 0x8f3
    270c:			; <UNDEFINED> instruction: 0xf856d003
    2710:	stmdacs	r0, {r4, r8, r9, sl, fp}
    2714:			; <UNDEFINED> instruction: 0xf001d1f8
    2718:			; <UNDEFINED> instruction: 0xf8dff999
    271c:			; <UNDEFINED> instruction: 0x462019b4
    2720:			; <UNDEFINED> instruction: 0xf0014479
    2724:	movwcs	pc, #6735	; 0x1a4f	; <UNPREDICTABLE>
    2728:	ldrbt	r9, [r9], r6, lsl #6
    272c:	strtmi	r2, [r0], -r1, lsl #2
    2730:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    2734:	stcls	6, cr14, [r8, #-976]	; 0xfffffc30
    2738:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    273c:	ldmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2740:	andeq	pc, r8, r5, lsr #3
    2744:			; <UNDEFINED> instruction: 0xf85b4479
    2748:	ldmdavs	sl, {r0, r1, ip, sp}
    274c:			; <UNDEFINED> instruction: 0xf948f001
    2750:	strtmi	r2, [r0], -r1, lsl #2
    2754:	stc	7, cr15, [r0], {255}	; 0xff
    2758:	stcne	8, cr15, [r8], {85}	; 0x55
    275c:			; <UNDEFINED> instruction: 0xf7ff4620
    2760:			; <UNDEFINED> instruction: 0xf855eb4a
    2764:			; <UNDEFINED> instruction: 0xf7ff0c08
    2768:			; <UNDEFINED> instruction: 0xe6d9ebb4
    276c:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2770:			; <UNDEFINED> instruction: 0xf85b9a04
    2774:			; <UNDEFINED> instruction: 0xf1a25003
    2778:	ldrls	r0, [r2, #-2580]	; 0xfffff5ec
    277c:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    2780:			; <UNDEFINED> instruction: 0xf04f682d
    2784:	ldrbmi	r0, [r1], -r0, lsl #24
    2788:			; <UNDEFINED> instruction: 0xf8c0220a
    278c:	andsls	ip, r3, r0
    2790:			; <UNDEFINED> instruction: 0xf7ff4628
    2794:	mcrne	12, 0, lr, cr3, cr6, {5}
    2798:	vorr.i32	d25, #256	; 0x00000100
    279c:	blls	4e3058 <mnt_context_get_status@plt+0x4e0c0c>
    27a0:	bcs	1c810 <mnt_context_get_status@plt+0x1a3c4>
    27a4:	eorhi	pc, r8, #64	; 0x40
    27a8:	ldrdcs	pc, [r0], -sl
    27ac:			; <UNDEFINED> instruction: 0xf0004295
    27b0:			; <UNDEFINED> instruction: 0xb1228223
    27b4:	mulcc	r0, r2, r9
    27b8:			; <UNDEFINED> instruction: 0xf0402b00
    27bc:	ldmdbls	r1, {r0, r2, r3, r4, r9, pc}
    27c0:			; <UNDEFINED> instruction: 0xf0002900
    27c4:	blls	123030 <mnt_context_get_status@plt+0x120be4>
    27c8:	ldmdbcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    27cc:	beq	13ee60 <mnt_context_get_status@plt+0x13ca14>
    27d0:	orrpl	pc, r0, #1325400064	; 0x4f000000
    27d4:	tstls	r1, sl, ror r4
    27d8:	ldrmi	r9, [r9], -r0, lsl #4
    27dc:	andcs	r4, r1, #80, 12	; 0x5000000
    27e0:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    27e4:	and	r4, fp, #84934656	; 0x5100000
    27e8:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    27ec:			; <UNDEFINED> instruction: 0xf85b4620
    27f0:	ldmdavs	r9, {r0, r1, ip, sp}
    27f4:	ldc	7, cr15, [sl, #1020]	; 0x3fc
    27f8:			; <UNDEFINED> instruction: 0xf43f2800
    27fc:			; <UNDEFINED> instruction: 0xf8dfae91
    2800:	andcs	r1, r5, #224, 16	; 0xe00000
    2804:	ldrbtmi	r2, [r9], #-0
    2808:	bl	feb4080c <mnt_context_get_status@plt+0xfeb3e3c0>
    280c:	andcs	r4, r2, r1, lsl #12
    2810:	bl	ff840814 <mnt_context_get_status@plt+0xff83e3c8>
    2814:	stmiacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2818:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    281c:	movwls	r6, #22555	; 0x581b
    2820:	tstcs	r1, lr, ror r6
    2824:			; <UNDEFINED> instruction: 0xf7ff4620
    2828:			; <UNDEFINED> instruction: 0xe679edb8
    282c:	ldmne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2830:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2834:			; <UNDEFINED> instruction: 0xf9c6f001
    2838:	strtmi	r2, [r0], -r1, lsl #2
    283c:	bl	ff140840 <mnt_context_get_status@plt+0xff13e3f4>
    2840:			; <UNDEFINED> instruction: 0xf8dfe66e
    2844:	strtmi	r1, [r0], -r4, lsr #17
    2848:			; <UNDEFINED> instruction: 0xf0014479
    284c:	movwcs	pc, #6587	; 0x19bb	; <UNPREDICTABLE>
    2850:	strbt	r9, [r5], -r3, lsl #6
    2854:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2858:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    285c:			; <UNDEFINED> instruction: 0xf9b2f001
    2860:	movwls	r2, #13057	; 0x3301
    2864:			; <UNDEFINED> instruction: 0xf8dfe65c
    2868:	strtmi	r1, [r0], -r8, lsl #17
    286c:			; <UNDEFINED> instruction: 0xf0014479
    2870:	movwcs	pc, #6569	; 0x19a9	; <UNPREDICTABLE>
    2874:	ldrb	r9, [r3], -r3, lsl #6
    2878:	ldmdane	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    287c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2880:			; <UNDEFINED> instruction: 0xf9a0f001
    2884:	movwls	r2, #13057	; 0x3301
    2888:			; <UNDEFINED> instruction: 0xf8dfe64a
    288c:	strtmi	r1, [r0], -ip, ror #16
    2890:			; <UNDEFINED> instruction: 0xf0014479
    2894:	movwcs	pc, #6551	; 0x1997	; <UNPREDICTABLE>
    2898:	strb	r9, [r1], -r3, lsl #6
    289c:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    28a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    28a4:			; <UNDEFINED> instruction: 0xf98ef001
    28a8:	movwls	r2, #13057	; 0x3301
    28ac:			; <UNDEFINED> instruction: 0xf8dfe638
    28b0:			; <UNDEFINED> instruction: 0x46201850
    28b4:			; <UNDEFINED> instruction: 0xf0014479
    28b8:	movwcs	pc, #6533	; 0x1985	; <UNPREDICTABLE>
    28bc:	strt	r9, [pc], -r3, lsl #6
    28c0:	stmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    28c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    28c8:			; <UNDEFINED> instruction: 0xf97cf001
    28cc:	movwls	r2, #13057	; 0x3301
    28d0:	tstcs	r1, r6, lsr #12
    28d4:			; <UNDEFINED> instruction: 0xf7ff4620
    28d8:			; <UNDEFINED> instruction: 0xf8dfeb40
    28dc:			; <UNDEFINED> instruction: 0x462037fc
    28e0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    28e4:			; <UNDEFINED> instruction: 0xf7ff6819
    28e8:			; <UNDEFINED> instruction: 0xe619ec30
    28ec:	strtmi	r2, [r0], -r1, lsl #2
    28f0:	bl	cc08f4 <mnt_context_get_status@plt+0xcbe4a8>
    28f4:	ubfxcc	pc, pc, #17, #1
    28f8:			; <UNDEFINED> instruction: 0xf85b4620
    28fc:	ldmdavs	r9, {r0, r1, ip, sp}
    2900:	b	1e40904 <mnt_context_get_status@plt+0x1e3e4b8>
    2904:			; <UNDEFINED> instruction: 0xf8dfe60c
    2908:	mcr	7, 0, r2, cr8, cr0, {6}
    290c:			; <UNDEFINED> instruction: 0xf04f4a10
    2910:	ldrbmi	r0, [ip], -r0, lsl #20
    2914:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    2918:	eorsls	pc, r0, sp, asr #17
    291c:	ldrdls	pc, [r0], #-141	; 0xffffff73
    2920:	bl	25c97c <mnt_context_get_status@plt+0x25a530>
    2924:	strtmi	r0, [r8], -sl, asr #7
    2928:	bleq	ff2bd26c <mnt_context_get_status@plt+0xff2bae20>
    292c:			; <UNDEFINED> instruction: 0xf7ff6859
    2930:	stmdacs	r0, {r1, r2, r7, r9, fp, sp, lr, pc}
    2934:	addshi	pc, r8, r0
    2938:	beq	7ed68 <mnt_context_get_status@plt+0x7c91c>
    293c:	svceq	0x0004f1ba
    2940:	strtmi	sp, [r3], pc, ror #3
    2944:			; <UNDEFINED> instruction: 0x17c0f8df
    2948:	andcs	r2, r0, r5, lsl #4
    294c:			; <UNDEFINED> instruction: 0xf7ff4479
    2950:			; <UNDEFINED> instruction: 0xf7ffeb0a
    2954:			; <UNDEFINED> instruction: 0xf8dfebee
    2958:			; <UNDEFINED> instruction: 0xf8df17b4
    295c:	andcs	r3, r5, #84, 14	; 0x1500000
    2960:	andcs	r4, r0, r9, ror r4
    2964:	bls	13af14 <mnt_context_get_status@plt+0x138ac8>
    2968:			; <UNDEFINED> instruction: 0xf8df2500
    296c:			; <UNDEFINED> instruction: 0xf1a2376c
    2970:			; <UNDEFINED> instruction: 0xf8420114
    2974:			; <UNDEFINED> instruction: 0xf85b5c14
    2978:			; <UNDEFINED> instruction: 0xf8df3003
    297c:	ldmdavs	r8, {r2, r4, r7, r8, r9, sl, sp}
    2980:			; <UNDEFINED> instruction: 0xf002447a
    2984:	stmdacs	r0, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    2988:	ldrthi	pc, [r8], r0, asr #32	; <UNPREDICTABLE>
    298c:			; <UNDEFINED> instruction: 0xf8539b04
    2990:	movwls	r3, #56340	; 0xdc14
    2994:			; <UNDEFINED> instruction: 0x2320e5c4
    2998:	strb	r9, [r1, #779]	; 0x30b
    299c:	movwls	r2, #37633	; 0x9301
    29a0:			; <UNDEFINED> instruction: 0x2101e5be
    29a4:			; <UNDEFINED> instruction: 0xf7ff4620
    29a8:	ldr	lr, [r9, #3278]!	; 0xcce
    29ac:	strtmi	r2, [r0], -r1, lsl #2
    29b0:	b	1dc09b4 <mnt_context_get_status@plt+0x1dbe568>
    29b4:			; <UNDEFINED> instruction: 0x2101e5b4
    29b8:			; <UNDEFINED> instruction: 0xf7ff4620
    29bc:	str	lr, [pc, #2846]!	; 34e2 <mnt_context_get_status@plt+0x1096>
    29c0:	strtmi	r2, [r0], -r1, lsl #2
    29c4:	stc	7, cr15, [r0, #-1020]	; 0xfffffc04
    29c8:			; <UNDEFINED> instruction: 0xf8dfe5aa
    29cc:	strtmi	r3, [r0], -ip, lsl #14
    29d0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    29d4:			; <UNDEFINED> instruction: 0xf0016819
    29d8:	str	pc, [r1, #2293]!	; 0x8f5
    29dc:			; <UNDEFINED> instruction: 0x1734f8df
    29e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    29e4:			; <UNDEFINED> instruction: 0xf8eef001
    29e8:	strtmi	r2, [r0], -r0, lsl #2
    29ec:	b	ffb409f0 <mnt_context_get_status@plt+0xffb3e5a4>
    29f0:			; <UNDEFINED> instruction: 0x2101e596
    29f4:			; <UNDEFINED> instruction: 0xf7ff4620
    29f8:	ldr	lr, [r1, #3106]	; 0xc22
    29fc:			; <UNDEFINED> instruction: 0x36d8f8df
    2a00:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2a04:	ldrdge	pc, [r0], -r3
    2a08:	blcs	2962c <mnt_context_get_status@plt+0x271e0>
    2a0c:	msrhi	CPSR_xc, #0
    2a10:	ldrbmi	r9, [r1], -r7, lsl #16
    2a14:	ldcl	7, cr15, [r2], {255}	; 0xff
    2a18:			; <UNDEFINED> instruction: 0xf43f2800
    2a1c:			; <UNDEFINED> instruction: 0xf8dfad81
    2a20:	andcs	r1, r5, #248, 12	; 0xf800000
    2a24:	ldrbtmi	r2, [r9], #-0
    2a28:	b	fe740a2c <mnt_context_get_status@plt+0xfe73e5e0>
    2a2c:			; <UNDEFINED> instruction: 0x46014652
    2a30:			; <UNDEFINED> instruction: 0xf7ff2001
    2a34:	stcls	12, cr14, [r8, #-328]	; 0xfffffeb8
    2a38:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    2a3c:			; <UNDEFINED> instruction: 0x3698f8df
    2a40:	andeq	pc, r8, r5, lsr #3
    2a44:			; <UNDEFINED> instruction: 0xe67e4479
    2a48:			; <UNDEFINED> instruction: 0x16d4f8df
    2a4c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2a50:			; <UNDEFINED> instruction: 0xf8b8f001
    2a54:	movwls	r2, #25345	; 0x6301
    2a58:	movwcs	lr, #5474	; 0x1562
    2a5c:	movwls	r9, #25358	; 0x630e
    2a60:	movwcs	lr, #5470	; 0x155e
    2a64:	ldrb	r9, [fp, #-778]	; 0xfffffcf6
    2a68:	ldrbmi	r9, [fp], -pc, lsl #20
    2a6c:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
    2a70:	ldrmi	r4, [r3], #-1699	; 0xfffff95d
    2a74:	bmi	43e2dc <mnt_context_get_status@plt+0x43be90>
    2a78:	rsbscc	pc, r8, #13828096	; 0xd30000
    2a7c:	tstcc	r6, #12, 6	; 0x30000000
    2a80:	cfstrdge	mvd15, [lr, #-508]	; 0xfffffe04
    2a84:			; <UNDEFINED> instruction: 0xf8dfe75e
    2a88:	stcls	6, cr3, [sp, #-624]	; 0xfffffd90
    2a8c:			; <UNDEFINED> instruction: 0xf85b990b
    2a90:			; <UNDEFINED> instruction: 0x43293003
    2a94:	blls	31cb14 <mnt_context_get_status@plt+0x31a6c8>
    2a98:	tstmi	r9, #195584	; 0x2fc00
    2a9c:	stmdblt	fp, {r3, ip, lr, pc}
    2aa0:	tsteq	r8, r1, asr #32	; <UNPREDICTABLE>
    2aa4:			; <UNDEFINED> instruction: 0xf0002d00
    2aa8:	strtmi	r8, [r0], -r9, asr #4
    2aac:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    2ab0:			; <UNDEFINED> instruction: 0xb12b9b07
    2ab4:			; <UNDEFINED> instruction: 0xf7ff4620
    2ab8:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    2abc:	subhi	pc, r1, #0
    2ac0:			; <UNDEFINED> instruction: 0xf7ff4620
    2ac4:	stmdacs	r0, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2ac8:	orrhi	pc, r0, #0
    2acc:			; <UNDEFINED> instruction: 0xf7ff4620
    2ad0:	blls	17d150 <mnt_context_get_status@plt+0x17ad04>
    2ad4:	svclt	0x00183b00
    2ad8:	tstlt	r0, r1, lsl #6
    2adc:			; <UNDEFINED> instruction: 0xf0402b00
    2ae0:	bls	1a4474 <mnt_context_get_status@plt+0x1a2028>
    2ae4:	rsble	r2, ip, r0, lsl #20
    2ae8:	bcs	29314 <mnt_context_get_status@plt+0x26ec8>
    2aec:	strthi	pc, [r4], -r0, asr #32
    2af0:			; <UNDEFINED> instruction: 0xf0402b00
    2af4:	strtmi	r8, [r0], -r1, lsr #12
    2af8:	bl	ff440afc <mnt_context_get_status@plt+0xff43e6b0>
    2afc:			; <UNDEFINED> instruction: 0xf0402800
    2b00:	blls	264374 <mnt_context_get_status@plt+0x261f28>
    2b04:			; <UNDEFINED> instruction: 0xf0402b00
    2b08:	svccs	0x00008224
    2b0c:	ldrhi	pc, [r9], #-0
    2b10:	bl	20e71c <mnt_context_get_status@plt+0x20c2d0>
    2b14:			; <UNDEFINED> instruction: 0xf0000586
    2b18:	svccs	0x00028274
    2b1c:	rsbshi	pc, sp, #64	; 0x40
    2b20:			; <UNDEFINED> instruction: 0xf7ff4620
    2b24:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    2b28:	rsbshi	pc, r7, #64	; 0x40
    2b2c:			; <UNDEFINED> instruction: 0xf7ff4620
    2b30:	stmdacs	r0, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
    2b34:	rsbshi	pc, r1, #64	; 0x40
    2b38:			; <UNDEFINED> instruction: 0xf7ff4620
    2b3c:	stmdacs	r0, {r3, r5, r6, r8, fp, sp, lr, pc}
    2b40:	ldrhi	pc, [r7], #-64	; 0xffffffc0
    2b44:	eorne	pc, r6, r8, asr r8	; <UNPREDICTABLE>
    2b48:			; <UNDEFINED> instruction: 0xf7ff4620
    2b4c:	stmdavs	r9!, {r2, r4, r6, r8, fp, sp, lr, pc}^
    2b50:			; <UNDEFINED> instruction: 0xf7ff4620
    2b54:			; <UNDEFINED> instruction: 0x4620eafa
    2b58:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b5c:			; <UNDEFINED> instruction: 0xf0402800
    2b60:	blls	3a3d44 <mnt_context_get_status@plt+0x3a18f8>
    2b64:			; <UNDEFINED> instruction: 0xf0402b00
    2b68:	blls	1a3d20 <mnt_context_get_status@plt+0x1a18d4>
    2b6c:			; <UNDEFINED> instruction: 0xf0402b00
    2b70:	blls	e32b4 <mnt_context_get_status@plt+0xe0e68>
    2b74:			; <UNDEFINED> instruction: 0xf0402b00
    2b78:			; <UNDEFINED> instruction: 0x462081db
    2b7c:	ldmdb	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b80:	strtmi	r4, [r0], -r1, lsl #12
    2b84:			; <UNDEFINED> instruction: 0xffa8f000
    2b88:	stmdacs	r0, {r1, r7, r9, sl, lr}
    2b8c:	strhi	pc, [r3], #-0
    2b90:			; <UNDEFINED> instruction: 0xf7ff4620
    2b94:			; <UNDEFINED> instruction: 0xf8dfebd2
    2b98:			; <UNDEFINED> instruction: 0xf8df1590
    2b9c:			; <UNDEFINED> instruction: 0xf50d24e4
    2ba0:	ldrbtmi	r5, [r9], #-899	; 0xfffffc7d
    2ba4:	stmpl	sl, {r2, r4, r8, r9, ip, sp}
    2ba8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2bac:			; <UNDEFINED> instruction: 0xf0404051
    2bb0:	ldrbmi	r8, [r0], -r1, asr #11
    2bb4:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    2bb8:	ldc	0, cr11, [sp], #28
    2bbc:	pop	{r2, r8, r9, fp, pc}
    2bc0:	stmdals	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2bc4:	addsle	r2, ip, r0, lsl #16
    2bc8:	stmiblt	r3, {r0, r3, r8, r9, fp, ip, pc}
    2bcc:			; <UNDEFINED> instruction: 0xf7ff212c
    2bd0:	stmdblt	r0!, {r2, r5, r7, r9, fp, sp, lr, pc}^
    2bd4:	ldrbne	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2bd8:	stmdals	r5, {r1, r9, sp}
    2bdc:			; <UNDEFINED> instruction: 0xf7ff4479
    2be0:			; <UNDEFINED> instruction: 0xb120ec06
    2be4:	strtmi	r9, [r0], -r5, lsl #18
    2be8:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bec:	stmdbls	r5, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    2bf0:			; <UNDEFINED> instruction: 0xf7ff4620
    2bf4:	str	lr, [r4, lr, lsr #23]
    2bf8:	ldmdavs	r9, {r1, r4, r8, r9, fp, ip, pc}
    2bfc:	tstls	r1, #0, 6
    2c00:			; <UNDEFINED> instruction: 0xf7ff4620
    2c04:	stmdacs	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    2c08:	cfstrsge	mvf15, [sl], {63}	; 0x3f
    2c0c:	strne	pc, [r0, #-2271]!	; 0xfffff721
    2c10:	andcs	r2, r0, r5, lsl #4
    2c14:			; <UNDEFINED> instruction: 0xf7ff4479
    2c18:	blls	47d2b8 <mnt_context_get_status@plt+0x47ae6c>
    2c1c:	blcs	14428 <mnt_context_get_status@plt+0x11fdc>
    2c20:	ldrbhi	pc, [r9, #64]	; 0x40	; <UNPREDICTABLE>
    2c24:	ldmdavs	sl, {r1, r4, r8, r9, fp, ip, pc}
    2c28:			; <UNDEFINED> instruction: 0xf7ff2002
    2c2c:			; <UNDEFINED> instruction: 0xf8dfe9d4
    2c30:	andcs	r1, r5, #4, 10	; 0x1000000
    2c34:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2c38:	ldrbtmi	r2, [r9], #-0
    2c3c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2c40:			; <UNDEFINED> instruction: 0xf7ff681c
    2c44:			; <UNDEFINED> instruction: 0xf8dfe990
    2c48:	tstcs	r1, r8, ror r4
    2c4c:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2c50:			; <UNDEFINED> instruction: 0x4602681b
    2c54:			; <UNDEFINED> instruction: 0xf7ff4620
    2c58:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    2c5c:	b	1140c60 <mnt_context_get_status@plt+0x113e814>
    2c60:			; <UNDEFINED> instruction: 0xf7ff4620
    2c64:			; <UNDEFINED> instruction: 0xf8dfeb6a
    2c68:			; <UNDEFINED> instruction: 0xf8df34d0
    2c6c:	andcs	r1, r5, #208, 8	; 0xd0000000
    2c70:			; <UNDEFINED> instruction: 0xf85b2000
    2c74:	ldrbtmi	r3, [r9], #-3
    2c78:			; <UNDEFINED> instruction: 0xf7ff681c
    2c7c:			; <UNDEFINED> instruction: 0x4621e974
    2c80:	bl	febc0c84 <mnt_context_get_status@plt+0xfebbe838>
    2c84:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2c88:	andcs	r2, r0, r5, lsl #4
    2c8c:			; <UNDEFINED> instruction: 0xf7ff4479
    2c90:			; <UNDEFINED> instruction: 0xf8dfe96a
    2c94:	tstcs	r1, ip, lsr #8
    2c98:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2c9c:			; <UNDEFINED> instruction: 0x4602681b
    2ca0:			; <UNDEFINED> instruction: 0xf7ff4620
    2ca4:			; <UNDEFINED> instruction: 0x4621ead8
    2ca8:			; <UNDEFINED> instruction: 0xf7ff200a
    2cac:			; <UNDEFINED> instruction: 0xf8dfeb28
    2cb0:	andcs	r1, r5, #148, 8	; 0x94000000
    2cb4:	ldrbtmi	r2, [r9], #-0
    2cb8:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cbc:			; <UNDEFINED> instruction: 0xf7ff4621
    2cc0:			; <UNDEFINED> instruction: 0xf8dfeb90
    2cc4:	andcs	r1, r5, #132, 8	; 0x84000000
    2cc8:	ldrbtmi	r2, [r9], #-0
    2ccc:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cd0:			; <UNDEFINED> instruction: 0xf7ff4621
    2cd4:			; <UNDEFINED> instruction: 0xf8dfeb86
    2cd8:	andcs	r1, r5, #116, 8	; 0x74000000
    2cdc:	ldrbtmi	r2, [r9], #-0
    2ce0:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ce4:	strmi	r2, [r2], -r1, lsl #2
    2ce8:			; <UNDEFINED> instruction: 0xf7ff4620
    2cec:			; <UNDEFINED> instruction: 0xf8dfeab4
    2cf0:	andcs	r1, r5, #96, 8	; 0x60000000
    2cf4:	ldrbtmi	r2, [r9], #-0
    2cf8:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cfc:	strmi	r2, [r2], -r1, lsl #2
    2d00:			; <UNDEFINED> instruction: 0xf7ff4620
    2d04:			; <UNDEFINED> instruction: 0xf8dfeaa8
    2d08:	andcs	r1, r5, #76, 8	; 0x4c000000
    2d0c:	ldrbtmi	r2, [r9], #-0
    2d10:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d14:	strmi	r2, [r2], -r1, lsl #2
    2d18:			; <UNDEFINED> instruction: 0xf7ff4620
    2d1c:			; <UNDEFINED> instruction: 0xf8dfea9c
    2d20:	andcs	r1, r5, #56, 8	; 0x38000000
    2d24:	ldrbtmi	r2, [r9], #-0
    2d28:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d2c:	strmi	r2, [r2], -r1, lsl #2
    2d30:			; <UNDEFINED> instruction: 0xf7ff4620
    2d34:			; <UNDEFINED> instruction: 0xf8dfea90
    2d38:	andcs	r1, r5, #36, 8	; 0x24000000
    2d3c:	ldrbtmi	r2, [r9], #-0
    2d40:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d44:	strmi	r2, [r2], -r1, lsl #2
    2d48:			; <UNDEFINED> instruction: 0xf7ff4620
    2d4c:			; <UNDEFINED> instruction: 0xf8dfea84
    2d50:	andcs	r1, r5, #16, 8	; 0x10000000
    2d54:	ldrbtmi	r2, [r9], #-0
    2d58:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d5c:	strmi	r2, [r2], -r1, lsl #2
    2d60:			; <UNDEFINED> instruction: 0xf7ff4620
    2d64:	ldmibmi	pc!, {r3, r4, r5, r6, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    2d68:	andcs	r2, r0, r5, lsl #4
    2d6c:			; <UNDEFINED> instruction: 0xf7ff4479
    2d70:	strdcs	lr, [r1, -sl]
    2d74:	strtmi	r4, [r0], -r2, lsl #12
    2d78:	b	1b40d7c <mnt_context_get_status@plt+0x1b3e930>
    2d7c:	andcs	r4, r5, #4096000	; 0x3e8000
    2d80:	ldrbtmi	r2, [r9], #-0
    2d84:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d88:	strmi	r2, [r2], -r1, lsl #2
    2d8c:			; <UNDEFINED> instruction: 0xf7ff4620
    2d90:	ldmibmi	r6!, {r1, r5, r6, r9, fp, sp, lr, pc}^
    2d94:	andcs	r2, r0, r5, lsl #4
    2d98:			; <UNDEFINED> instruction: 0xf7ff4479
    2d9c:	smlattcs	r1, r4, r8, lr
    2da0:	strtmi	r4, [r0], -r2, lsl #12
    2da4:	b	15c0da8 <mnt_context_get_status@plt+0x15be95c>
    2da8:	andcs	r4, r5, #3948544	; 0x3c4000
    2dac:	ldrbtmi	r2, [r9], #-0
    2db0:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2db4:	strmi	r2, [r2], -r1, lsl #2
    2db8:			; <UNDEFINED> instruction: 0xf7ff4620
    2dbc:	strtmi	lr, [r1], -ip, asr #20
    2dc0:			; <UNDEFINED> instruction: 0xf7ff200a
    2dc4:	stmibmi	fp!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}^
    2dc8:	andcs	r2, r0, r5, lsl #4
    2dcc:			; <UNDEFINED> instruction: 0xf7ff4479
    2dd0:	stmibmi	r9!, {r1, r3, r6, r7, fp, sp, lr, pc}^
    2dd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2dd8:	andcs	r4, r0, r3, lsl #12
    2ddc:			; <UNDEFINED> instruction: 0xf7ff9303
    2de0:	stmibmi	r6!, {r1, r6, r7, fp, sp, lr, pc}^
    2de4:	ldrbtmi	r4, [r9], #-2790	; 0xfffff51a
    2de8:	stmibmi	r6!, {r8, ip, pc}^
    2dec:	blls	d3fdc <mnt_context_get_status@plt+0xd1b90>
    2df0:	andls	r4, r1, r9, ror r4
    2df4:			; <UNDEFINED> instruction: 0xf7ff2001
    2df8:	stmibmi	r3!, {r1, r3, r9, fp, sp, lr, pc}^
    2dfc:	andcs	r2, r0, r5, lsl #4
    2e00:			; <UNDEFINED> instruction: 0xf7ff4479
    2e04:			; <UNDEFINED> instruction: 0x2101e8b0
    2e08:	strtmi	r4, [r0], -r2, lsl #12
    2e0c:	b	8c0e10 <mnt_context_get_status@plt+0x8be9c4>
    2e10:	andcs	r4, r5, #3637248	; 0x378000
    2e14:	ldrbtmi	r2, [r9], #-0
    2e18:	stmia	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e1c:	strmi	r2, [r2], -r1, lsl #2
    2e20:			; <UNDEFINED> instruction: 0xf7ff4620
    2e24:	ldmibmi	sl, {r3, r4, r9, fp, sp, lr, pc}^
    2e28:	andcs	r2, r0, r5, lsl #4
    2e2c:			; <UNDEFINED> instruction: 0xf7ff4479
    2e30:			; <UNDEFINED> instruction: 0x2101e89a
    2e34:	strtmi	r4, [r0], -r2, lsl #12
    2e38:	b	340e3c <mnt_context_get_status@plt+0x33e9f0>
    2e3c:	andcs	r4, r5, #3489792	; 0x354000
    2e40:	ldrbtmi	r2, [r9], #-0
    2e44:	stm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e48:	strmi	r2, [r2], -r1, lsl #2
    2e4c:			; <UNDEFINED> instruction: 0xf7ff4620
    2e50:	ldmibmi	r1, {r1, r9, fp, sp, lr, pc}^
    2e54:	andcs	r2, r0, r5, lsl #4
    2e58:			; <UNDEFINED> instruction: 0xf7ff4479
    2e5c:	smlabbcs	r1, r4, r8, lr
    2e60:	strtmi	r4, [r0], -r2, lsl #12
    2e64:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e68:	andcs	r4, r5, #204, 18	; 0x330000
    2e6c:	ldrbtmi	r2, [r9], #-0
    2e70:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e74:	ldrbtmi	r4, [sl], #-2762	; 0xfffff536
    2e78:	andcs	r4, r1, r1, lsl #12
    2e7c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2e80:			; <UNDEFINED> instruction: 0xf7ff2000
    2e84:			; <UNDEFINED> instruction: 0x4620e932
    2e88:			; <UNDEFINED> instruction: 0xf7ff9c04
    2e8c:			; <UNDEFINED> instruction: 0x4ec5ea56
    2e90:	ldmdaeq	r4, {r2, r5, r7, r8, ip, sp, lr, pc}
    2e94:	andseq	pc, r8, r4, lsr #3
    2e98:	strcs	r4, [r0], #-1573	; 0xfffff9db
    2e9c:	strmi	lr, [r6], #-2373	; 0xfffff6bb
    2ea0:	b	c0ea4 <mnt_context_get_status@plt+0xbea58>
    2ea4:	svcmi	0x00c04640
    2ea8:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2eac:			; <UNDEFINED> instruction: 0x462049bf
    2eb0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2eb4:			; <UNDEFINED> instruction: 0xf7ff447e
    2eb8:	bmi	fe07d018 <mnt_context_get_status@plt+0xfe07abcc>
    2ebc:	ldccc	8, cr15, [r8], {85}	; 0x55
    2ec0:			; <UNDEFINED> instruction: 0xf85b447f
    2ec4:	movwls	r2, #2
    2ec8:	ldmdavs	r2, {r0, r3, r4, r5, r7, r8, r9, fp, lr}
    2ecc:			; <UNDEFINED> instruction: 0x4601447b
    2ed0:			; <UNDEFINED> instruction: 0xf7ff2001
    2ed4:	blmi	fe63d54c <mnt_context_get_status@plt+0xfe63b100>
    2ed8:	ldcmi	8, cr15, [r4], {85}	; 0x55
    2edc:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2ee0:			; <UNDEFINED> instruction: 0xf0002c00
    2ee4:	stmdavs	r3!, {r1, r2, r3, r5, r6, sl, pc}
    2ee8:			; <UNDEFINED> instruction: 0xf0002b00
    2eec:			; <UNDEFINED> instruction: 0xf8d8846a
    2ef0:	andcs	r0, r2, #0
    2ef4:	tstcs	r1, fp, lsr #16
    2ef8:	svclt	0x000c42a0
    2efc:			; <UNDEFINED> instruction: 0x46384630
    2f00:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f04:			; <UNDEFINED> instruction: 0xf8546829
    2f08:			; <UNDEFINED> instruction: 0xf7ff0b04
    2f0c:	strb	lr, [r7, sl, ror #20]!
    2f10:	strtmi	r9, [r0], -r4, lsl #20
    2f14:			; <UNDEFINED> instruction: 0xf1a22300
    2f18:			; <UNDEFINED> instruction: 0x46150114
    2f1c:	ldccc	8, cr15, [r4], {66}	; 0x42
    2f20:	b	bc0f24 <mnt_context_get_status@plt+0xbbead8>
    2f24:			; <UNDEFINED> instruction: 0xf855b920
    2f28:			; <UNDEFINED> instruction: 0x069b3c14
    2f2c:	mcrge	5, 1, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    2f30:	orrpl	pc, r0, pc, asr #8
    2f34:			; <UNDEFINED> instruction: 0xf7ff4620
    2f38:			; <UNDEFINED> instruction: 0xe61eea36
    2f3c:	cmpvs	r0, r1, asr #8	; <UNPREDICTABLE>
    2f40:			; <UNDEFINED> instruction: 0x4620e5b3
    2f44:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2f48:	stmdals	r7, {r0, r9, sl, lr}
    2f4c:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f50:	bls	13c630 <mnt_context_get_status@plt+0x13a1e4>
    2f54:	movwcs	r4, #1568	; 0x620
    2f58:	ldmdaeq	r4, {r1, r5, r7, r8, ip, sp, lr, pc}
    2f5c:			; <UNDEFINED> instruction: 0xf8424615
    2f60:			; <UNDEFINED> instruction: 0x46413c14
    2f64:	b	340f68 <mnt_context_get_status@plt+0x33eb1c>
    2f68:	stmdblt	r0!, {r1, r2, r9, sl, lr}
    2f6c:	ldccc	8, cr15, [r4], {85}	; 0x55
    2f70:			; <UNDEFINED> instruction: 0xf100069a
    2f74:	blls	123b6c <mnt_context_get_status@plt+0x121720>
    2f78:	ldrtmi	r2, [r0], -r0, lsl #12
    2f7c:	ldcvs	8, cr15, [r8], {67}	; 0x43
    2f80:	svc	0x00d8f7fe
    2f84:	beq	43e7ac <mnt_context_get_status@plt+0x43c360>
    2f88:			; <UNDEFINED> instruction: 0xf0002800
    2f8c:	blmi	fe263dc4 <mnt_context_get_status@plt+0xfe261978>
    2f90:			; <UNDEFINED> instruction: 0xf8dfad17
    2f94:			; <UNDEFINED> instruction: 0xf10db224
    2f98:	ldrbtmi	r0, [fp], #-2388	; 0xfffff6ac
    2f9c:	mcr	4, 0, r4, cr8, cr11, {7}
    2fa0:	blmi	fe1919e8 <mnt_context_get_status@plt+0xfe18f59c>
    2fa4:	ldrbtmi	r4, [fp], #-1754	; 0xfffff926
    2fa8:	bcc	43e7d4 <mnt_context_get_status@plt+0x43c388>
    2fac:	ldrtmi	r4, [r0], r3, asr #12
    2fb0:	mrc	6, 0, r4, cr8, cr14, {0}
    2fb4:			; <UNDEFINED> instruction: 0x464a1a10
    2fb8:	strtmi	r9, [r0], -r8, lsl #22
    2fbc:			; <UNDEFINED> instruction: 0xf7fe9500
    2fc0:			; <UNDEFINED> instruction: 0x4683eff8
    2fc4:			; <UNDEFINED> instruction: 0xf0402800
    2fc8:			; <UNDEFINED> instruction: 0xf8d98271
    2fcc:			; <UNDEFINED> instruction: 0xf7ff0000
    2fd0:	stmdavs	fp!, {r1, r3, r6, fp, sp, lr, pc}
    2fd4:	strtmi	r4, [r0], -r7, lsl #12
    2fd8:			; <UNDEFINED> instruction: 0xf7ffb36b
    2fdc:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    2fe0:	stmdavs	fp!, {r0, r1, r2, r5, r6, r7, ip, lr, pc}
    2fe4:	andcs	r4, r5, #88, 12	; 0x5800000
    2fe8:			; <UNDEFINED> instruction: 0xf0002b01
    2fec:	cdp	2, 1, cr8, cr9, cr7, {4}
    2ff0:			; <UNDEFINED> instruction: 0xf7fe1a10
    2ff4:			; <UNDEFINED> instruction: 0x4601efb8
    2ff8:	andcs	r4, r1, sl, lsr r6
    2ffc:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3000:			; <UNDEFINED> instruction: 0x4620e7d7
    3004:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3008:			; <UNDEFINED> instruction: 0xf0002800
    300c:	strtmi	r8, [r0], -sp, lsl #6
    3010:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3014:			; <UNDEFINED> instruction: 0xf0002800
    3018:	stmdbmi	r9!, {r0, r1, r2, r8, r9, pc}^
    301c:	andcs	r2, r0, r5, lsl #4
    3020:			; <UNDEFINED> instruction: 0xf7fe4479
    3024:			; <UNDEFINED> instruction: 0xf7ffefa0
    3028:	stmdbmi	r6!, {r2, r7, fp, sp, lr, pc}^
    302c:	andcs	r4, r5, #32, 22	; 0x8000
    3030:	andcs	r4, r0, r9, ror r4
    3034:			; <UNDEFINED> instruction: 0xf7fee602
    3038:	stmdacs	r0, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    303c:	orrshi	pc, ip, r0
    3040:			; <UNDEFINED> instruction: 0xf7ff4620
    3044:	stmdacs	r0, {r1, r2, r6, r7, fp, sp, lr, pc}
    3048:			; <UNDEFINED> instruction: 0x463ad0b3
    304c:	andcs	r4, r1, r1, asr r6
    3050:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3054:			; <UNDEFINED> instruction: 0xf7fee7ad
    3058:	andls	lr, r7, r6, lsr #31
    305c:			; <UNDEFINED> instruction: 0xf0002800
    3060:	ldmdbmi	r9, {r0, r1, r2, r5, r7, r8, r9, pc}^
    3064:			; <UNDEFINED> instruction: 0xf7fe4479
    3068:	stcls	14, cr14, [r7, #-720]	; 0xfffffd30
    306c:	strtmi	r4, [r9], -r0, lsr #12
    3070:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3074:			; <UNDEFINED> instruction: 0xf7fe4628
    3078:	strb	lr, [r9], #3792	; 0xed0
    307c:	andeq	r5, r1, r2, lsr #18
    3080:	andeq	r0, r0, r0, asr #4
    3084:	andeq	r3, r0, r6, ror r9
    3088:	strdeq	r5, [r1], -ip
    308c:			; <UNDEFINED> instruction: 0x00003bba
    3090:	andeq	r3, r0, r2, lsr #18
    3094:	andeq	r1, r0, r7, ror #14
    3098:	andeq	r1, r0, r5, lsr #13
    309c:			; <UNDEFINED> instruction: 0x000154b2
    30a0:	andeq	r5, r1, r6, lsr #9
    30a4:	strdeq	r4, [r0], -sl
    30a8:	ldrdeq	r3, [r0], -sl
    30ac:	andeq	r4, r0, lr, lsl #18
    30b0:	andeq	r0, r0, r8, asr #4
    30b4:	andeq	r3, r0, r8, asr #15
    30b8:	andeq	r5, r1, ip, lsr #6
    30bc:	andeq	r4, r0, sl, asr r6
    30c0:	andeq	r0, r0, ip, asr r2
    30c4:	andeq	r3, r0, sl, lsr r7
    30c8:	andeq	r3, r0, sl, ror #14
    30cc:	andeq	r3, r0, lr, asr #13
    30d0:			; <UNDEFINED> instruction: 0x000037b4
    30d4:	andeq	r3, r0, r0, asr #14
    30d8:	andeq	r0, r0, r8, ror #4
    30dc:	andeq	r3, r0, r0, lsl r7
    30e0:	andeq	r3, r0, lr, asr r6
    30e4:	andeq	r3, r0, lr, lsr #12
    30e8:	ldrdeq	r3, [r0], -r4
    30ec:	andeq	r3, r0, sl, asr #13
    30f0:	andeq	r3, r0, r0, asr #13
    30f4:			; <UNDEFINED> instruction: 0x000036b6
    30f8:			; <UNDEFINED> instruction: 0x000036b0
    30fc:	andeq	r3, r0, r6, lsr #13
    3100:	muleq	r0, ip, r6
    3104:	muleq	r0, r6, r6
    3108:	andeq	r3, r0, ip, lsl r6
    310c:	andeq	r3, r0, r4, lsl r6
    3110:	strdeq	r0, [r0], -r5
    3114:	andeq	r3, r0, sl, ror r4
    3118:	muleq	r0, sl, r4
    311c:	andeq	r3, r0, ip, asr #8
    3120:	andeq	r3, r0, lr, lsl #9
    3124:	andeq	r0, r0, r4, asr #4
    3128:	andeq	r5, r1, lr, ror #3
    312c:	ldrdeq	r3, [r0], -ip
    3130:	andeq	r3, r0, r0, ror #5
    3134:	andeq	r3, r0, sl, lsr r3
    3138:	andeq	r0, r0, r4, asr r2
    313c:	andeq	r3, r0, r6, lsr #6
    3140:	andeq	r3, r0, ip, lsl r3
    3144:	andeq	r3, r0, r2, lsr #7
    3148:	andeq	r3, r0, r6, lsr #7
    314c:	muleq	r0, lr, r3
    3150:			; <UNDEFINED> instruction: 0x000034b2
    3154:	ldrdeq	r3, [r0], -sl
    3158:	strdeq	r3, [r0], -sl
    315c:	andeq	r3, r0, r6, lsl r5
    3160:	andeq	r3, r0, r6, lsl #12
    3164:	strdeq	r3, [r0], -r8
    3168:	andeq	r3, r0, r6, ror #14
    316c:	andeq	r3, r0, r4, lsl #15
    3170:			; <UNDEFINED> instruction: 0x000037b2
    3174:	ldrdeq	r3, [r0], -r4
    3178:	ldrdeq	r3, [r0], -lr
    317c:	strdeq	r3, [r0], -lr
    3180:	ldrdeq	r3, [r0], -r8
    3184:	andeq	r3, r0, r0, ror #15
    3188:	strdeq	r3, [r0], -r4
    318c:	andeq	r3, r0, r2, asr #18
    3190:	andeq	r3, r0, r0, ror #19
    3194:	andeq	r3, r0, sl, lsr #21
    3198:	andeq	r3, r0, r4, ror #22
    319c:	andeq	r3, r0, r6, ror #24
    31a0:	andeq	r3, r0, sl, ror ip
    31a4:	andeq	r2, r0, r4, lsr #30
    31a8:	andeq	r2, r0, ip, lsl pc
    31ac:	andeq	r3, r0, sl, asr #24
    31b0:	andeq	r3, r0, r8, asr #24
    31b4:	andeq	r3, r0, lr, lsl #25
    31b8:	andeq	r3, r0, r8, ror #24
    31bc:	andeq	r3, r0, r6, asr #24
    31c0:	andeq	r2, r0, r8, asr #30
    31c4:	andeq	r2, r0, r4, asr #30
    31c8:	andeq	r0, r0, r5, lsr fp
    31cc:			; <UNDEFINED> instruction: 0xf7fe4620
    31d0:	stmdacs	r0, {r1, r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    31d4:	cfldrdge	mvd15, [sl], #-508	; 0xfffffe04
    31d8:	teqmi	fp, #9216	; 0x2400
    31dc:	cfldrdge	mvd15, [r6], #-508	; 0xfffffe04
    31e0:	blcs	29e00 <mnt_context_get_status@plt+0x279b4>
    31e4:	rsbshi	pc, fp, #64	; 0x40
    31e8:			; <UNDEFINED> instruction: 0xf7fe4620
    31ec:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
    31f0:	rsbshi	pc, r5, #64	; 0x40
    31f4:	strtmi	r9, [r0], -r4, lsl #22
    31f8:	movwls	r3, #15128	; 0x3b18
    31fc:			; <UNDEFINED> instruction: 0xf7ff4619
    3200:	strmi	lr, [r2], r8, asr #16
    3204:			; <UNDEFINED> instruction: 0xf0402800
    3208:			; <UNDEFINED> instruction: 0xf7fe82af
    320c:	mcr	14, 0, lr, cr9, cr4, {4}
    3210:	stmdacs	r0, {r4, r9, fp}
    3214:	addshi	pc, pc, #0
    3218:	blcs	29e48 <mnt_context_get_status@plt+0x279fc>
    321c:	subshi	pc, sl, #64	; 0x40
    3220:	vmla.f64	d9, d8, d10
    3224:			; <UNDEFINED> instruction: 0xf8df3a90
    3228:			; <UNDEFINED> instruction: 0xf10d35b8
    322c:	cdp	8, 0, cr0, cr8, cr4, {3}
    3230:	stmib	sp, {r4, r9, fp, lr}^
    3234:	ldrbtmi	sl, [fp], #-2822	; 0xfffff4fa
    3238:	bcc	fe43ea64 <mnt_context_get_status@plt+0xfe43c618>
    323c:	movwls	r9, #19210	; 0x4b0a
    3240:	strbmi	r9, [r2], -r3, lsl #22
    3244:	bne	43eab0 <mnt_context_get_status@plt+0x43c664>
    3248:			; <UNDEFINED> instruction: 0xf7fe6818
    324c:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    3250:	mvnshi	pc, r0, asr #32
    3254:	ldrdeq	pc, [r0], -r8
    3258:	stcl	7, cr15, [r4, #1016]!	; 0x3f8
    325c:			; <UNDEFINED> instruction: 0xf8d84682
    3260:			; <UNDEFINED> instruction: 0xf7fe0000
    3264:	strmi	lr, [r7], -r2, asr #27
    3268:	ldrdeq	pc, [r0], -r8
    326c:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3270:			; <UNDEFINED> instruction: 0xf1ba4683
    3274:	andle	r0, r7, r0, lsl #30
    3278:			; <UNDEFINED> instruction: 0xb12b9b05
    327c:	ldrbmi	r9, [r0], -r5, lsl #18
    3280:	mrc	7, 7, APSR_nzcv, cr6, cr14, {7}
    3284:	sbcsle	r2, fp, r0, lsl #16
    3288:	ldrdeq	pc, [r0], -r8
    328c:	svc	0x0074f7fe
    3290:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3294:	msrhi	CPSR_fxc, r0
    3298:	ldrtmi	r2, [sl], -r0, lsl #12
    329c:	bne	fe43eb08 <mnt_context_get_status@plt+0xfe43c6bc>
    32a0:			; <UNDEFINED> instruction: 0xf7fe2001
    32a4:			; <UNDEFINED> instruction: 0xf8d8efb4
    32a8:			; <UNDEFINED> instruction: 0xf7fe0000
    32ac:			; <UNDEFINED> instruction: 0xf8dfeedc
    32b0:	bls	1d0788 <mnt_context_get_status@plt+0x1ce33c>
    32b4:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    32b8:	ands	r1, r0, r5, asr #28
    32bc:	svcmi	0x0001f915
    32c0:			; <UNDEFINED> instruction: 0xf7feb17c
    32c4:	rsclt	lr, r3, #0, 30
    32c8:	ldrdne	pc, [r0], -r9
    32cc:			; <UNDEFINED> instruction: 0xf8326802
    32d0:			; <UNDEFINED> instruction: 0x07983013
    32d4:	eorscs	fp, pc, ip, asr #30
    32d8:			; <UNDEFINED> instruction: 0xf7ff4620
    32dc:	stclne	8, cr14, [r9], #-64	; 0xffffffc0
    32e0:			; <UNDEFINED> instruction: 0xf1bad1ec
    32e4:	andle	r0, r6, r0, lsl #30
    32e8:	ldrbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    32ec:	andcs	r4, r1, r2, asr r6
    32f0:			; <UNDEFINED> instruction: 0xf7fe4479
    32f4:			; <UNDEFINED> instruction: 0xf1bbef8c
    32f8:	andle	r0, r6, r0, lsl #30
    32fc:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3300:	andcs	r4, r1, sl, asr r6
    3304:			; <UNDEFINED> instruction: 0xf7fe4479
    3308:	orrlt	lr, pc, r2, lsl #31
    330c:	cmnlt	fp, r4, lsl #22
    3310:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3314:	mrc	6, 0, r4, cr8, cr9, {1}
    3318:	ldrbtmi	r0, [sl], #-2704	; 0xfffff570
    331c:	mrc	7, 1, APSR_nzcv, cr12, cr14, {7}
    3320:			; <UNDEFINED> instruction: 0xb1284602
    3324:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3328:	ldrbtmi	r2, [r9], #-1
    332c:	svc	0x006ef7fe
    3330:	ldrdne	pc, [r0], -r9
    3334:			; <UNDEFINED> instruction: 0xf7fe200a
    3338:	ldrtmi	lr, [r0], -r2, ror #31
    333c:	stcl	7, cr15, [r8, #1016]	; 0x3f8
    3340:			; <UNDEFINED> instruction: 0x4620e77e
    3344:	svc	0x00aaf7fe
    3348:			; <UNDEFINED> instruction: 0xf0002800
    334c:	strtmi	r8, [r0], -r9, asr #1
    3350:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    3354:			; <UNDEFINED> instruction: 0xf43f2800
    3358:			; <UNDEFINED> instruction: 0x4620abfe
    335c:	svc	0x009ef7fe
    3360:			; <UNDEFINED> instruction: 0xf43f2800
    3364:			; <UNDEFINED> instruction: 0x4620abf8
    3368:	svc	0x0000f7fe
    336c:			; <UNDEFINED> instruction: 0xf43f2800
    3370:	strdcs	sl, [r0], -r2
    3374:	blx	1abf37e <mnt_context_get_status@plt+0x1abcf32>
    3378:	strtmi	r9, [r0], -r8, lsl #22
    337c:			; <UNDEFINED> instruction: 0xf0006819
    3380:	stmdacs	r0, {r0, r1, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    3384:	adcshi	pc, pc, r0
    3388:			; <UNDEFINED> instruction: 0xf8529a04
    338c:	movwcc	r3, #7192	; 0x1c18
    3390:	ldccc	8, cr15, [r8], {66}	; 0x42
    3394:	strtmi	lr, [r0], -sp, lsl #12
    3398:	svc	0x001af7fe
    339c:			; <UNDEFINED> instruction: 0xf43f2800
    33a0:	bls	12e384 <mnt_context_get_status@plt+0x12bf38>
    33a4:			; <UNDEFINED> instruction: 0xf8df4620
    33a8:			; <UNDEFINED> instruction: 0xf1a23450
    33ac:			; <UNDEFINED> instruction: 0xf8420714
    33b0:			; <UNDEFINED> instruction: 0xf85bac14
    33b4:	ldmdavs	lr, {r0, r1, ip, sp}
    33b8:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    33bc:			; <UNDEFINED> instruction: 0xf47f2800
    33c0:	strtmi	sl, [r0], -r7, ror #23
    33c4:	stmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    33c8:	strmi	r2, [r0], r1, lsl #16
    33cc:	blge	ff8405d0 <mnt_context_get_status@plt+0xff83e184>
    33d0:			; <UNDEFINED> instruction: 0x46204639
    33d4:	svc	0x00d4f7fe
    33d8:			; <UNDEFINED> instruction: 0xf7fe4620
    33dc:	strmi	lr, [r5], -r8, asr #29
    33e0:			; <UNDEFINED> instruction: 0xf7fe4620
    33e4:	ldmdavs	sl!, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    33e8:	mulls	r3, r7, r4
    33ec:	orrshi	pc, lr, r0, lsl #2
    33f0:			; <UNDEFINED> instruction: 0xf10004d1
    33f4:			; <UNDEFINED> instruction: 0xf4128154
    33f8:			; <UNDEFINED> instruction: 0xf0001ff0
    33fc:	orrslt	r8, r0, r1, asr #2
    3400:	ldrbtmi	r4, [r9], #-2558	; 0xfffff602
    3404:	ldc	7, cr15, [sl, #-1016]	; 0xfffffc08
    3408:	cmnlt	r0, sp, ror #2
    340c:	andcs	r4, r5, #252, 18	; 0x3f0000
    3410:	ldrbtmi	r2, [r9], #-0
    3414:	stc	7, cr15, [r6, #1016]!	; 0x3f8
    3418:	ldrtmi	r9, [r2], -r3, lsl #22
    341c:	strmi	r9, [r1], -r0, lsl #10
    3420:			; <UNDEFINED> instruction: 0xf7fe2001
    3424:	ldmibmi	r7!, {r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    3428:	andcs	r2, r0, r5, lsl #4
    342c:			; <UNDEFINED> instruction: 0xf7fe4479
    3430:			; <UNDEFINED> instruction: 0x462bed9a
    3434:			; <UNDEFINED> instruction: 0x46014632
    3438:			; <UNDEFINED> instruction: 0xf7fe2001
    343c:			; <UNDEFINED> instruction: 0xf7ffeee8
    3440:			; <UNDEFINED> instruction: 0xf44fbba7
    3444:	strtmi	r5, [r0], -r0, lsl #2
    3448:	svc	0x0010f7fe
    344c:	bllt	fe381450 <mnt_context_get_status@plt+0xfe37f004>
    3450:			; <UNDEFINED> instruction: 0xf7fe4620
    3454:	strmi	lr, [r5], -r4, asr #25
    3458:			; <UNDEFINED> instruction: 0xf43f2800
    345c:			; <UNDEFINED> instruction: 0xf7feab82
    3460:	strmi	lr, [r7], -r2, lsl #28
    3464:			; <UNDEFINED> instruction: 0xf000b160
    3468:	strmi	pc, [r6], -r3, asr #27
    346c:			; <UNDEFINED> instruction: 0xf0002800
    3470:	strmi	r8, [r1], -fp, lsr #2
    3474:			; <UNDEFINED> instruction: 0xf7fe4628
    3478:	ldrtmi	lr, [r0], -r8, lsl #26
    347c:	stc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    3480:			; <UNDEFINED> instruction: 0xf7fe4628
    3484:	strmi	lr, [r7], -ip, lsr #28
    3488:			; <UNDEFINED> instruction: 0xf43f2800
    348c:			; <UNDEFINED> instruction: 0xf000ab6a
    3490:	strmi	pc, [r6], -pc, lsr #27
    3494:			; <UNDEFINED> instruction: 0xf0002800
    3498:			; <UNDEFINED> instruction: 0x46288111
    349c:			; <UNDEFINED> instruction: 0xf7fe4631
    34a0:	ldrtmi	lr, [r0], -r4, asr #31
    34a4:	ldc	7, cr15, [r4, #-1016]	; 0xfffffc08
    34a8:	bllt	17014ac <mnt_context_get_status@plt+0x16ff060>
    34ac:			; <UNDEFINED> instruction: 0x46204633
    34b0:	ldrmi	r4, [r8], r6, asr #12
    34b4:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    34b8:	cmple	r3, r0, lsl #16
    34bc:			; <UNDEFINED> instruction: 0xf8539b04
    34c0:			; <UNDEFINED> instruction: 0xf1baac18
    34c4:	andle	r0, r5, r0, lsl #30
    34c8:	svclt	0x000c2e00
    34cc:	beq	83f610 <mnt_context_get_status@plt+0x83d1c4>
    34d0:	beq	103f614 <mnt_context_get_status@plt+0x103d1c8>
    34d4:	beq	43ed3c <mnt_context_get_status@plt+0x43c8f0>
    34d8:	mrc	7, 3, APSR_nzcv, cr4, cr14, {7}
    34dc:	bllt	16414e0 <mnt_context_get_status@plt+0x163f094>
    34e0:			; <UNDEFINED> instruction: 0xf7fe4620
    34e4:	stmdacs	r0, {r2, r6, r9, sl, fp, sp, lr, pc}
    34e8:	svcge	0x0031f47f
    34ec:			; <UNDEFINED> instruction: 0xf8d8e595
    34f0:			; <UNDEFINED> instruction: 0xf7fe0000
    34f4:	bicslt	lr, r8, r0, lsl #29
    34f8:			; <UNDEFINED> instruction: 0xe6cf463a
    34fc:	ldrbtmi	r4, [r9], #-2498	; 0xfffff63e
    3500:	ldc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    3504:			; <UNDEFINED> instruction: 0x4620e577
    3508:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    350c:	svc	0x009ef7fe
    3510:			; <UNDEFINED> instruction: 0xf43f2800
    3514:	strtmi	sl, [r0], -lr, asr #26
    3518:	mrc	7, 2, APSR_nzcv, cr10, cr14, {7}
    351c:			; <UNDEFINED> instruction: 0xf43f2800
    3520:	cdp	13, 1, cr10, cr8, cr8, {2}
    3524:			; <UNDEFINED> instruction: 0x463a1a90
    3528:			; <UNDEFINED> instruction: 0xf7fe2001
    352c:	strb	lr, [r0, #-3696]	; 0xfffff190
    3530:	bne	fe43ed98 <mnt_context_get_status@plt+0xfe43c94c>
    3534:			; <UNDEFINED> instruction: 0xf7fe4638
    3538:	cdpne	14, 0, cr14, cr6, cr8, {7}
    353c:	shadd16mi	fp, r2, r4
    3540:			; <UNDEFINED> instruction: 0xe6ab463a
    3544:	strbmi	r9, [r1], -r4, lsl #22
    3548:	strcs	r4, [r0], -r0, lsr #12
    354c:	andseq	pc, r8, #-1073741784	; 0xc0000028
    3550:	stmdb	r3, {r0, r2, r3, r4, r9, sl, lr}^
    3554:			; <UNDEFINED> instruction: 0xf7fe6606
    3558:	stmdacs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
    355c:			; <UNDEFINED> instruction: 0xf855d1ae
    3560:			; <UNDEFINED> instruction: 0xf8556c14
    3564:	mcrcs	12, 0, r3, cr0, cr8, {0}
    3568:	bne	ffdb7810 <mnt_context_get_status@plt+0xffdb53c4>
    356c:			; <UNDEFINED> instruction: 0xf7fee7a6
    3570:	stmdacs	r0, {r1, r5, r6, r7, sl, fp, sp, lr, pc}
    3574:	blmi	fe977760 <mnt_context_get_status@plt+0xfe975314>
    3578:	ssatmi	sl, #19, r7, lsl #26
    357c:	ldrbtmi	r4, [fp], #-1667	; 0xfffff97d
    3580:	bcc	43eda8 <mnt_context_get_status@plt+0x43c95c>
    3584:	movwls	sl, #15128	; 0x3b18
    3588:	ldrbtmi	r4, [fp], #-2977	; 0xfffff45f
    358c:	bcc	fe43edb4 <mnt_context_get_status@plt+0xfe43c968>
    3590:	strtmi	r9, [sl], -r3, lsl #22
    3594:			; <UNDEFINED> instruction: 0x46204659
    3598:	andhi	pc, r0, sp, asr #17
    359c:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    35a0:	bllt	14fac <mnt_context_get_status@plt+0x12b60>
    35a4:			; <UNDEFINED> instruction: 0xf7fe6828
    35a8:			; <UNDEFINED> instruction: 0xf8d8ed5e
    35ac:	strmi	r3, [r7], -r0
    35b0:	strtmi	fp, [r0], -r3, lsl #3
    35b4:	mcr	7, 0, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    35b8:	rscle	r2, r9, r0, lsl #16
    35bc:	bne	fe43ee24 <mnt_context_get_status@plt+0xfe43c9d8>
    35c0:	andcs	r4, r5, #72, 12	; 0x4800000
    35c4:	stcl	7, cr15, [lr], {254}	; 0xfe
    35c8:			; <UNDEFINED> instruction: 0x4601463a
    35cc:			; <UNDEFINED> instruction: 0xf7fe2001
    35d0:	bfi	lr, lr, #28, #2
    35d4:	strtmi	r9, [r0], -r3, lsl #22
    35d8:			; <UNDEFINED> instruction: 0xf0006819
    35dc:	orrlt	pc, r8, sp, ror sl	; <UNPREDICTABLE>
    35e0:	beq	7fa10 <mnt_context_get_status@plt+0x7d5c4>
    35e4:			; <UNDEFINED> instruction: 0x465fe7d4
    35e8:	svceq	0x0000f1ba
    35ec:	cdpcs	0, 0, cr13, cr0, cr5, {0}
    35f0:			; <UNDEFINED> instruction: 0xf04fbf0c
    35f4:			; <UNDEFINED> instruction: 0xf04f0a20
    35f8:	ldrtmi	r0, [r8], -r0, asr #20
    35fc:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    3600:	blt	ff1c1604 <mnt_context_get_status@plt+0xff1bf1b8>
    3604:	strcc	r4, [r1], -r0, lsr #12
    3608:	svc	0x0020f7fe
    360c:	adcsle	r2, pc, r0, lsl #16
    3610:			; <UNDEFINED> instruction: 0xf7fe4620
    3614:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    3618:	mrc	0, 0, sp, cr8, cr10, {5}
    361c:			; <UNDEFINED> instruction: 0x463a1a10
    3620:			; <UNDEFINED> instruction: 0xf7fe2001
    3624:			; <UNDEFINED> instruction: 0xe7b3edf4
    3628:	eoreq	pc, r6, r8, asr r8	; <UNPREDICTABLE>
    362c:	mrc	7, 7, APSR_nzcv, cr6, cr14, {7}
    3630:			; <UNDEFINED> instruction: 0xf0402800
    3634:	strtmi	r8, [r0], -r9, lsr #1
    3638:	ldc	7, cr15, [r8, #1016]	; 0x3f8
    363c:			; <UNDEFINED> instruction: 0xf0002800
    3640:			; <UNDEFINED> instruction: 0xf858809d
    3644:	strtmi	r1, [r0], -r6, lsr #32
    3648:	bl	ff541648 <mnt_context_get_status@plt+0xff53f1fc>
    364c:	mrc	6, 0, lr, cr8, cr15, {3}
    3650:			; <UNDEFINED> instruction: 0xf8dd0a90
    3654:			; <UNDEFINED> instruction: 0xf7fea018
    3658:	cdp	13, 1, cr14, cr9, cr8, {6}
    365c:	vmov	r0, s16
    3660:			; <UNDEFINED> instruction: 0xf7fe4a10
    3664:			; <UNDEFINED> instruction: 0xf7ffedb0
    3668:	stmdbmi	sl!, {r0, r1, r4, r7, r9, fp, ip, sp, pc}^
    366c:			; <UNDEFINED> instruction: 0xf04f2205
    3670:	ldrbtmi	r0, [r9], #-2562	; 0xfffff5fe
    3674:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    3678:	mrc	7, 1, APSR_nzcv, cr10, cr14, {7}
    367c:	blt	fe241680 <mnt_context_get_status@plt+0xfe23f234>
    3680:	andcs	r4, r5, #1654784	; 0x194000
    3684:			; <UNDEFINED> instruction: 0x46504479
    3688:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    368c:	ldrtmi	r9, [r2], -r3, lsl #22
    3690:	strmi	r9, [r1], -r0, lsl #10
    3694:			; <UNDEFINED> instruction: 0xf7fe4640
    3698:			; <UNDEFINED> instruction: 0xf7ffedba
    369c:	ldmdbmi	pc, {r0, r3, r4, r5, r6, r9, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    36a0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    36a4:	ldmdbmi	lr, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    36a8:			; <UNDEFINED> instruction: 0xf04f2205
    36ac:	ldrbtmi	r0, [r9], #-2562	; 0xfffff5fe
    36b0:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    36b4:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    36b8:	blt	1ac16bc <mnt_context_get_status@plt+0x1abf270>
    36bc:			; <UNDEFINED> instruction: 0x463a4959
    36c0:	ldrbtmi	r2, [r9], #-1
    36c4:	stc	7, cr15, [r6], {254}	; 0xfe
    36c8:			; <UNDEFINED> instruction: 0x463a4957
    36cc:	ldrbtmi	r2, [r9], #-1
    36d0:	stc	7, cr15, [r0], {254}	; 0xfe
    36d4:	ldc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    36d8:	beq	fe43ef00 <mnt_context_get_status@plt+0xfe43cab4>
    36dc:	ldmdbmi	r3, {r0, r1, r5, r7, r8, sl, sp, lr, pc}^
    36e0:	andcs	r2, r0, r5, lsl #4
    36e4:			; <UNDEFINED> instruction: 0xf7fe4479
    36e8:			; <UNDEFINED> instruction: 0xf7feec3e
    36ec:	ldmdbmi	r0, {r1, r5, r8, sl, fp, sp, lr, pc}^
    36f0:	andcs	r4, r5, #80, 22	; 0x14000
    36f4:	andcs	r4, r0, r9, ror r4
    36f8:	blt	fe8416fc <mnt_context_get_status@plt+0xfe83f2b0>
    36fc:	andcs	r4, r5, #1277952	; 0x138000
    3700:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3704:	stc	7, cr15, [lr], #-1016	; 0xfffffc08
    3708:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    370c:	blmi	1255c40 <mnt_context_get_status@plt+0x12537f4>
    3710:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3714:			; <UNDEFINED> instruction: 0xf7ff2205
    3718:	stmdbmi	r9, {r0, r4, r7, r9, fp, ip, sp, pc}^
    371c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3720:	stc	7, cr15, [r0], #-1016	; 0xfffffc08
    3724:	andcs	r4, r2, r1, lsl #12
    3728:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    372c:	andcs	r4, r5, #1130496	; 0x114000
    3730:			; <UNDEFINED> instruction: 0xe7a84479
    3734:	stc	7, cr15, [sl], #-1016	; 0xfffffc08
    3738:	andcs	r4, r5, #1097728	; 0x10c000
    373c:	ldrbtmi	r2, [r9], #-0
    3740:	ldc	7, cr15, [r0], {254}	; 0xfe
    3744:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    3748:	blmi	e95c50 <mnt_context_get_status@plt+0xe93804>
    374c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3750:			; <UNDEFINED> instruction: 0xf7ff2000
    3754:	ldmdbmi	lr!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, pc}
    3758:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    375c:	stc	7, cr15, [r2], {254}	; 0xfe
    3760:	andcs	r4, r2, r1, lsl #12
    3764:	ldc	7, cr15, [r6], #-1016	; 0xfffffc08
    3768:	andcs	r4, r5, #950272	; 0xe8000
    376c:	ldrbtmi	r9, [r9], #-2054	; 0xfffff7fa
    3770:	bl	ffe41770 <mnt_context_get_status@plt+0xffe3f324>
    3774:	andcs	r4, r2, r1, lsl #12
    3778:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    377c:	eorne	pc, r6, r8, asr r8	; <UNPREDICTABLE>
    3780:			; <UNDEFINED> instruction: 0xf7fe4620
    3784:	strb	lr, [r2, #3298]!	; 0xce2
    3788:			; <UNDEFINED> instruction: 0xf7fe4620
    378c:	stmdacs	r0, {r3, r7, r8, sl, fp, sp, lr, pc}
    3790:	svcge	0x0057f43f
    3794:	andcs	r4, r5, #48, 18	; 0xc0000
    3798:	ldrbtmi	r2, [r9], #-0
    379c:	bl	ff8c179c <mnt_context_get_status@plt+0xff8bf350>
    37a0:	andcs	r4, r1, r1, lsl #12
    37a4:	ldc	7, cr15, [r8, #1016]	; 0x3f8
    37a8:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    37ac:	svclt	0x00b3f7fe
    37b0:	andcs	r4, r5, #704512	; 0xac000
    37b4:			; <UNDEFINED> instruction: 0xf7fe4479
    37b8:			; <UNDEFINED> instruction: 0x4601ebd6
    37bc:			; <UNDEFINED> instruction: 0xf7fe2002
    37c0:	stmdami	r8!, {r1, r3, sl, fp, sp, lr, pc}
    37c4:	stmdavs	fp!, {r1, r9, sp}
    37c8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    37cc:	stc	7, cr15, [r0], #-1016	; 0xfffffc08
    37d0:			; <UNDEFINED> instruction: 0xf7fe2000
    37d4:	blls	13ea04 <mnt_context_get_status@plt+0x13c5b8>
    37d8:			; <UNDEFINED> instruction: 0xf7ff1f1a
    37dc:	svclt	0x0000ba25
    37e0:	andeq	r3, r0, lr, asr #18
    37e4:	andeq	r0, r0, r4, asr r2
    37e8:	muleq	r0, ip, r8
    37ec:	muleq	r0, r4, r8
    37f0:	andeq	r3, r0, r6, lsl #17
    37f4:	andeq	r3, r0, lr, ror r8
    37f8:	andeq	r0, r0, ip, asr r2
    37fc:	muleq	r0, r6, r8
    3800:	andeq	r3, r0, lr, lsl #17
    3804:	andeq	r3, r0, ip, lsl #17
    3808:			; <UNDEFINED> instruction: 0x000036be
    380c:	andeq	r3, r0, lr, asr #12
    3810:	andeq	r3, r0, r2, lsr r6
    3814:	andeq	r3, r0, sl, ror #9
    3818:	andeq	r3, r0, ip, lsl r6
    381c:	ldrdeq	r3, [r0], -lr
    3820:	andeq	r3, r0, lr, lsr #9
    3824:	muleq	r0, sl, r8
    3828:	andeq	r3, r0, lr, lsl #17
    382c:	andeq	r2, r0, r4, lsl #17
    3830:	andeq	r2, r0, r0, lsl #17
    3834:	andeq	r0, r0, r8, asr #4
    3838:	andeq	r2, r0, r6, ror #16
    383c:	andeq	r2, r0, r2, ror #16
    3840:	andeq	r2, r0, r2, ror #13
    3844:	andeq	r3, r0, r8, lsr r5
    3848:	andeq	r2, r0, sl, lsr #16
    384c:	andeq	r2, r0, r6, lsr #16
    3850:	andeq	r3, r0, r2, lsl #8
    3854:	ldrdeq	r3, [r0], -sl
    3858:	andeq	r3, r0, lr, lsr #9
    385c:	andeq	r3, r0, r6, lsl #8
    3860:	andeq	r2, r0, r8, ror #13
    3864:	andeq	r3, r0, sl, asr r3
    3868:	bleq	3f9ac <mnt_context_get_status@plt+0x3d560>
    386c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    3870:	strbtmi	fp, [sl], -r2, lsl #24
    3874:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3878:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    387c:	ldrmi	sl, [sl], #776	; 0x308
    3880:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3884:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3888:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    388c:			; <UNDEFINED> instruction: 0xf85a4b06
    3890:	stmdami	r6, {r0, r1, ip, sp}
    3894:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3898:	bl	fff41898 <mnt_context_get_status@plt+0xfff3f44c>
    389c:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    38a0:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    38a4:	andeq	r0, r0, r4, lsr r2
    38a8:	andeq	r0, r0, r0, asr r2
    38ac:	andeq	r0, r0, r8, asr r2
    38b0:	ldr	r3, [pc, #20]	; 38cc <mnt_context_get_status@plt+0x1480>
    38b4:	ldr	r2, [pc, #20]	; 38d0 <mnt_context_get_status@plt+0x1484>
    38b8:	add	r3, pc, r3
    38bc:	ldr	r2, [r3, r2]
    38c0:	cmp	r2, #0
    38c4:	bxeq	lr
    38c8:	b	20a0 <__gmon_start__@plt>
    38cc:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    38d0:	andeq	r0, r0, ip, asr #4
    38d4:	blmi	1d58f4 <mnt_context_get_status@plt+0x1d34a8>
    38d8:	bmi	1d4ac0 <mnt_context_get_status@plt+0x1d2674>
    38dc:	addmi	r4, r3, #2063597568	; 0x7b000000
    38e0:	andle	r4, r3, sl, ror r4
    38e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    38e8:	ldrmi	fp, [r8, -r3, lsl #2]
    38ec:	svclt	0x00004770
    38f0:	andeq	r4, r1, r0, lsr r7
    38f4:	andeq	r4, r1, ip, lsr #14
    38f8:			; <UNDEFINED> instruction: 0x000144b0
    38fc:	andeq	r0, r0, ip, lsr r2
    3900:	stmdbmi	r9, {r3, fp, lr}
    3904:	bmi	254aec <mnt_context_get_status@plt+0x2526a0>
    3908:	bne	254af4 <mnt_context_get_status@plt+0x2526a8>
    390c:	svceq	0x00cb447a
    3910:			; <UNDEFINED> instruction: 0x01a1eb03
    3914:	andle	r1, r3, r9, asr #32
    3918:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    391c:	ldrmi	fp, [r8, -r3, lsl #2]
    3920:	svclt	0x00004770
    3924:	andeq	r4, r1, r4, lsl #14
    3928:	andeq	r4, r1, r0, lsl #14
    392c:	andeq	r4, r1, r4, lsl #9
    3930:	andeq	r0, r0, r0, ror #4
    3934:	blmi	2b0d5c <mnt_context_get_status@plt+0x2ae910>
    3938:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    393c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    3940:	blmi	271ef4 <mnt_context_get_status@plt+0x26faa8>
    3944:	ldrdlt	r5, [r3, -r3]!
    3948:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    394c:			; <UNDEFINED> instruction: 0xf7fe6818
    3950:			; <UNDEFINED> instruction: 0xf7ffea7c
    3954:	blmi	1c3858 <mnt_context_get_status@plt+0x1c140c>
    3958:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    395c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    3960:	andeq	r4, r1, lr, asr #13
    3964:	andeq	r4, r1, r4, asr r4
    3968:	andeq	r0, r0, r8, lsr r2
    396c:			; <UNDEFINED> instruction: 0x000146b6
    3970:	andeq	r4, r1, lr, lsr #13
    3974:	svclt	0x0000e7c4
    3978:	mvnsmi	lr, sp, lsr #18
    397c:	cfmsub32mi	mvax0, mvfx4, mvfx5, mvfx13
    3980:			; <UNDEFINED> instruction: 0xf8df4607
    3984:			; <UNDEFINED> instruction: 0x462a8054
    3988:			; <UNDEFINED> instruction: 0x4638447e
    398c:	strcs	r4, [r0], #-1272	; 0xfffffb08
    3990:			; <UNDEFINED> instruction: 0xf7fe4631
    3994:	stmdblt	r8, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    3998:			; <UNDEFINED> instruction: 0xb1ab5773
    399c:	cfstrscs	mvf3, [r3], {1}
    39a0:	biceq	lr, r4, #8, 22	; 0x2000
    39a4:	ldmdavs	lr, {r2, r3, ip, lr, pc}^
    39a8:	ldrtmi	r4, [r8], -sl, lsr #12
    39ac:			; <UNDEFINED> instruction: 0xf7fe4631
    39b0:	stmdacs	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
    39b4:	strcc	sp, [r1], #-240	; 0xffffff10
    39b8:	bl	20e9cc <mnt_context_get_status@plt+0x20c580>
    39bc:	mvnsle	r0, r4, asr #7
    39c0:	andseq	pc, r5, pc, rrx
    39c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    39c8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    39cc:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    39d0:	svclt	0x0000e7f8
    39d4:	andeq	r2, r0, r0, lsl r3
    39d8:	andeq	r4, r1, r0, lsr #32
    39dc:	andeq	r3, r1, r2, ror #31
    39e0:	tstcs	r1, lr, lsl #8
    39e4:	addlt	fp, r2, r0, lsl #10
    39e8:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    39ec:			; <UNDEFINED> instruction: 0xf8dfab03
    39f0:	ldrbtmi	ip, [lr], #80	; 0x50
    39f4:	blcs	141b48 <mnt_context_get_status@plt+0x13f6fc>
    39f8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    39fc:	ldrdgt	pc, [r0], -ip
    3a00:	andgt	pc, r4, sp, asr #17
    3a04:	stceq	0, cr15, [r0], {79}	; 0x4f
    3a08:			; <UNDEFINED> instruction: 0xf7fe9300
    3a0c:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    3a10:	bmi	33a648 <mnt_context_get_status@plt+0x3381fc>
    3a14:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    3a18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3a1c:	subsmi	r9, sl, r1, lsl #22
    3a20:	andlt	sp, r2, r9, lsl #2
    3a24:	bl	141ba0 <mnt_context_get_status@plt+0x13f754>
    3a28:	ldrbmi	fp, [r0, -r3]!
    3a2c:	andcs	r4, r2, r6, lsl #18
    3a30:			; <UNDEFINED> instruction: 0xf7fe4479
    3a34:			; <UNDEFINED> instruction: 0xf7feead0
    3a38:	svclt	0x0000eaaa
    3a3c:	muleq	r1, lr, r3
    3a40:	andeq	r0, r0, r0, asr #4
    3a44:	andeq	r4, r1, sl, ror r3
    3a48:	andeq	r2, r0, r0, ror r2
    3a4c:	strmi	fp, [r4], -r8, lsl #10
    3a50:	b	b41a50 <mnt_context_get_status@plt+0xb3f604>
    3a54:			; <UNDEFINED> instruction: 0xf7fe4605
    3a58:	vmlsne.f32	s28, s5, s20
    3a5c:	svclt	0x00184603
    3a60:	sfmcs	f2, 4, [r0, #-4]
    3a64:	ldrmi	fp, [r0], -ip, lsl #30
    3a68:	cmnlt	r8, r0
    3a6c:			; <UNDEFINED> instruction: 0xb1b4461d
    3a70:	andcs	r4, r5, #344064	; 0x54000
    3a74:	ldrbtmi	r2, [r9], #-0
    3a78:	b	1d41a78 <mnt_context_get_status@plt+0x1d3f62c>
    3a7c:	strtmi	r4, [r2], -fp, lsr #12
    3a80:	andcs	r4, r1, r1, lsl #12
    3a84:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    3a88:	ldmdbmi	r0, {r2, r5, r7, r8, ip, sp, pc}
    3a8c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3a90:	b	1a41a90 <mnt_context_get_status@plt+0x1a3f644>
    3a94:	strmi	r4, [r1], -r2, lsr #12
    3a98:			; <UNDEFINED> instruction: 0xf7fe2001
    3a9c:	stmdbmi	ip, {r1, r2, r3, r4, sl, fp, sp, lr, pc}
    3aa0:	strtmi	r2, [r0], -r5, lsl #4
    3aa4:			; <UNDEFINED> instruction: 0xf7fe4479
    3aa8:			; <UNDEFINED> instruction: 0x462aea5e
    3aac:	andcs	r4, r1, r1, lsl #12
    3ab0:	ldc	7, cr15, [r2], {254}	; 0xfe
    3ab4:	strtmi	r4, [r0], -r7, lsl #18
    3ab8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3abc:	b	14c1abc <mnt_context_get_status@plt+0x14bf670>
    3ac0:	andcs	r4, r1, r1, lsl #12
    3ac4:	stc	7, cr15, [r8], {254}	; 0xfe
    3ac8:	andeq	r2, r0, r2, asr #4
    3acc:	andeq	r2, r0, lr, lsl #5
    3ad0:	andeq	r2, r0, ip, asr #4
    3ad4:	andeq	r2, r0, r2, lsl #5
    3ad8:	mvnsmi	lr, sp, lsr #18
    3adc:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    3ae0:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
    3ae4:			; <UNDEFINED> instruction: 0xf8dfb082
    3ae8:	stcge	0, cr14, [r2], {164}	; 0xa4
    3aec:	movwcs	r4, #1272	; 0x4f8
    3af0:	cfstr32pl	mvfx15, [r0], {13}
    3af4:			; <UNDEFINED> instruction: 0xf858af01
    3af8:	strmi	lr, [r5], -lr
    3afc:			; <UNDEFINED> instruction: 0xf641460e
    3b00:			; <UNDEFINED> instruction: 0x461972fc
    3b04:			; <UNDEFINED> instruction: 0xf10c4620
    3b08:			; <UNDEFINED> instruction: 0xf8de0c04
    3b0c:			; <UNDEFINED> instruction: 0xf8cce000
    3b10:			; <UNDEFINED> instruction: 0xf04fe000
    3b14:	movwls	r0, #7680	; 0x1e00
    3b18:	bl	13c1b18 <mnt_context_get_status@plt+0x13bf6cc>
    3b1c:	vst1.8	{d20-d22}, [pc :256], r1
    3b20:	ldrtmi	r5, [sl], -r0, lsl #6
    3b24:			; <UNDEFINED> instruction: 0xf7fe4628
    3b28:	strmi	lr, [r6], -lr, lsr #22
    3b2c:			; <UNDEFINED> instruction: 0xf7fe4628
    3b30:			; <UNDEFINED> instruction: 0xf914eb1e
    3b34:	teqlt	r3, r4, lsl #24
    3b38:			; <UNDEFINED> instruction: 0x4601b1d8
    3b3c:			; <UNDEFINED> instruction: 0x463a4814
    3b40:			; <UNDEFINED> instruction: 0xf7fe4478
    3b44:	strdlt	lr, [r6, r6]
    3b48:			; <UNDEFINED> instruction: 0xf50d4912
    3b4c:	bmi	3d8754 <mnt_context_get_status@plt+0x3d6308>
    3b50:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    3b54:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    3b58:	subsmi	r6, r1, sl, lsl r8
    3b5c:			; <UNDEFINED> instruction: 0x4630d111
    3b60:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    3b64:	pop	{r1, ip, sp, pc}
    3b68:			; <UNDEFINED> instruction: 0x462881f0
    3b6c:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    3b70:	strtmi	lr, [r8], -sl, ror #15
    3b74:	bl	fe4c1b74 <mnt_context_get_status@plt+0xfe4bf728>
    3b78:	bicsle	r2, lr, r0, lsl #16
    3b7c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    3b80:			; <UNDEFINED> instruction: 0xf7fee7db
    3b84:	svclt	0x0000ea04
    3b88:	andeq	r4, r1, r4, lsr #5
    3b8c:	andeq	r0, r0, r0, asr #4
    3b90:	andeq	r2, r0, r8, lsl r2
    3b94:	andeq	r4, r1, lr, lsr r2
    3b98:	ldrdeq	r2, [r0], -r6
    3b9c:	ldrlt	fp, [r8, #-369]!	; 0xfffffe8f
    3ba0:	stmdbmi	r7, {r2, r3, r9, sl, lr}
    3ba4:	andcs	r4, r0, r5, lsl r6
    3ba8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3bac:	ldmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bb0:	strtmi	r4, [r1], -sl, lsr #12
    3bb4:	b	fef41bb4 <mnt_context_get_status@plt+0xfef3f768>
    3bb8:	ldclt	0, cr2, [r8, #-4]!
    3bbc:	ldrbmi	r2, [r0, -r1]!
    3bc0:			; <UNDEFINED> instruction: 0x000021b6
    3bc4:			; <UNDEFINED> instruction: 0x4605b570
    3bc8:	cmnlt	r9, ip, lsl #12
    3bcc:	mulvs	r0, r1, r9
    3bd0:	msreq	CPSR_x, #-2147483607	; 0x80000029
    3bd4:	blcs	6f0748 <mnt_context_get_status@plt+0x6ee2fc>
    3bd8:			; <UNDEFINED> instruction: 0xf7fed90c
    3bdc:	stmdavs	r3, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    3be0:	andscc	pc, r6, r3, lsr r8	; <UNPREDICTABLE>
    3be4:	strle	r0, [ip], #-2011	; 0xfffff825
    3be8:	strtmi	r4, [r1], -r8, lsr #12
    3bec:	bl	ff0c1bec <mnt_context_get_status@plt+0xff0bf7a0>
    3bf0:			; <UNDEFINED> instruction: 0xbd70b990
    3bf4:			; <UNDEFINED> instruction: 0xf6c02221
    3bf8:	blx	884400 <mnt_context_get_status@plt+0x881fb4>
    3bfc:	ldrbeq	pc, [sl, r3, lsl #6]	; <UNPREDICTABLE>
    3c00:	stmdbmi	fp, {r0, r1, r3, r5, r6, r7, r8, sl, ip, lr, pc}
    3c04:	andcs	r2, r0, r5, lsl #4
    3c08:			; <UNDEFINED> instruction: 0xf7fe4479
    3c0c:	strtmi	lr, [r2], -ip, lsr #19
    3c10:	andcs	r4, r1, r1, lsl #12
    3c14:	bl	1841c14 <mnt_context_get_status@plt+0x183f7c8>
    3c18:	andcs	r4, r5, #98304	; 0x18000
    3c1c:	ldrbtmi	r2, [r9], #-0
    3c20:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c24:	strmi	r4, [r1], -r2, lsr #12
    3c28:			; <UNDEFINED> instruction: 0xf7fe2002
    3c2c:	svclt	0x0000e9d4
    3c30:	andeq	r2, r0, r0, lsl #3
    3c34:	andeq	r2, r0, sl, lsl #3
    3c38:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    3c3c:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    3c40:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3c44:			; <UNDEFINED> instruction: 0xf7fe4620
    3c48:	strmi	lr, [r7], -r8, lsl #20
    3c4c:			; <UNDEFINED> instruction: 0xf7fe4620
    3c50:			; <UNDEFINED> instruction: 0x4606e958
    3c54:			; <UNDEFINED> instruction: 0xf7fe4620
    3c58:			; <UNDEFINED> instruction: 0x4604eb10
    3c5c:			; <UNDEFINED> instruction: 0xb128bb66
    3c60:	b	1fc1c60 <mnt_context_get_status@plt+0x1fbf814>
    3c64:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    3c68:	tstle	r7, r9, lsl #22
    3c6c:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    3c70:			; <UNDEFINED> instruction: 0x4620681c
    3c74:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c78:	strtmi	r4, [r0], -r6, lsl #12
    3c7c:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c80:	strtmi	r4, [r0], -r5, lsl #12
    3c84:	b	ffe41c84 <mnt_context_get_status@plt+0xffe3f838>
    3c88:	bllt	f554a0 <mnt_context_get_status@plt+0xf53054>
    3c8c:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    3c90:	b	19c1c90 <mnt_context_get_status@plt+0x19bf844>
    3c94:	blcs	25dca8 <mnt_context_get_status@plt+0x25b85c>
    3c98:	ldfltp	f5, [r8, #44]!	; 0x2c
    3c9c:	rscle	r2, r5, r0, lsr #22
    3ca0:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    3ca4:	andcs	r2, r0, r5, lsl #4
    3ca8:			; <UNDEFINED> instruction: 0xf7fe4479
    3cac:			; <UNDEFINED> instruction: 0xf7fee95c
    3cb0:	andcs	lr, r1, r0, lsr #22
    3cb4:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cb8:	b	14c1cb8 <mnt_context_get_status@plt+0x14bf86c>
    3cbc:	stccs	8, cr6, [r0], {3}
    3cc0:	blcs	838478 <mnt_context_get_status@plt+0x83602c>
    3cc4:	andvs	fp, r4, r8, lsl pc
    3cc8:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    3ccc:	andcs	r2, r0, r5, lsl #4
    3cd0:			; <UNDEFINED> instruction: 0xf7fe4479
    3cd4:			; <UNDEFINED> instruction: 0xf7fee948
    3cd8:	strb	lr, [sl, ip, lsr #20]!
    3cdc:	mvnle	r2, r0, lsl #16
    3ce0:	b	fc1ce0 <mnt_context_get_status@plt+0xfbf894>
    3ce4:	blcs	81dcf8 <mnt_context_get_status@plt+0x81b8ac>
    3ce8:	andvs	fp, r4, r8, lsl pc
    3cec:	svclt	0x0000e7e1
    3cf0:	andeq	r4, r1, r2, asr r1
    3cf4:	andeq	r0, r0, r4, asr r2
    3cf8:	andeq	r0, r0, r8, asr #4
    3cfc:	andeq	r2, r0, r0, lsr #2
    3d00:	strdeq	r2, [r0], -r8
    3d04:	blmi	816588 <mnt_context_get_status@plt+0x81413c>
    3d08:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    3d0c:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    3d10:			; <UNDEFINED> instruction: 0x212fb09c
    3d14:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    3d18:			; <UNDEFINED> instruction: 0xf04f931b
    3d1c:			; <UNDEFINED> instruction: 0xf7fe0300
    3d20:	movwcs	lr, #2786	; 0xae2
    3d24:	cmnlt	r8, fp, lsr #32
    3d28:	andcs	r4, r4, #24, 18	; 0x60000
    3d2c:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    3d30:	bl	1741d30 <mnt_context_get_status@plt+0x173f8e4>
    3d34:			; <UNDEFINED> instruction: 0xf7feb940
    3d38:			; <UNDEFINED> instruction: 0xf994e9c6
    3d3c:	stmdavs	r3, {r2, sp}
    3d40:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    3d44:	strle	r0, [sl], #-1307	; 0xfffffae5
    3d48:	bmi	44bd50 <mnt_context_get_status@plt+0x449904>
    3d4c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    3d50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d54:	subsmi	r9, sl, fp, lsl fp
    3d58:	andslt	sp, ip, r2, lsl r1
    3d5c:			; <UNDEFINED> instruction: 0x4631bd70
    3d60:	andcs	r4, r3, sl, ror #12
    3d64:	bl	dc1d64 <mnt_context_get_status@plt+0xdbf918>
    3d68:	mvnle	r2, r0, lsl #16
    3d6c:			; <UNDEFINED> instruction: 0xf4039b04
    3d70:			; <UNDEFINED> instruction: 0xf5b34370
    3d74:	mvnle	r4, r0, asr #31
    3d78:	strmi	r2, [r4], #-1
    3d7c:	strb	r6, [r4, ip, lsr #32]!
    3d80:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d84:	andeq	r4, r1, r8, lsl #1
    3d88:	andeq	r0, r0, r0, asr #4
    3d8c:	andeq	r3, r0, r2, lsl #4
    3d90:	andeq	r4, r1, r2, asr #32
    3d94:	blmi	c96660 <mnt_context_get_status@plt+0xc94214>
    3d98:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3d9c:	cfstr32vc	mvfx15, [r3, #-692]	; 0xfffffd4c
    3da0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3da4:			; <UNDEFINED> instruction: 0xf04f9381
    3da8:			; <UNDEFINED> instruction: 0xb3a10300
    3dac:	mulcc	r0, r1, r9
    3db0:	strmi	fp, [r4], -fp, lsl #7
    3db4:	cdpge	3, 4, cr11, cr1, cr8, {4}
    3db8:	vst1.8	{d20-d21}, [pc :128], sl
    3dbc:	stmib	sp, {r7, r8, r9, ip, sp, lr}^
    3dc0:	ldrbtmi	r4, [sl], #-257	; 0xfffffeff
    3dc4:	andls	r4, r0, #26214400	; 0x1900000
    3dc8:	andcs	r4, r1, #48, 12	; 0x3000000
    3dcc:	bl	cc1dcc <mnt_context_get_status@plt+0xcbf980>
    3dd0:	ldrtmi	r4, [r0], -r5, lsr #18
    3dd4:			; <UNDEFINED> instruction: 0xf7fe4479
    3dd8:	strmi	lr, [r5], -r8, asr #21
    3ddc:	svcge	0x0004b1d8
    3de0:	mvnscs	r4, r2, lsl #12
    3de4:			; <UNDEFINED> instruction: 0xf7fe4638
    3de8:			; <UNDEFINED> instruction: 0xb120e87a
    3dec:			; <UNDEFINED> instruction: 0xf7fe4638
    3df0:	stmdacs	r1, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    3df4:	strcs	sp, [r0], #-2068	; 0xfffff7ec
    3df8:			; <UNDEFINED> instruction: 0xf7fe4628
    3dfc:	bmi	6fe6fc <mnt_context_get_status@plt+0x6fc2b0>
    3e00:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    3e04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e08:	subsmi	r9, sl, r1, lsl #23
    3e0c:	strtmi	sp, [r0], -r4, lsr #2
    3e10:	cfstr32vc	mvfx15, [r3, #-52]	; 0xffffffcc
    3e14:	strcs	fp, [r0], #-3568	; 0xfffff210
    3e18:	ldcmi	7, cr14, [r5], {241}	; 0xf1
    3e1c:			; <UNDEFINED> instruction: 0xe7ca447c
    3e20:	bmi	514f08 <mnt_context_get_status@plt+0x512abc>
    3e24:	orrvc	pc, r0, #1325400064	; 0x4f000000
    3e28:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
    3e2c:	andls	r4, r0, #26214400	; 0x1900000
    3e30:	andcs	r2, r1, #0, 14
    3e34:	stcvc	8, cr15, [r1], {-0}
    3e38:			; <UNDEFINED> instruction: 0xf7fe4630
    3e3c:			; <UNDEFINED> instruction: 0xf994eafc
    3e40:	stmdblt	r1!, {ip}
    3e44:			; <UNDEFINED> instruction: 0xf7fe4630
    3e48:	stmdacs	r0, {r2, r3, r9, fp, sp, lr, pc}
    3e4c:			; <UNDEFINED> instruction: 0x4630d1d3
    3e50:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e54:	strb	r4, [pc, r4, lsl #12]
    3e58:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e5c:	strdeq	r3, [r1], -r8
    3e60:	andeq	r0, r0, r0, asr #4
    3e64:	andeq	r3, r0, r6, ror r1
    3e68:	andeq	r2, r0, r4, lsl pc
    3e6c:	andeq	r3, r1, lr, lsl #31
    3e70:	andeq	r2, r0, r0, asr r2
    3e74:	andeq	r3, r0, r6, lsr #2
    3e78:	andcs	r4, r0, r1, lsl #12
    3e7c:	svclt	0x008af7ff
    3e80:	bmi	d56358 <mnt_context_get_status@plt+0xd53f0c>
    3e84:	mvnsmi	lr, sp, lsr #18
    3e88:			; <UNDEFINED> instruction: 0xf5ad4479
    3e8c:	addlt	r5, r2, r0, lsl #27
    3e90:			; <UNDEFINED> instruction: 0xf50d588a
    3e94:	movwcc	r5, #17280	; 0x4380
    3e98:	andsvs	r6, sl, r2, lsl r8
    3e9c:	andeq	pc, r0, #79	; 0x4f
    3ea0:	suble	r2, pc, r0, lsl #16
    3ea4:	mulcc	r0, r0, r9
    3ea8:	blcs	bd56c0 <mnt_context_get_status@plt+0xbd3274>
    3eac:	cdpge	0, 0, cr13, cr1, cr10, {2}
    3eb0:	orrpl	pc, r0, pc, asr #8
    3eb4:			; <UNDEFINED> instruction: 0xf7fe4630
    3eb8:	strmi	lr, [r5], -ip, lsl #18
    3ebc:	stmdavc	r3!, {r3, r6, r8, ip, sp, pc}
    3ec0:	eorsle	r2, r4, lr, lsr #22
    3ec4:	mulcc	r0, r4, r9
    3ec8:	ldrtmi	fp, [r0], -r3, lsr #19
    3ecc:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ed0:	stmdbmi	r2!, {r0, r2, r9, sl, lr}
    3ed4:	orrpl	pc, r0, #54525952	; 0x3400000
    3ed8:	movwcc	r4, #18975	; 0x4a1f
    3edc:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3ee0:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3ee4:	teqle	r3, r1, asr r0
    3ee8:			; <UNDEFINED> instruction: 0xf50d4628
    3eec:	andlt	r5, r2, r0, lsl #27
    3ef0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3ef4:			; <UNDEFINED> instruction: 0xf7fe4630
    3ef8:	strmi	lr, [r7], -sl, lsl #18
    3efc:			; <UNDEFINED> instruction: 0xf7fe4620
    3f00:	strmi	lr, [r0], r6, lsl #18
    3f04:	andcc	r1, r2, r8, lsr r8
    3f08:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f0c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    3f10:			; <UNDEFINED> instruction: 0x4631d0df
    3f14:			; <UNDEFINED> instruction: 0xf7fe463a
    3f18:	stmibne	r8!, {r3, fp, sp, lr, pc}^
    3f1c:			; <UNDEFINED> instruction: 0xf108232f
    3f20:	strtmi	r0, [r1], -r1, lsl #4
    3f24:	andcc	r5, r1, fp, ror #11
    3f28:	svc	0x00fef7fd
    3f2c:	stmdavc	r2!, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3f30:	svclt	0x00082a2f
    3f34:	sbcle	r3, r5, r2, lsl #8
    3f38:	bicle	r2, r3, lr, lsr #22
    3f3c:	blcs	220d0 <mnt_context_get_status@plt+0x1fc84>
    3f40:	ldr	sp, [pc, r3, asr #1]!
    3f44:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f48:	tstcs	r6, #0, 10
    3f4c:	strb	r6, [r0, r3]
    3f50:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f54:	andeq	r3, r1, r8, lsl #30
    3f58:	andeq	r0, r0, r0, asr #4
    3f5c:			; <UNDEFINED> instruction: 0x00013eb4
    3f60:	blmi	8167e4 <mnt_context_get_status@plt+0x814398>
    3f64:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    3f68:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    3f6c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    3f70:			; <UNDEFINED> instruction: 0xf04f9301
    3f74:	cmnlt	r8, #0, 6
    3f78:	mulmi	r0, r0, r9
    3f7c:	tstcs	r0, r4, asr #2
    3f80:	b	1041f80 <mnt_context_get_status@plt+0x103fb34>
    3f84:	biclt	r4, r8, r4, lsl #12
    3f88:			; <UNDEFINED> instruction: 0xf7ff4669
    3f8c:	ldmdblt	r0, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    3f90:	blmi	5167ec <mnt_context_get_status@plt+0x5143a0>
    3f94:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f98:	blls	5e008 <mnt_context_get_status@plt+0x5bbbc>
    3f9c:	tstle	sp, sl, asr r0
    3fa0:	andlt	r4, r3, r0, lsr #12
    3fa4:	stmdals	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
    3fa8:			; <UNDEFINED> instruction: 0xff66f7ff
    3fac:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3fb0:	strtmi	sp, [r0], -lr, ror #1
    3fb4:			; <UNDEFINED> instruction: 0xf7fd461c
    3fb8:	strb	lr, [r9, ip, lsl #31]!
    3fbc:	blmi	2567f0 <mnt_context_get_status@plt+0x2543a4>
    3fc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3fc4:	blls	5e034 <mnt_context_get_status@plt+0x5bbe8>
    3fc8:	qaddle	r4, sl, r7
    3fcc:	andlt	r4, r3, r8, lsr #12
    3fd0:	ldrhtmi	lr, [r0], -sp
    3fd4:	svclt	0x00d2f7fd
    3fd8:	ldrb	r4, [r9, r4, lsl #12]
    3fdc:	svc	0x00d6f7fd
    3fe0:	andeq	r3, r1, ip, lsr #28
    3fe4:	andeq	r0, r0, r0, asr #4
    3fe8:	strdeq	r3, [r1], -ip
    3fec:	ldrdeq	r3, [r1], -r0
    3ff0:	blmi	ff4d6b40 <mnt_context_get_status@plt+0xff4d46f4>
    3ff4:	push	{r1, r3, r4, r5, r6, sl, lr}
    3ff8:	strdlt	r4, [r9], r0
    3ffc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4000:			; <UNDEFINED> instruction: 0xf04f9307
    4004:	stmdacs	r0, {r8, r9}
    4008:	adchi	pc, r5, r0
    400c:	mulcc	r0, r0, r9
    4010:	blcs	15830 <mnt_context_get_status@plt+0x133e4>
    4014:	addshi	pc, pc, r0
    4018:			; <UNDEFINED> instruction: 0xf7fea805
    401c:			; <UNDEFINED> instruction: 0x4604e934
    4020:			; <UNDEFINED> instruction: 0xf0402800
    4024:			; <UNDEFINED> instruction: 0xf7fe8098
    4028:	mcrrne	9, 5, lr, r3, cr2	; <UNPREDICTABLE>
    402c:			; <UNDEFINED> instruction: 0xf0004605
    4030:	stmdacs	r0, {r5, r7, pc}
    4034:	adchi	pc, r4, r0
    4038:	vadd.i8	d25, d11, d6
    403c:			; <UNDEFINED> instruction: 0xf7fe2980
    4040:			; <UNDEFINED> instruction: 0xf04fe9e8
    4044:	strls	r3, [r2], #-1023	; 0xfffffc01
    4048:	stmibvs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    404c:			; <UNDEFINED> instruction: 0xf7fe9306
    4050:	svcls	0x0005e888
    4054:	bleq	240490 <mnt_context_get_status@plt+0x23e044>
    4058:			; <UNDEFINED> instruction: 0xf04f46a0
    405c:	blge	c6874 <mnt_context_get_status@plt+0xc4428>
    4060:	strmi	r9, [r6], -r0, lsl #6
    4064:			; <UNDEFINED> instruction: 0x46594652
    4068:			; <UNDEFINED> instruction: 0xf7fd4638
    406c:	stmdacs	r0, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    4070:	bl	feebb4ac <mnt_context_get_status@plt+0xfeeb9060>
    4074:	strmi	r0, [r3], #2560	; 0xa00
    4078:			; <UNDEFINED> instruction: 0xf0004480
    407c:	ldrbmi	r8, [r2], -pc, asr #2
    4080:			; <UNDEFINED> instruction: 0x46384659
    4084:			; <UNDEFINED> instruction: 0xf7fd2400
    4088:	stmdacs	r0, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
    408c:	strdle	sp, [r7], -r1
    4090:	blcs	11e164 <mnt_context_get_status@plt+0x11bd18>
    4094:	blcs	2f3cfc <mnt_context_get_status@plt+0x2f18b0>
    4098:	stfcsd	f5, [r4], {2}
    409c:	msrhi	LR_irq, r0
    40a0:			; <UNDEFINED> instruction: 0xf1b89f05
    40a4:			; <UNDEFINED> instruction: 0xf0000f00
    40a8:			; <UNDEFINED> instruction: 0xf1b880f7
    40ac:			; <UNDEFINED> instruction: 0xf0400f04
    40b0:	stmdals	r2, {r0, r4, r5, r6, r7, pc}
    40b4:	svclt	0x00bc2800
    40b8:	stmdaeq	r0, {r6, r7, r8, ip, sp, lr, pc}
    40bc:	vaddhn.i16	d18, q0, q0
    40c0:	andcc	r8, r1, r9, lsl r1
    40c4:	svc	0x00e0f7fd
    40c8:	stmdacs	r0, {r2, r9, sl, lr}
    40cc:	tsthi	r0, r0	; <UNPREDICTABLE>
    40d0:	ldrdlt	pc, [r8], -sp
    40d4:	ldrbmi	r2, [sl], -r0, lsl #2
    40d8:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40dc:	svceq	0x0000f1bb
    40e0:	vqadd.s8	d29, d11, d20
    40e4:			; <UNDEFINED> instruction: 0xf6c02a80
    40e8:	strtmi	r6, [r1], r6, ror #21
    40ec:			; <UNDEFINED> instruction: 0xf04fab03
    40f0:	movwls	r0, #6144	; 0x1800
    40f4:	andhi	pc, r0, sp, asr #17
    40f8:			; <UNDEFINED> instruction: 0x4649465a
    40fc:			; <UNDEFINED> instruction: 0xf7fd4638
    4100:	stmdacs	r0, {r1, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    4104:	bl	feefb540 <mnt_context_get_status@plt+0xfeef90f4>
    4108:	strmi	r0, [r1], #2816	; 0xb00
    410c:	andsle	r4, r7, r0, lsl #9
    4110:			; <UNDEFINED> instruction: 0x4649465a
    4114:	movwcs	r4, #1592	; 0x638
    4118:			; <UNDEFINED> instruction: 0xf7fd9300
    411c:	stmdacs	r0, {r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    4120:	strdle	sp, [r8], -r1
    4124:	blcs	11e1f8 <mnt_context_get_status@plt+0x11bdac>
    4128:	blcs	2f3d90 <mnt_context_get_status@plt+0x2f1944>
    412c:	blls	38540 <mnt_context_get_status@plt+0x360f4>
    4130:	vqrdmulh.s<illegal width 8>	d18, d0, d4
    4134:			; <UNDEFINED> instruction: 0xf1b880ea
    4138:	svclt	0x00080f00
    413c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    4140:	svcls	0x00059b02
    4144:			; <UNDEFINED> instruction: 0xf0404543
    4148:			; <UNDEFINED> instruction: 0x46c380da
    414c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4150:	andhi	pc, fp, r4, lsl #16
    4154:	strcs	lr, [r0], #-161	; 0xffffff5f
    4158:	blmi	1e56b48 <mnt_context_get_status@plt+0x1e546fc>
    415c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4160:	blls	1de1d0 <mnt_context_get_status@plt+0x1dbd84>
    4164:			; <UNDEFINED> instruction: 0xf040405a
    4168:	strtmi	r8, [r0], -r6, ror #1
    416c:	pop	{r0, r3, ip, sp, pc}
    4170:	stmdals	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4174:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4178:			; <UNDEFINED> instruction: 0xf7fe9806
    417c:	strb	lr, [fp, sl, asr #18]!
    4180:			; <UNDEFINED> instruction: 0xf7fe9805
    4184:			; <UNDEFINED> instruction: 0xf04fe946
    4188:	movwls	r3, #21503	; 0x53ff
    418c:	svc	0x00e8f7fd
    4190:	strmi	r6, [r4], -r5
    4194:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4198:	svc	0x0070f7fd
    419c:	vmlal.s8	q1, d0, d0
    41a0:	stmdavs	r5!, {r0, r1, r2, r7, pc}
    41a4:	andseq	pc, r5, pc, rrx
    41a8:	rsbmi	fp, r8, #1073741827	; 0x40000003
    41ac:	svcls	0x00062500
    41b0:	stmcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    41b4:	beq	2405f0 <mnt_context_get_status@plt+0x23e1a4>
    41b8:	stmiavs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    41bc:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    41c0:	bleq	140304 <mnt_context_get_status@plt+0x13deb8>
    41c4:	andls	r2, r2, r0, lsl #12
    41c8:			; <UNDEFINED> instruction: 0x4651465a
    41cc:	eorvs	r4, r6, r8, lsr r6
    41d0:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    41d4:	stcle	8, cr2, [sp, #-0]
    41d8:	bleq	3f0cc <mnt_context_get_status@plt+0x3cc80>
    41dc:	andsle	r6, r1, r2, lsr #16
    41e0:	strmi	r2, [r2], #2571	; 0xa0b
    41e4:	strdcs	sp, [r0, -r0]
    41e8:	stmib	sp, {r3, r6, r9, sl, lr}^
    41ec:			; <UNDEFINED> instruction: 0xf7fd6803
    41f0:	strb	lr, [r9, r2, lsl #29]!
    41f4:	blcs	11e288 <mnt_context_get_status@plt+0x11be3c>
    41f8:	blcs	2f3e60 <mnt_context_get_status@plt+0x2f1a14>
    41fc:	blcs	2f8640 <mnt_context_get_status@plt+0x2f61f4>
    4200:	ldrb	sp, [r0, r2, ror #3]!
    4204:	tstle	sl, fp, lsl #20
    4208:	ldrbmi	sl, [r9], -r3, lsl #16
    420c:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    4210:	andlt	pc, ip, sp, asr #17
    4214:	mvnvs	pc, #192, 12	; 0xc000000
    4218:			; <UNDEFINED> instruction: 0xf7fd9304
    421c:			; <UNDEFINED> instruction: 0xb3b5ee6c
    4220:	ldrdge	pc, [r8], -sp
    4224:			; <UNDEFINED> instruction: 0xf1ba9e06
    4228:	eorsle	r0, r0, r0, lsl #30
    422c:	stmcs	r0, {r0, r1, r3, r6, r9, ip, sp, lr, pc}
    4230:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    4234:	stmiavs	r6!, {r6, r7, r9, sl, ip, sp, lr, pc}^
    4238:	ldrbmi	r2, [r2], -r0, lsl #14
    423c:	ldrtmi	r4, [r0], -r9, lsr #12
    4240:			; <UNDEFINED> instruction: 0xf7fd6027
    4244:	stmdavs	r3!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    4248:	stcle	8, cr2, [ip, #-0]
    424c:	beq	3f13c <mnt_context_get_status@plt+0x3ccf0>
    4250:	blcs	2f8298 <mnt_context_get_status@plt+0x2f5e4c>
    4254:	mvnsle	r4, r5, lsl #8
    4258:	strbmi	r2, [r8], -r0, lsl #2
    425c:	stmdavc	r3, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4260:	mcr	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    4264:	blcs	13e210 <mnt_context_get_status@plt+0x13bdc4>
    4268:	blcs	2f3ed0 <mnt_context_get_status@plt+0x2f1a84>
    426c:	blcs	2f86b0 <mnt_context_get_status@plt+0x2f6264>
    4270:	ldrb	sp, [r1, r3, ror #3]!
    4274:	tstle	sl, fp, lsl #22
    4278:	ldrbmi	sl, [r1], -r3, lsl #16
    427c:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    4280:	andge	pc, ip, sp, asr #17
    4284:	mvnvs	pc, #192, 12	; 0xc000000
    4288:			; <UNDEFINED> instruction: 0xf7fd9304
    428c:	andcs	lr, r0, r4, lsr lr
    4290:	svc	0x002af7fd
    4294:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4298:	ldrtmi	r4, [r8], -r4, asr #12
    429c:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42a0:	strtmi	r2, [r8], -r0, lsl #4
    42a4:			; <UNDEFINED> instruction: 0xf7fd4611
    42a8:			; <UNDEFINED> instruction: 0xf8c6eec6
    42ac:	ldrb	r8, [r3, -r0]
    42b0:	ldcl	7, cr15, [ip, #1012]!	; 0x3f4
    42b4:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42b8:			; <UNDEFINED> instruction: 0xf6ff2800
    42bc:	qsub16mi	sl, r9, r2
    42c0:	strls	r4, [r3, #-1584]	; 0xfffff9d0
    42c4:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42c8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    42cc:	svcge	0x0069f43f
    42d0:			; <UNDEFINED> instruction: 0xf7ffa903
    42d4:	bllt	643738 <mnt_context_get_status@plt+0x6412ec>
    42d8:			; <UNDEFINED> instruction: 0xf7fd4628
    42dc:			; <UNDEFINED> instruction: 0xe766ef18
    42e0:	stmdals	r0, {r8, sp}
    42e4:	stmib	sp, {r0, sl, ip, sp}^
    42e8:			; <UNDEFINED> instruction: 0xf7fd1903
    42ec:	ldrt	lr, [r9], r4, lsl #28
    42f0:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    42f4:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    42f8:	stcl	7, cr15, [sl, #1012]!	; 0x3f4
    42fc:			; <UNDEFINED> instruction: 0xf8d6e7cd
    4300:			; <UNDEFINED> instruction: 0xf1b88000
    4304:	sbcle	r0, r8, r0, lsl #30
    4308:	strdcs	lr, [r0, -r4]
    430c:	movwcc	r9, #6145	; 0x1801
    4310:	bne	fea4c <mnt_context_get_status@plt+0xfc600>
    4314:			; <UNDEFINED> instruction: 0xf7fd9300
    4318:	strbt	lr, [sp], lr, ror #27
    431c:	strb	r9, [r4], r5, lsl #30
    4320:			; <UNDEFINED> instruction: 0xf7ff9803
    4324:	strmi	pc, [r3], -r9, lsr #27
    4328:	sbcsle	r2, r5, r0, lsl #16
    432c:	ldrmi	r4, [sp], -r8, lsr #12
    4330:	stcl	7, cr15, [lr, #1012]	; 0x3f4
    4334:			; <UNDEFINED> instruction: 0xf7fde7d0
    4338:	svclt	0x0000ee2a
    433c:	muleq	r1, ip, sp
    4340:	andeq	r0, r0, r0, asr #4
    4344:	andeq	r3, r1, r4, lsr ip
    4348:	mvnsmi	lr, #737280	; 0xb4000
    434c:	bmi	d57024 <mnt_context_get_status@plt+0xd54bd8>
    4350:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4354:	ldmdavs	lr!, {r0, r1, r2, r3, r4, fp, sp, lr}
    4358:	suble	r2, r8, r0, lsl #28
    435c:	ldrdls	pc, [r8], #143	; 0x8f
    4360:	ldrbtmi	r4, [r9], #1720	; 0x6b8
    4364:	andcs	r4, r9, #3136	; 0xc40
    4368:	ldrbtmi	r4, [sp], #-1612	; 0xfffff9b4
    436c:			; <UNDEFINED> instruction: 0xf855e007
    4370:	strtmi	r4, [r0], -r4, lsl #30
    4374:	suble	r2, r4, r0, lsl #24
    4378:	mcr	7, 6, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    437c:	strtmi	r4, [r1], -r2, lsl #12
    4380:			; <UNDEFINED> instruction: 0xf7fe4630
    4384:	stmdacs	r0, {r2, r4, r5, fp, sp, lr, pc}
    4388:			; <UNDEFINED> instruction: 0xf8d8d1f1
    438c:	mrslt	r3, (UNDEF: 75)
    4390:	ldmdavs	sl, {r0, r1, r6, r9, sl, lr}^
    4394:	blcs	1424a8 <mnt_context_get_status@plt+0x14005c>
    4398:	mvnsle	r2, r0, lsl #20
    439c:	ldrdvs	pc, [r0], -r8
    43a0:	bicsle	r2, pc, r0, lsl #28
    43a4:	ldrdhi	pc, [r0], -r7
    43a8:	svceq	0x0000f1b8
    43ac:	miami	acc0, pc, sp
    43b0:	ldrbtmi	r4, [lr], #-3360	; 0xfffff2e0
    43b4:			; <UNDEFINED> instruction: 0xf106447d
    43b8:	andcs	r0, r5, #52, 18	; 0xd0000
    43bc:	strtmi	r4, [r1], -ip, lsr #12
    43c0:			; <UNDEFINED> instruction: 0xf7fe4640
    43c4:			; <UNDEFINED> instruction: 0x212fe814
    43c8:	strbmi	r4, [r0], -r3, lsl #12
    43cc:			; <UNDEFINED> instruction: 0xf7fdb98b
    43d0:	cmnlt	r0, r4, lsr #29
    43d4:	cmplt	r3, fp, lsr r8
    43d8:	ldmdavs	sl, {r0, r1, r3, r4, r5, r9, sl, lr}^
    43dc:	blcs	1424f0 <mnt_context_get_status@plt+0x1400a4>
    43e0:	mvnsle	r2, r0, lsl #20
    43e4:	ldrdhi	pc, [r0], -r7
    43e8:	svceq	0x0000f1b8
    43ec:	pop	{r0, r1, r5, r6, r7, r8, ip, lr, pc}
    43f0:			; <UNDEFINED> instruction: 0xf85983f8
    43f4:	strtmi	r4, [r0], -r4, lsl #30
    43f8:			; <UNDEFINED> instruction: 0xf7fdb154
    43fc:	strmi	lr, [r2], -r8, lsl #29
    4400:			; <UNDEFINED> instruction: 0xf8d8e7dd
    4404:			; <UNDEFINED> instruction: 0xf1086004
    4408:	cdpcs	8, 0, cr0, cr0, cr4, {0}
    440c:	strb	sp, [r9, sl, lsr #3]
    4410:	ldrdhi	pc, [r4], -r7
    4414:			; <UNDEFINED> instruction: 0xf1b83704
    4418:	bicle	r0, ip, r0, lsl #30
    441c:	svclt	0x0000e7e7
    4420:	andeq	r3, r1, r0, asr #20
    4424:	andeq	r0, r0, r4, ror #4
    4428:	strdeq	r2, [r0], -lr
    442c:	ldrdeq	r3, [r1], -sl
    4430:	muleq	r1, r2, r8
    4434:			; <UNDEFINED> instruction: 0x00002bb8
    4438:	addlt	fp, r2, r0, ror r5
    443c:			; <UNDEFINED> instruction: 0xf7fd4605
    4440:	stmiblt	r0, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    4444:	ldcl	7, cr15, [r2, #1012]	; 0x3f4
    4448:	stmiblt	r0!, {r2, r9, sl, lr}
    444c:	mcr	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    4450:			; <UNDEFINED> instruction: 0xf7fd4606
    4454:	addmi	lr, r6, #216, 26	; 0x3600
    4458:	strtmi	sp, [r3], -sp, lsl #2
    445c:	strtmi	r4, [r1], -r2, lsr #12
    4460:	strls	r2, [r0], #-3
    4464:	mrc	7, 6, APSR_nzcv, cr8, cr13, {7}
    4468:	strtmi	fp, [r8], -r8, lsr #2
    446c:	pop	{r1, ip, sp, pc}
    4470:			; <UNDEFINED> instruction: 0xf7fd4070
    4474:	andcs	fp, r0, r1, lsl #26
    4478:	ldcllt	0, cr11, [r0, #-8]!
    447c:	andeq	r0, r0, r0
    4480:	andvs	r2, fp, r0, lsl #6
    4484:			; <UNDEFINED> instruction: 0xb328b410
    4488:	mulmi	r0, r0, r9
    448c:	tstle	ip, pc, lsr #24
    4490:	mulcc	r1, r0, r9
    4494:	andcc	r4, r1, r4, lsl #12
    4498:	rscsle	r2, r9, pc, lsr #22
    449c:	andvs	r2, fp, r1, lsl #6
    44a0:	mulcc	r1, r4, r9
    44a4:	svclt	0x00182b2f
    44a8:	andle	r2, sl, r0, lsl #22
    44ac:			; <UNDEFINED> instruction: 0xf1c04603
    44b0:	ldmdane	sl, {r1}
    44b4:			; <UNDEFINED> instruction: 0xf913600a
    44b8:	bcs	100c4 <mnt_context_get_status@plt+0xdc78>
    44bc:	bcs	bf4124 <mnt_context_get_status@plt+0xbf1cd8>
    44c0:			; <UNDEFINED> instruction: 0x4620d1f7
    44c4:	blmi	142640 <mnt_context_get_status@plt+0x1401f4>
    44c8:	stccs	7, cr4, [r0], {112}	; 0x70
    44cc:			; <UNDEFINED> instruction: 0x4604d0f9
    44d0:	strb	r3, [r3, r1]!
    44d4:	ldrb	r4, [r4, r4, lsl #12]!
    44d8:			; <UNDEFINED> instruction: 0x460eb570
    44dc:	mulne	r0, r0, r9
    44e0:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    44e4:	cmplt	r1, r8, lsl #12
    44e8:			; <UNDEFINED> instruction: 0x4630295c
    44ec:			; <UNDEFINED> instruction: 0xf7fdd008
    44f0:	ldmdblt	r8!, {r2, r4, r9, sl, fp, sp, lr, pc}^
    44f4:	strpl	r3, [r9, -r1, lsl #8]!
    44f8:	stmdbcs	r0, {r5, r9, sl, lr}
    44fc:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    4500:			; <UNDEFINED> instruction: 0xf993192b
    4504:			; <UNDEFINED> instruction: 0xb12b3001
    4508:	strpl	r3, [r9, -r2, lsl #8]!
    450c:	stmdbcs	r0, {r5, r9, sl, lr}
    4510:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    4514:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4518:	mvnsmi	lr, sp, lsr #18
    451c:	bmi	8d5d7c <mnt_context_get_status@plt+0x8d3930>
    4520:	blmi	8f0730 <mnt_context_get_status@plt+0x8ee2e4>
    4524:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    4528:	strmi	r4, [r8], r4, lsl #12
    452c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4530:			; <UNDEFINED> instruction: 0xf04f9301
    4534:	strls	r0, [r0, -r0, lsl #6]
    4538:	mrc	7, 0, APSR_nzcv, cr2, cr13, {7}
    453c:	tstlt	r4, r7
    4540:	mulcc	r0, r4, r9
    4544:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    4548:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    454c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    4550:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4554:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    4558:	ldrtmi	r4, [fp], -r5, lsl #12
    455c:			; <UNDEFINED> instruction: 0x46694632
    4560:			; <UNDEFINED> instruction: 0xf7fd4620
    4564:	stmdavs	fp!, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    4568:	blls	32bbc <mnt_context_get_status@plt+0x30770>
    456c:	rscle	r4, sl, r3, lsr #5
    4570:			; <UNDEFINED> instruction: 0xf993b11b
    4574:	blcs	1057c <mnt_context_get_status@plt+0xe130>
    4578:	bmi	438d14 <mnt_context_get_status@plt+0x4368c8>
    457c:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    4580:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4584:	subsmi	r9, sl, r1, lsl #22
    4588:	andlt	sp, r2, sp, lsl #2
    458c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4590:	blcs	896dc4 <mnt_context_get_status@plt+0x894978>
    4594:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4598:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    459c:	strbmi	r4, [r2], -r3, lsr #12
    45a0:			; <UNDEFINED> instruction: 0xf7fd4479
    45a4:			; <UNDEFINED> instruction: 0xf7fded18
    45a8:	svclt	0x0000ecf2
    45ac:	andeq	r3, r1, sl, ror #16
    45b0:	andeq	r0, r0, r0, asr #4
    45b4:			; <UNDEFINED> instruction: 0x00013ab6
    45b8:	muleq	r0, r8, sl
    45bc:	andeq	r3, r1, r2, lsl r8
    45c0:	andeq	r3, r1, r0, ror sl
    45c4:	andeq	r2, r0, r8, asr #20
    45c8:	addlt	fp, r3, r0, lsl #10
    45cc:	tstls	r0, r7, lsl #24
    45d0:			; <UNDEFINED> instruction: 0xf7fd9001
    45d4:	ldrbtmi	lr, [ip], #-3526	; 0xfffff23a
    45d8:	ldmib	sp, {r1, r5, r8, sp}^
    45dc:	andvs	r2, r1, r0, lsl #6
    45e0:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    45e4:			; <UNDEFINED> instruction: 0xf7fd4479
    45e8:	svclt	0x0000ecf6
    45ec:	andeq	r3, r1, lr, lsr #20
    45f0:	andeq	r2, r0, r4, lsl #20
    45f4:			; <UNDEFINED> instruction: 0x4604b538
    45f8:			; <UNDEFINED> instruction: 0xf7ff460d
    45fc:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4600:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    4604:	lfmlt	f5, 1, [r8, #-0]
    4608:	strtmi	r4, [r0], -r9, lsr #12
    460c:			; <UNDEFINED> instruction: 0xffdcf7ff
    4610:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4614:			; <UNDEFINED> instruction: 0x47706018
    4618:	strdeq	r3, [r1], -r2
    461c:	svcmi	0x00f0e92d
    4620:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    4624:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    4628:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    462c:			; <UNDEFINED> instruction: 0xf8df2500
    4630:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    4634:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    4638:	movwls	r6, #55323	; 0xd81b
    463c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4640:	strmi	lr, [r0, #-2505]	; 0xfffff637
    4644:	strmi	r9, [r5], -r2, lsl #4
    4648:	stc	7, cr15, [sl, #1012]	; 0x3f4
    464c:	stccs	6, cr4, [r0, #-16]
    4650:	adchi	pc, r9, r0
    4654:	mulvs	r0, r5, r9
    4658:			; <UNDEFINED> instruction: 0xf0002e00
    465c:			; <UNDEFINED> instruction: 0xf7fd80a4
    4660:			; <UNDEFINED> instruction: 0x462aed32
    4664:	strmi	r6, [r2], r1, lsl #16
    4668:			; <UNDEFINED> instruction: 0xf912e001
    466c:	rscslt	r6, r3, #1, 30
    4670:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    4674:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    4678:	mcrcs	1, 1, sp, cr13, cr7, {7}
    467c:	addshi	pc, r3, r0
    4680:	bleq	c40abc <mnt_context_get_status@plt+0xc3e670>
    4684:	ldrmi	r4, [sl], -r8, lsr #12
    4688:	ldrbmi	r6, [r9], -r3, lsr #32
    468c:			; <UNDEFINED> instruction: 0xf7fd930c
    4690:	mcrls	12, 0, lr, cr12, cr8, {2}
    4694:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    4698:	smlabteq	r0, sp, r9, lr
    469c:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    46a0:			; <UNDEFINED> instruction: 0xf0402d00
    46a4:	mcrcs	0, 0, r8, cr0, cr3, {4}
    46a8:	tsthi	r6, r0	; <UNPREDICTABLE>
    46ac:	mulpl	r0, r6, r9
    46b0:			; <UNDEFINED> instruction: 0xf0002d00
    46b4:	andcs	r8, r0, #12, 2
    46b8:	cdp	3, 0, cr2, cr8, cr0, {0}
    46bc:			; <UNDEFINED> instruction: 0x4657ba10
    46c0:	andsls	pc, r8, sp, asr #17
    46c4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    46c8:			; <UNDEFINED> instruction: 0x469246b1
    46cc:			; <UNDEFINED> instruction: 0xf999469b
    46d0:	bcs	1a4c6dc <mnt_context_get_status@plt+0x1a4a290>
    46d4:	addhi	pc, sp, r0
    46d8:	msreq	CPSR_, r2, lsr #32
    46dc:			; <UNDEFINED> instruction: 0xf0402942
    46e0:			; <UNDEFINED> instruction: 0xf99980e9
    46e4:	bcs	c6f4 <mnt_context_get_status@plt+0xa2a8>
    46e8:	bicshi	pc, r3, r0
    46ec:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    46f0:	subsle	r2, r8, r0, lsl #16
    46f4:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    46f8:			; <UNDEFINED> instruction: 0x4630d055
    46fc:	stc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    4700:	movweq	lr, #47706	; 0xba5a
    4704:	cmple	lr, r5, lsl #12
    4708:	mulne	r0, r9, r9
    470c:	suble	r2, sl, r0, lsl #18
    4710:			; <UNDEFINED> instruction: 0x462a4630
    4714:			; <UNDEFINED> instruction: 0xf7fd4649
    4718:	stmdacs	r0, {r1, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    471c:			; <UNDEFINED> instruction: 0xf919d143
    4720:	strbmi	ip, [sp], #-5
    4724:	svceq	0x0030f1bc
    4728:			; <UNDEFINED> instruction: 0xf108d10a
    472c:	bl	fea06738 <mnt_context_get_status@plt+0xfea042ec>
    4730:	bl	14534c <mnt_context_get_status@plt+0x142f00>
    4734:			; <UNDEFINED> instruction: 0xf9150803
    4738:			; <UNDEFINED> instruction: 0xf1bccf01
    473c:	rscsle	r0, r8, r0, lsr pc
    4740:			; <UNDEFINED> instruction: 0xf833683b
    4744:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    4748:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    474c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    4750:	strtmi	r2, [r8], -r0, lsl #6
    4754:	bne	43ffbc <mnt_context_get_status@plt+0x43db70>
    4758:	eorvs	r4, r3, sl, lsl r6
    475c:			; <UNDEFINED> instruction: 0xf7fd930c
    4760:			; <UNDEFINED> instruction: 0xf8ddebf0
    4764:	strmi	r9, [r9, #48]!	; 0x30
    4768:	strmi	r6, [r2], r5, lsr #16
    476c:			; <UNDEFINED> instruction: 0xf000468b
    4770:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    4774:	adchi	pc, r6, r0
    4778:	mvnscc	pc, #16, 2
    477c:			; <UNDEFINED> instruction: 0xf1419304
    4780:	movwls	r3, #21503	; 0x53ff
    4784:	ldrdeq	lr, [r4, -sp]
    4788:	mvnscc	pc, #79	; 0x4f
    478c:	andeq	pc, r2, #111	; 0x6f
    4790:	svclt	0x0008428b
    4794:			; <UNDEFINED> instruction: 0xd3274282
    4798:	svceq	0x0000f1b9
    479c:			; <UNDEFINED> instruction: 0xf999d003
    47a0:	bcs	c7a8 <mnt_context_get_status@plt+0xa35c>
    47a4:	tstcs	r6, #-1073741788	; 0xc0000024
    47a8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    47ac:	bmi	ff49c840 <mnt_context_get_status@plt+0xff49a3f4>
    47b0:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    47b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    47b8:	subsmi	r9, sl, sp, lsl #22
    47bc:	orrshi	pc, r6, r0, asr #32
    47c0:	andlt	r4, pc, r8, lsr #12
    47c4:	blhi	bfac0 <mnt_context_get_status@plt+0xbd674>
    47c8:	svchi	0x00f0e8bd
    47cc:			; <UNDEFINED> instruction: 0xf1109b01
    47d0:			; <UNDEFINED> instruction: 0xf04f37ff
    47d4:			; <UNDEFINED> instruction: 0xf06f31ff
    47d8:			; <UNDEFINED> instruction: 0xf1430002
    47dc:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    47e0:	adcsmi	fp, r8, #8, 30
    47e4:	svcge	0x005ff4bf
    47e8:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    47ec:	rsbmi	sp, fp, #913408	; 0xdf000
    47f0:			; <UNDEFINED> instruction: 0xf999e7dc
    47f4:			; <UNDEFINED> instruction: 0xf0222002
    47f8:	bcs	1085080 <mnt_context_get_status@plt+0x1082c34>
    47fc:	svcge	0x0076f47f
    4800:	mulcs	r3, r9, r9
    4804:			; <UNDEFINED> instruction: 0xf47f2a00
    4808:			; <UNDEFINED> instruction: 0x464eaf71
    480c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    4810:			; <UNDEFINED> instruction: 0x9018f8dd
    4814:	blge	13ef50 <mnt_context_get_status@plt+0x13cb04>
    4818:	ldcmi	3, cr9, [r8, #24]!
    481c:	mulne	r0, r6, r9
    4820:			; <UNDEFINED> instruction: 0x4628447d
    4824:			; <UNDEFINED> instruction: 0xf7fd9109
    4828:	stmdbls	r9, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
    482c:			; <UNDEFINED> instruction: 0xf0002800
    4830:	blne	10e4d1c <mnt_context_get_status@plt+0x10e28d0>
    4834:			; <UNDEFINED> instruction: 0xf1039309
    4838:			; <UNDEFINED> instruction: 0xf1be0e01
    483c:			; <UNDEFINED> instruction: 0xf0000f00
    4840:	blls	1a4d70 <mnt_context_get_status@plt+0x1a2924>
    4844:	mrscs	r2, (UNDEF: 0)
    4848:	blvc	ff8ff18c <mnt_context_get_status@plt+0xff8fcd40>
    484c:	blls	562bc <mnt_context_get_status@plt+0x53e70>
    4850:			; <UNDEFINED> instruction: 0xf0402b00
    4854:	b	1424d1c <mnt_context_get_status@plt+0x14228d0>
    4858:	cmple	r7, r1, lsl #6
    485c:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    4860:	rdfnee	f0, f5, f0
    4864:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    4868:	and	r4, r4, ip, lsr #13
    486c:	movweq	lr, #23124	; 0x5a54
    4870:	ldfccp	f7, [pc], #48	; 48a8 <mnt_context_get_status@plt+0x245c>
    4874:	blx	38d56 <mnt_context_get_status@plt+0x3690a>
    4878:			; <UNDEFINED> instruction: 0xf1bcf20b
    487c:	blx	294882 <mnt_context_get_status@plt+0x292436>
    4880:	blx	fe80d08e <mnt_context_get_status@plt+0xfe80ac42>
    4884:	strmi	r0, [sl], #-266	; 0xfffffef6
    4888:			; <UNDEFINED> instruction: 0xf0004611
    488c:	strcs	r8, [r0], #-252	; 0xffffff04
    4890:	bcs	dc98 <mnt_context_get_status@plt+0xb84c>
    4894:	blx	fe838c46 <mnt_context_get_status@plt+0xfe8367fa>
    4898:			; <UNDEFINED> instruction: 0xf04f670a
    489c:	blx	fea880a6 <mnt_context_get_status@plt+0xfea85c5a>
    48a0:	ldrtmi	r2, [lr], -r2, lsl #6
    48a4:	bl	10caf04 <mnt_context_get_status@plt+0x10c8ab8>
    48a8:	blcs	54e8 <mnt_context_get_status@plt+0x309c>
    48ac:	strcs	sp, [r1], #-222	; 0xffffff22
    48b0:	ldrb	r2, [fp, r0, lsl #10]
    48b4:			; <UNDEFINED> instruction: 0xf47f2a00
    48b8:			; <UNDEFINED> instruction: 0xe7a6af19
    48bc:			; <UNDEFINED> instruction: 0xf43f2d00
    48c0:			; <UNDEFINED> instruction: 0xe791af72
    48c4:	movweq	lr, #47706	; 0xba5a
    48c8:	svcge	0x0066f47f
    48cc:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    48d0:	stmib	r9, {sl, ip, sp}^
    48d4:	strb	r3, [sl, -r0, lsl #8]!
    48d8:	strcc	lr, [r0], #-2525	; 0xfffff623
    48dc:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    48e0:	strb	r3, [r4, -r0, lsl #8]!
    48e4:			; <UNDEFINED> instruction: 0x4e0ae9dd
    48e8:	smlabteq	r0, sp, r9, lr
    48ec:	streq	pc, [r1, #-111]!	; 0xffffff91
    48f0:	tstlt	r3, r2, lsl #22
    48f4:			; <UNDEFINED> instruction: 0xf8c39b02
    48f8:	ldmib	sp, {sp, lr, pc}^
    48fc:	strmi	r1, [fp], -r4, lsl #4
    4900:	svclt	0x00144313
    4904:	movwcs	r2, #769	; 0x301
    4908:	svceq	0x0000f1be
    490c:	movwcs	fp, #3848	; 0xf08
    4910:			; <UNDEFINED> instruction: 0xf0002b00
    4914:	blls	264be8 <mnt_context_get_status@plt+0x26279c>
    4918:			; <UNDEFINED> instruction: 0xf8cd2001
    491c:	tstcs	r0, r4, lsr #32
    4920:	ldfccp	f7, [pc], #12	; 4934 <mnt_context_get_status@plt+0x24e8>
    4924:	strtmi	r9, [r8], r6, lsl #22
    4928:	b	13e9938 <mnt_context_get_status@plt+0x13e74ec>
    492c:	ldrmi	r7, [sl], r3, ror #23
    4930:	b	153c948 <mnt_context_get_status@plt+0x153a4fc>
    4934:			; <UNDEFINED> instruction: 0xf10c0305
    4938:			; <UNDEFINED> instruction: 0xd11d3cff
    493c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    4940:	svccc	0x00fff1bc
    4944:	andcs	pc, r1, #10240	; 0x2800
    4948:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    494c:	ldrmi	r4, [r1], -sl, lsl #8
    4950:	strcs	sp, [r0], #-18	; 0xffffffee
    4954:	bcs	dd5c <mnt_context_get_status@plt+0xb910>
    4958:	blx	fe838d0e <mnt_context_get_status@plt+0xfe8368c2>
    495c:			; <UNDEFINED> instruction: 0xf04f670a
    4960:	blx	fea8816a <mnt_context_get_status@plt+0xfea85d1e>
    4964:	ldrtmi	r2, [lr], -r2, lsl #6
    4968:	bl	10cafc8 <mnt_context_get_status@plt+0x10c8b7c>
    496c:	blcs	55ac <mnt_context_get_status@plt+0x3160>
    4970:	strcs	sp, [r1], #-223	; 0xffffff21
    4974:	ldrb	r2, [ip, r0, lsl #10]
    4978:	smlabteq	r6, sp, r9, lr
    497c:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    4980:			; <UNDEFINED> instruction: 0xf04f0104
    4984:			; <UNDEFINED> instruction: 0x9c020a0a
    4988:	bleq	40acc <mnt_context_get_status@plt+0x3e680>
    498c:			; <UNDEFINED> instruction: 0xf8dd2900
    4990:	svclt	0x00088024
    4994:	tstle	r1, #720896	; 0xb0000
    4998:	movweq	lr, #43802	; 0xab1a
    499c:	andeq	lr, fp, #76800	; 0x12c00
    49a0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    49a4:	movweq	lr, #43795	; 0xab13
    49a8:	andeq	lr, fp, #67584	; 0x10800
    49ac:	beq	ff600 <mnt_context_get_status@plt+0xfd1b4>
    49b0:	bleq	bf6c0 <mnt_context_get_status@plt+0xbd274>
    49b4:	svclt	0x0008458b
    49b8:	mvnle	r4, #545259520	; 0x20800000
    49bc:	svceq	0x0000f1b8
    49c0:	tstcs	r0, r2, lsl r0
    49c4:	movweq	lr, #43802	; 0xab1a
    49c8:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    49cc:	andeq	lr, fp, #76800	; 0x12c00
    49d0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    49d4:	movweq	lr, #43795	; 0xab13
    49d8:	andeq	lr, fp, #67584	; 0x10800
    49dc:	beq	ff630 <mnt_context_get_status@plt+0xfd1e4>
    49e0:	bleq	bf6f0 <mnt_context_get_status@plt+0xbd2a4>
    49e4:	mvnle	r4, r8, lsl #11
    49e8:	strcs	r2, [r0, -r1, lsl #12]
    49ec:	strmi	lr, [r9, #-2509]	; 0xfffff633
    49f0:	strmi	lr, [r4, #-2525]	; 0xfffff623
    49f4:	andsls	pc, r0, sp, asr #17
    49f8:	strtmi	r4, [r9], -r0, lsr #12
    49fc:	movwcs	r2, #522	; 0x20a
    4a00:			; <UNDEFINED> instruction: 0xf870f001
    4a04:	strtmi	r4, [r9], -r0, lsr #12
    4a08:	strmi	lr, [r2, #-2509]	; 0xfffff633
    4a0c:			; <UNDEFINED> instruction: 0x46994690
    4a10:	movwcs	r2, #522	; 0x20a
    4a14:			; <UNDEFINED> instruction: 0xf866f001
    4a18:	bl	11cb0ec <mnt_context_get_status@plt+0x11c8ca0>
    4a1c:	ldmne	fp, {r0, r1, r2, sl, fp}^
    4a20:			; <UNDEFINED> instruction: 0x0c0ceb4c
    4a24:	bl	130b098 <mnt_context_get_status@plt+0x1308c4c>
    4a28:	ldrtmi	r0, [r2], -r7, lsl #24
    4a2c:			; <UNDEFINED> instruction: 0x463b18de
    4a30:	streq	lr, [ip, -ip, asr #22]
    4a34:	strmi	r4, [sp], -r4, lsl #12
    4a38:	svceq	0x0000f1b8
    4a3c:			; <UNDEFINED> instruction: 0x4650d014
    4a40:			; <UNDEFINED> instruction: 0xf0014659
    4a44:	strbmi	pc, [r2], -pc, asr #16	; <UNPREDICTABLE>
    4a48:			; <UNDEFINED> instruction: 0xf001464b
    4a4c:	strmi	pc, [fp], -fp, asr #16
    4a50:	ldmib	sp, {r1, r9, sl, lr}^
    4a54:			; <UNDEFINED> instruction: 0xf0010106
    4a58:	blls	42b74 <mnt_context_get_status@plt+0x40728>
    4a5c:	movwls	r1, #2075	; 0x81b
    4a60:	bl	106b66c <mnt_context_get_status@plt+0x1069220>
    4a64:	movwls	r0, #4867	; 0x1303
    4a68:	movwcs	lr, #10717	; 0x29dd
    4a6c:	svclt	0x00082b00
    4a70:	sbcle	r2, r1, #40960	; 0xa000
    4a74:	strmi	lr, [r9, #-2525]	; 0xfffff623
    4a78:			; <UNDEFINED> instruction: 0x9010f8dd
    4a7c:	movwcs	lr, #2525	; 0x9dd
    4a80:	movwcs	lr, #2505	; 0x9c9
    4a84:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    4a88:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    4a8c:	smlabteq	r0, sp, r9, lr
    4a90:	strbmi	lr, [lr], -lr, lsr #14
    4a94:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    4a98:			; <UNDEFINED> instruction: 0x9018f8dd
    4a9c:	blge	13f1d8 <mnt_context_get_status@plt+0x13cd8c>
    4aa0:	ldrt	r9, [sl], r6, lsl #6
    4aa4:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    4aa8:			; <UNDEFINED> instruction: 0xf7fd4628
    4aac:	stmdacs	r0, {r1, r2, r4, r5, r8, r9, fp, sp, lr, pc}
    4ab0:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    4ab4:	blls	3e498 <mnt_context_get_status@plt+0x3c04c>
    4ab8:	stcls	7, cr2, [r6, #-0]
    4abc:	blx	fe89632e <mnt_context_get_status@plt+0xfe893ee2>
    4ac0:	ldrmi	r2, [lr], -r5, lsl #6
    4ac4:	blx	ff8eb6d2 <mnt_context_get_status@plt+0xff8e9286>
    4ac8:	svccs	0x00006705
    4acc:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    4ad0:	tstcs	r0, r1
    4ad4:	blls	be5d8 <mnt_context_get_status@plt+0xbc18c>
    4ad8:	blcs	164b4 <mnt_context_get_status@plt+0x14068>
    4adc:	svcge	0x000af47f
    4ae0:	strcc	lr, [r0], #-2525	; 0xfffff623
    4ae4:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    4ae8:	strbt	r3, [r0], -r0, lsl #8
    4aec:	b	13c2ae8 <mnt_context_get_status@plt+0x13c069c>
    4af0:	andeq	r3, r1, lr, asr r7
    4af4:	andeq	r0, r0, r0, asr #4
    4af8:	ldrdeq	r3, [r1], -lr
    4afc:	ldrdeq	r2, [r0], -r4
    4b00:	andeq	r2, r0, sl, asr r5
    4b04:			; <UNDEFINED> instruction: 0xf7ff2200
    4b08:	svclt	0x0000bd89
    4b0c:	mvnsmi	lr, sp, lsr #18
    4b10:	strmi	r4, [r7], -r8, lsl #13
    4b14:			; <UNDEFINED> instruction: 0x4605b1d8
    4b18:			; <UNDEFINED> instruction: 0xf7fde007
    4b1c:	rsclt	lr, r4, #212, 20	; 0xd4000
    4b20:			; <UNDEFINED> instruction: 0xf8336803
    4b24:	ldreq	r3, [fp, #-20]	; 0xffffffec
    4b28:	strtmi	sp, [lr], -r4, lsl #10
    4b2c:	blmi	82f88 <mnt_context_get_status@plt+0x80b3c>
    4b30:	mvnsle	r2, r0, lsl #24
    4b34:	svceq	0x0000f1b8
    4b38:			; <UNDEFINED> instruction: 0xf8c8d001
    4b3c:	adcsmi	r6, lr, #0
    4b40:			; <UNDEFINED> instruction: 0xf996d908
    4b44:	andcs	r3, r1, r0
    4b48:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    4b4c:	strdlt	r8, [r9, -r0]
    4b50:	andeq	pc, r0, r8, asr #17
    4b54:	ldmfd	sp!, {sp}
    4b58:	svclt	0x000081f0
    4b5c:	mvnsmi	lr, sp, lsr #18
    4b60:	strmi	r4, [r7], -r8, lsl #13
    4b64:			; <UNDEFINED> instruction: 0x4605b1d8
    4b68:			; <UNDEFINED> instruction: 0xf7fde007
    4b6c:	rsclt	lr, r4, #172, 20	; 0xac000
    4b70:			; <UNDEFINED> instruction: 0xf8336803
    4b74:	ldrbeq	r3, [fp], #20
    4b78:	strtmi	sp, [lr], -r4, lsl #10
    4b7c:	blmi	82fd8 <mnt_context_get_status@plt+0x80b8c>
    4b80:	mvnsle	r2, r0, lsl #24
    4b84:	svceq	0x0000f1b8
    4b88:			; <UNDEFINED> instruction: 0xf8c8d001
    4b8c:	adcsmi	r6, lr, #0
    4b90:			; <UNDEFINED> instruction: 0xf996d908
    4b94:	andcs	r3, r1, r0
    4b98:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    4b9c:	strdlt	r8, [r9, -r0]
    4ba0:	andeq	pc, r0, r8, asr #17
    4ba4:	ldmfd	sp!, {sp}
    4ba8:	svclt	0x000081f0
    4bac:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    4bb0:	strdlt	fp, [r2], r0
    4bb4:	bmi	76f7d8 <mnt_context_get_status@plt+0x76d38c>
    4bb8:	cfstrsge	mvf4, [sl], {121}	; 0x79
    4bbc:	blvc	142d10 <mnt_context_get_status@plt+0x1408c4>
    4bc0:	stmpl	sl, {r1, r2, r9, sl, lr}
    4bc4:	andls	r6, r1, #1179648	; 0x120000
    4bc8:	andeq	pc, r0, #79	; 0x4f
    4bcc:	and	r9, r5, r0, lsl #6
    4bd0:	ldrtmi	r4, [r0], -r9, lsr #12
    4bd4:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bd8:	cmnlt	r0, r8, lsl #8
    4bdc:	stcne	8, cr15, [r8], {84}	; 0x54
    4be0:			; <UNDEFINED> instruction: 0xf854b1b1
    4be4:	strls	r5, [r0], #-3076	; 0xfffff3fc
    4be8:			; <UNDEFINED> instruction: 0x4630b195
    4bec:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bf0:	mvnle	r2, r0, lsl #16
    4bf4:	bmi	38cc00 <mnt_context_get_status@plt+0x38a7b4>
    4bf8:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    4bfc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c00:	subsmi	r9, sl, r1, lsl #22
    4c04:	andlt	sp, r2, sp, lsl #2
    4c08:	ldrhtmi	lr, [r0], #141	; 0x8d
    4c0c:	ldrbmi	fp, [r0, -r3]!
    4c10:	ldrtmi	r4, [r3], -r8, lsl #16
    4c14:	ldrtmi	r4, [sl], -r8, lsl #18
    4c18:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    4c1c:			; <UNDEFINED> instruction: 0xf7fd6800
    4c20:			; <UNDEFINED> instruction: 0xf7fdeb5c
    4c24:	svclt	0x0000e9b4
    4c28:	ldrdeq	r3, [r1], -r8
    4c2c:	andeq	r0, r0, r0, asr #4
    4c30:	muleq	r1, r6, r1
    4c34:	andeq	r3, r1, ip, ror #7
    4c38:	andeq	r2, r0, lr, asr #7
    4c3c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    4c40:	subslt	r4, r4, #16777216	; 0x1000000
    4c44:	and	r4, r3, r3, lsl #12
    4c48:	mulle	r8, r4, r2
    4c4c:	andle	r4, r5, fp, lsl #5
    4c50:	mulcs	r0, r3, r9
    4c54:	movwcc	r4, #5656	; 0x1618
    4c58:	mvnsle	r2, r0, lsl #20
    4c5c:			; <UNDEFINED> instruction: 0xf85d2000
    4c60:	ldrbmi	r4, [r0, -r4, lsl #22]!
    4c64:	ldrbmi	r4, [r0, -r8, lsl #12]!
    4c68:	andcs	fp, sl, #56, 10	; 0xe000000
    4c6c:	strmi	r4, [sp], -r4, lsl #12
    4c70:	stc2l	7, cr15, [r0], {255}	; 0xff
    4c74:	svccc	0x0080f5b0
    4c78:	addlt	sp, r0, #268435456	; 0x10000000
    4c7c:			; <UNDEFINED> instruction: 0x4629bd38
    4c80:			; <UNDEFINED> instruction: 0xf7ff4620
    4c84:	svclt	0x0000fca1
    4c88:	andscs	fp, r0, #56, 10	; 0xe000000
    4c8c:	strmi	r4, [sp], -r4, lsl #12
    4c90:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    4c94:	svccc	0x0080f5b0
    4c98:	addlt	sp, r0, #268435456	; 0x10000000
    4c9c:			; <UNDEFINED> instruction: 0x4629bd38
    4ca0:			; <UNDEFINED> instruction: 0xf7ff4620
    4ca4:	svclt	0x0000fc91
    4ca8:	strt	r2, [r3], #522	; 0x20a
    4cac:	strt	r2, [r1], #528	; 0x210
    4cb0:	blmi	8d7540 <mnt_context_get_status@plt+0x8d50f4>
    4cb4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4cb8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4cbc:	strmi	r2, [r4], -r0, lsl #12
    4cc0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4cc4:			; <UNDEFINED> instruction: 0xf04f9301
    4cc8:	strls	r0, [r0], -r0, lsl #6
    4ccc:	b	1242cc8 <mnt_context_get_status@plt+0x124087c>
    4cd0:	tstlt	r4, r6
    4cd4:	mulcc	r0, r4, r9
    4cd8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4cdc:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4ce0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4ce4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4ce8:	b	ffdc2ce4 <mnt_context_get_status@plt+0xffdc0898>
    4cec:	ldrtmi	r4, [r3], -r5, lsl #12
    4cf0:	strbtmi	r2, [r9], -sl, lsl #4
    4cf4:			; <UNDEFINED> instruction: 0xf7fd4620
    4cf8:	stmdavs	fp!, {r1, r4, r5, r8, r9, fp, sp, lr, pc}
    4cfc:	blls	33330 <mnt_context_get_status@plt+0x30ee4>
    4d00:	rscle	r4, sl, r3, lsr #5
    4d04:			; <UNDEFINED> instruction: 0xf993b11b
    4d08:	blcs	10d10 <mnt_context_get_status@plt+0xe8c4>
    4d0c:	bmi	3f94a8 <mnt_context_get_status@plt+0x3f705c>
    4d10:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4d14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d18:	subsmi	r9, sl, r1, lsl #22
    4d1c:	andlt	sp, r3, ip, lsl #2
    4d20:	bmi	2f44e8 <mnt_context_get_status@plt+0x2f209c>
    4d24:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4d28:	bicsle	r6, r6, r0, lsl r8
    4d2c:	strtmi	r4, [r3], -r9, lsl #18
    4d30:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    4d34:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d38:	stmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4d3c:	ldrdeq	r3, [r1], -ip
    4d40:	andeq	r0, r0, r0, asr #4
    4d44:	andeq	r3, r1, r2, lsr #6
    4d48:	andeq	r2, r0, r4, lsl #6
    4d4c:	andeq	r3, r1, lr, ror r0
    4d50:	ldrdeq	r3, [r1], -lr
    4d54:			; <UNDEFINED> instruction: 0x000022b6
    4d58:			; <UNDEFINED> instruction: 0x4606b5f8
    4d5c:			; <UNDEFINED> instruction: 0xf7ff460f
    4d60:			; <UNDEFINED> instruction: 0xf110ffa7
    4d64:			; <UNDEFINED> instruction: 0xf1414400
    4d68:	cfstr32cs	mvfx0, [r1, #-0]
    4d6c:	stccs	15, cr11, [r0], {8}
    4d70:	lfmlt	f5, 3, [r8]
    4d74:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d78:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    4d7c:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    4d80:	andvs	r4, r4, sl, lsr r6
    4d84:	stmdbmi	r3, {r3, fp, sp, lr}
    4d88:			; <UNDEFINED> instruction: 0xf7fd4479
    4d8c:	svclt	0x0000e924
    4d90:	andeq	r3, r1, r6, lsl #5
    4d94:	andeq	r2, r0, r0, ror #4
    4d98:			; <UNDEFINED> instruction: 0x4605b538
    4d9c:			; <UNDEFINED> instruction: 0xf7ff460c
    4da0:			; <UNDEFINED> instruction: 0xf500ffdb
    4da4:			; <UNDEFINED> instruction: 0xf5b34300
    4da8:	andle	r3, r1, #128, 30	; 0x200
    4dac:	lfmlt	f3, 1, [r8, #-0]
    4db0:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4db4:	strtmi	r4, [r2], -r5, lsl #18
    4db8:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    4dbc:	andvs	r4, r4, fp, lsr #12
    4dc0:	stmdbmi	r3, {r3, fp, sp, lr}
    4dc4:			; <UNDEFINED> instruction: 0xf7fd4479
    4dc8:	svclt	0x0000e906
    4dcc:	andeq	r3, r1, sl, asr #4
    4dd0:	andeq	r2, r0, r4, lsr #4
    4dd4:			; <UNDEFINED> instruction: 0xf7ff220a
    4dd8:	svclt	0x0000bb9f
    4ddc:			; <UNDEFINED> instruction: 0xf7ff2210
    4de0:	svclt	0x0000bb9b
    4de4:	blmi	897670 <mnt_context_get_status@plt+0x895224>
    4de8:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4dec:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4df0:	strmi	r2, [r4], -r0, lsl #12
    4df4:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4df8:			; <UNDEFINED> instruction: 0xf04f9301
    4dfc:	strls	r0, [r0], -r0, lsl #6
    4e00:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e04:	tstlt	r4, r6
    4e08:	mulcc	r0, r4, r9
    4e0c:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    4e10:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    4e14:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4e18:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4e1c:	b	1742e18 <mnt_context_get_status@plt+0x17409cc>
    4e20:	strbtmi	r4, [r9], -r5, lsl #12
    4e24:			; <UNDEFINED> instruction: 0xf7fd4620
    4e28:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    4e2c:	blls	33460 <mnt_context_get_status@plt+0x31014>
    4e30:	rscle	r4, ip, r3, lsr #5
    4e34:			; <UNDEFINED> instruction: 0xf993b11b
    4e38:	blcs	10e40 <mnt_context_get_status@plt+0xe9f4>
    4e3c:	bmi	3f95e0 <mnt_context_get_status@plt+0x3f7194>
    4e40:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4e44:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e48:	subsmi	r9, sl, r1, lsl #22
    4e4c:	andlt	sp, r3, ip, lsl #2
    4e50:	bmi	2f4618 <mnt_context_get_status@plt+0x2f21cc>
    4e54:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4e58:	bicsle	r6, r8, r0, lsl r8
    4e5c:	strtmi	r4, [r3], -r9, lsl #18
    4e60:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    4e64:	ldm	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e68:	ldm	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e6c:	andeq	r2, r1, r8, lsr #31
    4e70:	andeq	r0, r0, r0, asr #4
    4e74:	andeq	r3, r1, lr, ror #3
    4e78:	ldrdeq	r2, [r0], -r0
    4e7c:	andeq	r2, r1, lr, asr #30
    4e80:	andeq	r3, r1, lr, lsr #3
    4e84:	andeq	r2, r0, r6, lsl #3
    4e88:	blmi	8d7718 <mnt_context_get_status@plt+0x8d52cc>
    4e8c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4e90:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4e94:	strmi	r2, [r4], -r0, lsl #12
    4e98:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4e9c:			; <UNDEFINED> instruction: 0xf04f9301
    4ea0:	strls	r0, [r0], -r0, lsl #6
    4ea4:	ldmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ea8:	tstlt	r4, r6
    4eac:	mulcc	r0, r4, r9
    4eb0:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4eb4:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4eb8:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4ebc:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4ec0:	b	2c2ebc <mnt_context_get_status@plt+0x2c0a70>
    4ec4:	andcs	r4, sl, #5242880	; 0x500000
    4ec8:	strtmi	r4, [r0], -r9, ror #12
    4ecc:	svc	0x00c8f7fc
    4ed0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    4ed4:	adcmi	r9, r3, #0, 22
    4ed8:	tstlt	fp, fp, ror #1
    4edc:	mulcc	r0, r3, r9
    4ee0:	mvnle	r2, r0, lsl #22
    4ee4:	blmi	317728 <mnt_context_get_status@plt+0x3152dc>
    4ee8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4eec:	blls	5ef5c <mnt_context_get_status@plt+0x5cb10>
    4ef0:	qaddle	r4, sl, ip
    4ef4:	ldcllt	0, cr11, [r0, #12]!
    4ef8:	blcs	89772c <mnt_context_get_status@plt+0x8952e0>
    4efc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4f00:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    4f04:	ldrtmi	r4, [sl], -r3, lsr #12
    4f08:			; <UNDEFINED> instruction: 0xf7fd4479
    4f0c:			; <UNDEFINED> instruction: 0xf7fde864
    4f10:	svclt	0x0000e83e
    4f14:	andeq	r2, r1, r4, lsl #30
    4f18:	andeq	r0, r0, r0, asr #4
    4f1c:	andeq	r3, r1, sl, asr #2
    4f20:	andeq	r2, r0, ip, lsr #2
    4f24:	andeq	r2, r1, r8, lsr #29
    4f28:	andeq	r3, r1, r8, lsl #2
    4f2c:	andeq	r2, r0, r0, ror #1
    4f30:	blmi	8d77c0 <mnt_context_get_status@plt+0x8d5374>
    4f34:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4f38:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4f3c:	strmi	r2, [r4], -r0, lsl #12
    4f40:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4f44:			; <UNDEFINED> instruction: 0xf04f9301
    4f48:	strls	r0, [r0], -r0, lsl #6
    4f4c:	stmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f50:	tstlt	r4, r6
    4f54:	mulcc	r0, r4, r9
    4f58:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4f5c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4f60:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4f64:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4f68:	ldmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f6c:	andcs	r4, sl, #5242880	; 0x500000
    4f70:	strtmi	r4, [r0], -r9, ror #12
    4f74:	stmia	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f78:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    4f7c:	adcmi	r9, r3, #0, 22
    4f80:	tstlt	fp, fp, ror #1
    4f84:	mulcc	r0, r3, r9
    4f88:	mvnle	r2, r0, lsl #22
    4f8c:	blmi	3177d0 <mnt_context_get_status@plt+0x315384>
    4f90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f94:	blls	5f004 <mnt_context_get_status@plt+0x5cbb8>
    4f98:	qaddle	r4, sl, ip
    4f9c:	ldcllt	0, cr11, [r0, #12]!
    4fa0:	blcs	8977d4 <mnt_context_get_status@plt+0x895388>
    4fa4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4fa8:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    4fac:	ldrtmi	r4, [sl], -r3, lsr #12
    4fb0:			; <UNDEFINED> instruction: 0xf7fd4479
    4fb4:			; <UNDEFINED> instruction: 0xf7fce810
    4fb8:	svclt	0x0000efea
    4fbc:	andeq	r2, r1, ip, asr lr
    4fc0:	andeq	r0, r0, r0, asr #4
    4fc4:	andeq	r3, r1, r2, lsr #1
    4fc8:	andeq	r2, r0, r4, lsl #1
    4fcc:	andeq	r2, r1, r0, lsl #28
    4fd0:	andeq	r3, r1, r0, rrx
    4fd4:	andeq	r2, r0, r8, lsr r0
    4fd8:	blmi	657840 <mnt_context_get_status@plt+0x6553f4>
    4fdc:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4fe0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    4fe4:	strbtmi	r4, [r9], -ip, lsl #12
    4fe8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    4fec:			; <UNDEFINED> instruction: 0xf04f9303
    4ff0:			; <UNDEFINED> instruction: 0xf7ff0300
    4ff4:	orrslt	pc, r0, r7, lsl #27
    4ff8:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ffc:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    5000:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    5004:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    5008:	strtmi	r4, [r2], -fp, lsr #12
    500c:			; <UNDEFINED> instruction: 0xf7fc4479
    5010:	stmdbmi	lr, {r1, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5014:	strtmi	r4, [r2], -fp, lsr #12
    5018:			; <UNDEFINED> instruction: 0xf7fd4479
    501c:	bmi	33f59c <mnt_context_get_status@plt+0x33d150>
    5020:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5024:	ldrdeq	lr, [r0, -sp]
    5028:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    502c:	subsmi	r9, sl, r3, lsl #22
    5030:	andlt	sp, r5, r1, lsl #2
    5034:			; <UNDEFINED> instruction: 0xf7fcbd30
    5038:	svclt	0x0000efaa
    503c:			; <UNDEFINED> instruction: 0x00012db4
    5040:	andeq	r0, r0, r0, asr #4
    5044:	andeq	r3, r1, r6
    5048:	ldrdeq	r1, [r0], -ip
    504c:	ldrdeq	r1, [r0], -r0
    5050:	andeq	r2, r1, lr, ror #26
    5054:			; <UNDEFINED> instruction: 0x460cb510
    5058:			; <UNDEFINED> instruction: 0xf7ff4611
    505c:	ldc	14, cr15, [pc, #780]	; 5370 <mnt_context_get_status@plt+0x2f24>
    5060:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    5064:	vcvt.f64.s32	d7, s0
    5068:	vstr	d21, [r4, #924]	; 0x39c
    506c:	vadd.f32	s14, s0, s0
    5070:	vnmul.f64	d0, d0, d5
    5074:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    5078:	vstr	d0, [r4, #768]	; 0x300
    507c:	vldrlt	s0, [r0, #-4]
    5080:	andeq	r0, r0, r0
    5084:	smlawbmi	lr, r0, r4, r8
    5088:	rsbsmi	pc, r0, #0, 8
    508c:			; <UNDEFINED> instruction: 0xf5b24603
    5090:			; <UNDEFINED> instruction: 0xf1014f80
    5094:	push	{r2, sl, fp}
    5098:	svclt	0x00044ff0
    509c:			; <UNDEFINED> instruction: 0xf04f460a
    50a0:			; <UNDEFINED> instruction: 0xf1010a64
    50a4:			; <UNDEFINED> instruction: 0xf1010901
    50a8:			; <UNDEFINED> instruction: 0xf1010802
    50ac:			; <UNDEFINED> instruction: 0xf1010e03
    50b0:			; <UNDEFINED> instruction: 0xf1010705
    50b4:			; <UNDEFINED> instruction: 0xf1010606
    50b8:			; <UNDEFINED> instruction: 0xf1010507
    50bc:			; <UNDEFINED> instruction: 0xf1010408
    50c0:	svclt	0x00080009
    50c4:	blge	2c30d4 <mnt_context_get_status@plt+0x2c0c88>
    50c8:			; <UNDEFINED> instruction: 0xf5b2d03f
    50cc:	svclt	0x00024f20
    50d0:			; <UNDEFINED> instruction: 0xf04f460a
    50d4:			; <UNDEFINED> instruction: 0xf8020a6c
    50d8:	eorsle	sl, r6, sl, lsl #22
    50dc:	svcpl	0x0000f5b2
    50e0:	strmi	fp, [sl], -r2, lsl #30
    50e4:	beq	1901228 <mnt_context_get_status@plt+0x18feddc>
    50e8:	blge	2c30f8 <mnt_context_get_status@plt+0x2c0cac>
    50ec:			; <UNDEFINED> instruction: 0xf5b2d02d
    50f0:	svclt	0x00024fc0
    50f4:			; <UNDEFINED> instruction: 0xf04f460a
    50f8:			; <UNDEFINED> instruction: 0xf8020a62
    50fc:	eorle	sl, r4, sl, lsl #22
    5100:	svcmi	0x0040f5b2
    5104:	strmi	fp, [sl], -r2, lsl #30
    5108:	beq	1d0124c <mnt_context_get_status@plt+0x1cfee00>
    510c:	blge	2c311c <mnt_context_get_status@plt+0x2c0cd0>
    5110:			; <UNDEFINED> instruction: 0xf5b2d01b
    5114:	svclt	0x00025f80
    5118:			; <UNDEFINED> instruction: 0xf04f460a
    511c:			; <UNDEFINED> instruction: 0xf8020a70
    5120:	andsle	sl, r2, sl, lsl #22
    5124:	svcmi	0x0000f5b2
    5128:	strmi	fp, [sl], -r2, lsl #30
    512c:	beq	b81270 <mnt_context_get_status@plt+0xb7ee24>
    5130:	blge	2c3140 <mnt_context_get_status@plt+0x2c0cf4>
    5134:	strmi	sp, [r2], -r9
    5138:	strtmi	r4, [ip], -r0, lsr #12
    513c:			; <UNDEFINED> instruction: 0x463e4635
    5140:	ldrbtmi	r4, [r4], r7, ror #12
    5144:	strbmi	r4, [r8], r6, asr #13
    5148:			; <UNDEFINED> instruction: 0xf4134689
    514c:			; <UNDEFINED> instruction: 0xf0037f80
    5150:	svclt	0x00140a40
    5154:	bleq	1cc1298 <mnt_context_get_status@plt+0x1cbee4c>
    5158:	bleq	b8129c <mnt_context_get_status@plt+0xb7ee50>
    515c:	svceq	0x0080f013
    5160:	andlt	pc, r0, r9, lsl #17
    5164:			; <UNDEFINED> instruction: 0xf04fbf14
    5168:			; <UNDEFINED> instruction: 0xf04f0977
    516c:			; <UNDEFINED> instruction: 0xf413092d
    5170:			; <UNDEFINED> instruction: 0xf8886f00
    5174:	eorsle	r9, pc, r0
    5178:	svceq	0x0000f1ba
    517c:			; <UNDEFINED> instruction: 0xf04fbf14
    5180:			; <UNDEFINED> instruction: 0xf04f0873
    5184:			; <UNDEFINED> instruction: 0xf0130853
    5188:			; <UNDEFINED> instruction: 0xf88e0f20
    518c:	svclt	0x00148000
    5190:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    5194:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    5198:	svceq	0x0010f013
    519c:	and	pc, r0, ip, lsl #17
    51a0:	stceq	0, cr15, [r8], {3}
    51a4:			; <UNDEFINED> instruction: 0xf04fbf14
    51a8:			; <UNDEFINED> instruction: 0xf04f0e77
    51ac:			; <UNDEFINED> instruction: 0xf4130e2d
    51b0:			; <UNDEFINED> instruction: 0xf8876f80
    51b4:	eorsle	lr, r1, r0
    51b8:	svceq	0x0000f1bc
    51bc:			; <UNDEFINED> instruction: 0x2773bf14
    51c0:			; <UNDEFINED> instruction: 0xf0132753
    51c4:	eorsvc	r0, r7, r4, lsl #30
    51c8:	uhadd16cs	fp, r2, r4
    51cc:			; <UNDEFINED> instruction: 0xf013262d
    51d0:	eorvc	r0, lr, r2, lsl #30
    51d4:	streq	pc, [r1, #-3]
    51d8:	uhadd16cs	fp, r7, r4
    51dc:	eorvc	r2, r6, sp, lsr #12
    51e0:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    51e4:	svclt	0x00142d00
    51e8:	cmpcs	r4, #116, 6	; 0xd0000001
    51ec:	movwcs	r7, #3
    51f0:	andsvc	r4, r3, r8, lsl #12
    51f4:	svchi	0x00f0e8bd
    51f8:	svceq	0x0000f1ba
    51fc:			; <UNDEFINED> instruction: 0xf04fbf14
    5200:			; <UNDEFINED> instruction: 0xf04f0878
    5204:	ldr	r0, [lr, sp, lsr #16]!
    5208:	svclt	0x00142d00
    520c:			; <UNDEFINED> instruction: 0x232d2378
    5210:	movwcs	r7, #3
    5214:	andsvc	r4, r3, r8, lsl #12
    5218:	svchi	0x00f0e8bd
    521c:	svceq	0x0000f1bc
    5220:			; <UNDEFINED> instruction: 0x2778bf14
    5224:	strb	r2, [ip, sp, lsr #14]
    5228:	svcmi	0x00f0e92d
    522c:			; <UNDEFINED> instruction: 0xf04fb097
    5230:	stmib	sp, {r0, sl, fp}^
    5234:	bmi	1f8de5c <mnt_context_get_status@plt+0x1f8ba10>
    5238:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    523c:			; <UNDEFINED> instruction: 0x078258d3
    5240:			; <UNDEFINED> instruction: 0xf10dbf54
    5244:			; <UNDEFINED> instruction: 0xf10d082c
    5248:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    524c:			; <UNDEFINED> instruction: 0xf04f9315
    5250:	svclt	0x00450300
    5254:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    5258:	strbmi	r2, [r6], r0, lsr #6
    525c:	eorcc	pc, ip, sp, lsl #17
    5260:			; <UNDEFINED> instruction: 0xf1a3230a
    5264:			; <UNDEFINED> instruction: 0xf1c30120
    5268:	blx	b05af0 <mnt_context_get_status@plt+0xb036a4>
    526c:	blx	341a7c <mnt_context_get_status@plt+0x33f630>
    5270:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    5274:	andne	lr, r8, #3620864	; 0x374000
    5278:	vst1.8	{d15-d16}, [r3], ip
    527c:	svclt	0x000842aa
    5280:			; <UNDEFINED> instruction: 0xf0c042a1
    5284:	movwcc	r8, #41099	; 0xa08b
    5288:	mvnle	r2, r6, asr #22
    528c:			; <UNDEFINED> instruction: 0xf64c223c
    5290:			; <UNDEFINED> instruction: 0xf6cc45cd
    5294:			; <UNDEFINED> instruction: 0xf04f45cc
    5298:			; <UNDEFINED> instruction: 0xf1a231ff
    529c:	blx	fe947726 <mnt_context_get_status@plt+0xfe9452da>
    52a0:	blx	5e6b0 <mnt_context_get_status@plt+0x5c264>
    52a4:	blx	842b4 <mnt_context_get_status@plt+0x81e68>
    52a8:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    52ac:			; <UNDEFINED> instruction: 0x0c09ea4c
    52b0:			; <UNDEFINED> instruction: 0xf1c24c61
    52b4:	svcls	0x00090920
    52b8:			; <UNDEFINED> instruction: 0xf909fa21
    52bc:	b	13164b4 <mnt_context_get_status@plt+0x1314068>
    52c0:	stmiaeq	sp!, {r0, r3, sl, fp}^
    52c4:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    52c8:	blx	195514 <mnt_context_get_status@plt+0x1930c8>
    52cc:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    52d0:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    52d4:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    52d8:	streq	lr, [r1], #-2598	; 0xfffff5da
    52dc:			; <UNDEFINED> instruction: 0xf1ba40d6
    52e0:	svclt	0x000c0f42
    52e4:			; <UNDEFINED> instruction: 0xf0002100
    52e8:	bcc	8056f4 <mnt_context_get_status@plt+0x8032a8>
    52ec:	streq	lr, [r9], -r6, asr #20
    52f0:	vpmax.s8	d15, d2, d23
    52f4:	andge	pc, r0, lr, lsl #17
    52f8:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    52fc:	addhi	pc, r4, r0
    5300:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    5304:			; <UNDEFINED> instruction: 0xf88e2269
    5308:	subcs	r2, r2, #1
    530c:	andcs	pc, r2, lr, lsl #17
    5310:	andvc	r2, sl, r0, lsl #4
    5314:	andeq	lr, r5, #84, 20	; 0x54000
    5318:			; <UNDEFINED> instruction: 0xf1a3d04a
    531c:			; <UNDEFINED> instruction: 0xf1c30114
    5320:	blx	906ff8 <mnt_context_get_status@plt+0x904bac>
    5324:	blx	181b30 <mnt_context_get_status@plt+0x17f6e4>
    5328:	blcc	d42f4c <mnt_context_get_status@plt+0xd40b00>
    532c:	blx	95601c <mnt_context_get_status@plt+0x953bd0>
    5330:	blx	981f44 <mnt_context_get_status@plt+0x97faf8>
    5334:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    5338:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    533c:			; <UNDEFINED> instruction: 0xf04f1d50
    5340:			; <UNDEFINED> instruction: 0xf1410300
    5344:	andcs	r0, sl, #0, 2
    5348:	blx	ff341352 <mnt_context_get_status@plt+0xff33ef06>
    534c:	movwcs	r2, #522	; 0x20a
    5350:	strmi	r4, [fp], r2, lsl #13
    5354:	blx	ff1c135e <mnt_context_get_status@plt+0xff1bef12>
    5358:	subsle	r4, r8, r3, lsl r3
    535c:	movweq	lr, #47706	; 0xba5a
    5360:			; <UNDEFINED> instruction: 0xf7fcd026
    5364:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    5368:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    536c:	subsle	r2, r7, r0, lsl #20
    5370:	mulcc	r0, r2, r9
    5374:	bmi	c737a8 <mnt_context_get_status@plt+0xc7135c>
    5378:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    537c:			; <UNDEFINED> instruction: 0x23204d30
    5380:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    5384:	ldrmi	r4, [r9], -r0, lsr #12
    5388:			; <UNDEFINED> instruction: 0xf8cd2201
    538c:	stmib	sp, {r3, r4, pc}^
    5390:	strls	sl, [r1], -r4, lsl #22
    5394:			; <UNDEFINED> instruction: 0xf7fd9500
    5398:	ands	lr, r5, lr, asr #16
    539c:	andeq	pc, sl, #-1073741780	; 0xc000002c
    53a0:	svcge	0x0075f47f
    53a4:	movtcs	r9, #11784	; 0x2e08
    53a8:	andcs	pc, r1, lr, lsl #17
    53ac:	andcc	pc, r0, lr, lsl #17
    53b0:			; <UNDEFINED> instruction: 0xac0d4a24
    53b4:	stmib	sp, {r5, r8, r9, sp}^
    53b8:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    53bc:	andls	r4, r0, #32, 12	; 0x2000000
    53c0:	andcs	r4, r1, #26214400	; 0x1900000
    53c4:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53c8:			; <UNDEFINED> instruction: 0xf7fc4620
    53cc:	bmi	7c0b3c <mnt_context_get_status@plt+0x7be6f0>
    53d0:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    53d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    53d8:	subsmi	r9, sl, r5, lsl fp
    53dc:	andslt	sp, r7, r6, lsr #2
    53e0:	svchi	0x00f0e8bd
    53e4:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    53e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    53ec:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    53f0:			; <UNDEFINED> instruction: 0xf0002264
    53f4:	stmdbcs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    53f8:	svclt	0x00084682
    53fc:	strmi	r2, [fp], sl, lsl #16
    5400:	strcc	fp, [r1], -r8, lsl #30
    5404:	ldrb	sp, [r3, sl, lsr #3]
    5408:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    540c:	ldrbmi	lr, [r0], -r0, lsl #15
    5410:	andcs	r4, sl, #93323264	; 0x5900000
    5414:			; <UNDEFINED> instruction: 0xf0002300
    5418:	strmi	pc, [r2], r5, ror #22
    541c:	ldr	r4, [sp, fp, lsl #13]
    5420:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    5424:	bmi	2bf2d0 <mnt_context_get_status@plt+0x2bce84>
    5428:			; <UNDEFINED> instruction: 0xe7a6447a
    542c:	stc	7, cr15, [lr, #1008]!	; 0x3f0
    5430:	andeq	r2, r1, r6, asr fp
    5434:	andeq	r0, r0, r0, asr #4
    5438:	andeq	r1, r0, r4, asr sp
    543c:	muleq	r0, r4, ip
    5440:	muleq	r0, r6, ip
    5444:	andeq	r1, r0, sl, ror #24
    5448:			; <UNDEFINED> instruction: 0x000129be
    544c:	andeq	r1, r0, sl, ror #23
    5450:	andeq	r1, r0, r4, ror #23
    5454:	suble	r2, r5, r0, lsl #16
    5458:	mvnsmi	lr, #737280	; 0xb4000
    545c:			; <UNDEFINED> instruction: 0xf9904698
    5460:	orrlt	r3, r3, #0
    5464:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    5468:	ldrmi	r4, [r7], -r9, lsl #13
    546c:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    5470:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    5474:	svceq	0x0000f1b8
    5478:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    547c:			; <UNDEFINED> instruction: 0x4605bb1c
    5480:	strtmi	r2, [lr], -ip, lsr #22
    5484:	svccs	0x0001f915
    5488:	bllt	b94f0 <mnt_context_get_status@plt+0xb70a4>
    548c:	adcsmi	r4, r0, #48234496	; 0x2e00000
    5490:	bne	c79cfc <mnt_context_get_status@plt+0xc778b0>
    5494:	mcrrne	7, 12, r4, r3, cr0
    5498:			; <UNDEFINED> instruction: 0xf849d015
    549c:	strcc	r0, [r1], #-36	; 0xffffffdc
    54a0:	mulcc	r0, r6, r9
    54a4:			; <UNDEFINED> instruction: 0xf995b1bb
    54a8:			; <UNDEFINED> instruction: 0xb1a33000
    54ac:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    54b0:	strtmi	r2, [r8], -ip, lsr #22
    54b4:			; <UNDEFINED> instruction: 0xf915462e
    54b8:	mvnle	r2, r1, lsl #30
    54bc:	svclt	0x00082a00
    54c0:	adcsmi	r4, r0, #48234496	; 0x2e00000
    54c4:			; <UNDEFINED> instruction: 0xf04fd3e5
    54c8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    54cc:	adcmi	r8, r7, #248, 6	; 0xe0000003
    54d0:	ldrmi	sp, [r3], -r4, lsl #18
    54d4:			; <UNDEFINED> instruction: 0x4620e7d4
    54d8:	mvnshi	lr, #12386304	; 0xbd0000
    54dc:	andeq	pc, r1, pc, rrx
    54e0:	mvnshi	lr, #12386304	; 0xbd0000
    54e4:	rscscc	pc, pc, pc, asr #32
    54e8:	svclt	0x00004770
    54ec:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    54f0:			; <UNDEFINED> instruction: 0xf990461c
    54f4:	blx	fed594fc <mnt_context_get_status@plt+0xfed570b0>
    54f8:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    54fc:	svclt	0x00082c00
    5500:	ldmiblt	r3, {r0, r8, r9, sp}
    5504:	addsmi	r6, r6, #2490368	; 0x260000
    5508:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    550c:	eorvs	fp, r3, r1, lsl pc
    5510:	bl	5151c <mnt_context_get_status@plt+0x4f0d0>
    5514:	blne	fe485b34 <mnt_context_get_status@plt+0xfe4836e8>
    5518:			; <UNDEFINED> instruction: 0xf7ff9b04
    551c:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    5520:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    5524:	eorvs	r4, r3, r3, lsl #8
    5528:			; <UNDEFINED> instruction: 0xf04fbd70
    552c:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    5530:	rscscc	pc, pc, pc, asr #32
    5534:	svclt	0x00004770
    5538:	mvnsmi	lr, #737280	; 0xb4000
    553c:			; <UNDEFINED> instruction: 0xf381fab1
    5540:	bcs	7ab4 <mnt_context_get_status@plt+0x5668>
    5544:	movwcs	fp, #7944	; 0x1f08
    5548:	svclt	0x00082800
    554c:	blcs	e158 <mnt_context_get_status@plt+0xbd0c>
    5550:			; <UNDEFINED> instruction: 0xf990d13d
    5554:	strmi	r3, [r0], r0
    5558:	pkhbtmi	r4, r9, r6, lsl #12
    555c:	strcs	r4, [r1, -r4, lsl #12]
    5560:			; <UNDEFINED> instruction: 0x4625b31b
    5564:			; <UNDEFINED> instruction: 0xf1042b2c
    5568:	strbmi	r0, [r0], -r1, lsl #8
    556c:	mulcs	r0, r4, r9
    5570:	eorle	r4, r1, r0, lsr #13
    5574:	strtmi	fp, [r5], -r2, ror #19
    5578:	bl	fe956020 <mnt_context_get_status@plt+0xfe953bd4>
    557c:	eorle	r0, r2, #0, 2
    5580:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    5584:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    5588:	rsceq	lr, r0, #323584	; 0x4f000
    558c:	vpmax.u8	d15, d3, d7
    5590:			; <UNDEFINED> instruction: 0xf819db0c
    5594:	movwmi	r1, #45058	; 0xb002
    5598:	andcc	pc, r2, r9, lsl #16
    559c:	mulcc	r0, r5, r9
    55a0:			; <UNDEFINED> instruction: 0xf994b11b
    55a4:	blcs	115ac <mnt_context_get_status@plt+0xf160>
    55a8:	ldrdcs	sp, [r0], -fp
    55ac:	mvnshi	lr, #12386304	; 0xbd0000
    55b0:	ldrmi	r1, [r3], -ip, ror #24
    55b4:	ldrb	r4, [r4, r0, lsl #13]
    55b8:	svclt	0x00082a00
    55bc:	adcmi	r4, r8, #38797312	; 0x2500000
    55c0:	smlatbeq	r0, r5, fp, lr
    55c4:			; <UNDEFINED> instruction: 0xf04fd3dc
    55c8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    55cc:			; <UNDEFINED> instruction: 0xf06f83f8
    55d0:			; <UNDEFINED> instruction: 0xe7eb0015
    55d4:			; <UNDEFINED> instruction: 0xf381fab1
    55d8:	bcs	7b4c <mnt_context_get_status@plt+0x5700>
    55dc:	movwcs	fp, #7944	; 0x1f08
    55e0:	svclt	0x00082800
    55e4:	bllt	ff0ce1f0 <mnt_context_get_status@plt+0xff0cbda4>
    55e8:	mvnsmi	lr, sp, lsr #18
    55ec:			; <UNDEFINED> instruction: 0xf9904606
    55f0:	ldrmi	r3, [r7], -r0
    55f4:	strmi	r4, [r4], -r8, lsl #13
    55f8:	strtmi	fp, [r5], -fp, ror #3
    55fc:			; <UNDEFINED> instruction: 0xf1042b2c
    5600:	ldrtmi	r0, [r0], -r1, lsl #8
    5604:	mulcs	r0, r4, r9
    5608:	andsle	r4, fp, r6, lsr #12
    560c:			; <UNDEFINED> instruction: 0x4625b9b2
    5610:	bl	fe9560b8 <mnt_context_get_status@plt+0xfe953c6c>
    5614:	andsle	r0, ip, #0, 2
    5618:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    561c:			; <UNDEFINED> instruction: 0xf8d8db0c
    5620:	tstmi	r8, #0
    5624:	andeq	pc, r0, r8, asr #17
    5628:	mulcc	r0, r5, r9
    562c:			; <UNDEFINED> instruction: 0xf994b11b
    5630:	blcs	11638 <mnt_context_get_status@plt+0xf1ec>
    5634:	andcs	sp, r0, r1, ror #3
    5638:	ldrhhi	lr, [r0, #141]!	; 0x8d
    563c:	ldrmi	r1, [r3], -ip, ror #24
    5640:	ldrb	r4, [sl, r6, lsl #12]
    5644:	svclt	0x00082a00
    5648:	adcmi	r4, r8, #38797312	; 0x2500000
    564c:	smlatbeq	r0, r5, fp, lr
    5650:			; <UNDEFINED> instruction: 0xf04fd3e2
    5654:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    5658:			; <UNDEFINED> instruction: 0xf06f81f0
    565c:			; <UNDEFINED> instruction: 0x47700015
    5660:	mvnsmi	lr, #737280	; 0xb4000
    5664:	bmi	f56ec0 <mnt_context_get_status@plt+0xf54a74>
    5668:	blmi	f56ee8 <mnt_context_get_status@plt+0xf54a9c>
    566c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    5670:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5674:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5678:			; <UNDEFINED> instruction: 0xf04f9303
    567c:			; <UNDEFINED> instruction: 0xf8cd0300
    5680:	tstlt	r8, #8
    5684:	strmi	r6, [r4], -lr
    5688:	strmi	r6, [r8], lr, lsr #32
    568c:	stcl	7, cr15, [r8, #-1008]!	; 0xfffffc10
    5690:	andls	pc, r0, r0, asr #17
    5694:			; <UNDEFINED> instruction: 0xf9944607
    5698:	blcs	e916a0 <mnt_context_get_status@plt+0xe8f254>
    569c:	stmdbge	r2, {r1, r5, ip, lr, pc}
    56a0:	strtmi	r2, [r0], -sl, lsl #4
    56a4:			; <UNDEFINED> instruction: 0xf7fc9101
    56a8:			; <UNDEFINED> instruction: 0xf8c8ebdc
    56ac:	eorvs	r0, r8, r0
    56b0:	bllt	1a1f798 <mnt_context_get_status@plt+0x1a1d34c>
    56b4:	blcs	2c2c4 <mnt_context_get_status@plt+0x29e78>
    56b8:	adcmi	fp, r3, #24, 30	; 0x60
    56bc:			; <UNDEFINED> instruction: 0xf993d028
    56c0:	stmdbls	r1, {sp}
    56c4:	eorle	r2, r6, sl, lsr sl
    56c8:	eorle	r2, r9, sp, lsr #20
    56cc:	bmi	94d6d4 <mnt_context_get_status@plt+0x94b288>
    56d0:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    56d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    56d8:	subsmi	r9, sl, r3, lsl #22
    56dc:	andlt	sp, r5, fp, lsr r1
    56e0:	mvnshi	lr, #12386304	; 0xbd0000
    56e4:	stmdbge	r2, {r0, sl, ip, sp}
    56e8:	strtmi	r2, [r0], -sl, lsl #4
    56ec:	bl	fee436e4 <mnt_context_get_status@plt+0xfee41298>
    56f0:	ldmdavs	fp!, {r3, r5, sp, lr}
    56f4:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    56f8:			; <UNDEFINED> instruction: 0xf990b150
    56fc:	blne	11704 <mnt_context_get_status@plt+0xf2b8>
    5700:			; <UNDEFINED> instruction: 0xf080fab0
    5704:	blcs	7c0c <mnt_context_get_status@plt+0x57c0>
    5708:	andcs	fp, r1, r8, lsl pc
    570c:	sbcsle	r2, sp, r0, lsl #16
    5710:	rscscc	pc, pc, pc, asr #32
    5714:			; <UNDEFINED> instruction: 0xf993e7db
    5718:	stmdblt	sl, {r0, sp}
    571c:	ldrb	r6, [r6, lr, lsr #32]
    5720:	andcs	r1, sl, #92, 24	; 0x5c00
    5724:	eorsvs	r2, fp, r0, lsl #6
    5728:	movwls	r4, #9760	; 0x2620
    572c:	bl	fe643724 <mnt_context_get_status@plt+0xfe6412d8>
    5730:	ldmdavs	fp!, {r3, r5, sp, lr}
    5734:	mvnle	r2, r0, lsl #22
    5738:	blcs	2c348 <mnt_context_get_status@plt+0x29efc>
    573c:			; <UNDEFINED> instruction: 0xf993d0e8
    5740:	blne	6cd748 <mnt_context_get_status@plt+0x6cb2fc>
    5744:			; <UNDEFINED> instruction: 0xf383fab3
    5748:	bcs	7cbc <mnt_context_get_status@plt+0x5870>
    574c:	movwcs	fp, #7960	; 0x1f18
    5750:	adcsle	r2, fp, r0, lsl #22
    5754:			; <UNDEFINED> instruction: 0xf7fce7dc
    5758:	svclt	0x0000ec1a
    575c:	andeq	r2, r1, r2, lsr #14
    5760:	andeq	r0, r0, r0, asr #4
    5764:			; <UNDEFINED> instruction: 0x000126be
    5768:	mvnsmi	lr, #737280	; 0xb4000
    576c:	stcmi	14, cr1, [sl], #-12
    5770:	bmi	ab198c <mnt_context_get_status@plt+0xaaf540>
    5774:	movwcs	fp, #7960	; 0x1f18
    5778:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    577c:	movwcs	fp, #3848	; 0xf08
    5780:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    5784:			; <UNDEFINED> instruction: 0xf04f9203
    5788:	blcs	5f90 <mnt_context_get_status@plt+0x3b44>
    578c:	svcge	0x0001d03f
    5790:	strmi	sl, [sp], -r2, lsl #28
    5794:	blx	fed7d7e8 <mnt_context_get_status@plt+0xfed7b39c>
    5798:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    579c:	svclt	0x00082c00
    57a0:	strbmi	r2, [r1, #769]	; 0x301
    57a4:			; <UNDEFINED> instruction: 0xf043bf18
    57a8:	bllt	8c63b4 <mnt_context_get_status@plt+0x8c3f68>
    57ac:	strtmi	r4, [r9], -sl, asr #12
    57b0:			; <UNDEFINED> instruction: 0xf7fc4620
    57b4:	ldmiblt	r0!, {r2, r3, r4, r9, sl, fp, sp, lr, pc}^
    57b8:	andeq	lr, r9, r4, lsl #22
    57bc:	ldrtmi	r4, [r9], -r5, asr #8
    57c0:	mrc2	7, 2, pc, cr14, cr14, {7}
    57c4:			; <UNDEFINED> instruction: 0x46044631
    57c8:			; <UNDEFINED> instruction: 0xf7fe4628
    57cc:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    57d0:	bl	66b7dc <mnt_context_get_status@plt+0x669390>
    57d4:	strmi	r0, [r5], -r8, lsl #6
    57d8:	blcs	7980c <mnt_context_get_status@plt+0x773c0>
    57dc:			; <UNDEFINED> instruction: 0xb11cd1db
    57e0:	mulcc	r0, r4, r9
    57e4:	andle	r2, r4, pc, lsr #22
    57e8:			; <UNDEFINED> instruction: 0xf995b12d
    57ec:	blcs	bd17f4 <mnt_context_get_status@plt+0xbcf3a8>
    57f0:	ldrdcs	sp, [r1], -r1
    57f4:	andcs	lr, r0, r0
    57f8:	blmi	218024 <mnt_context_get_status@plt+0x215bd8>
    57fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5800:	blls	df870 <mnt_context_get_status@plt+0xdd424>
    5804:	qaddle	r4, sl, r4
    5808:	pop	{r0, r2, ip, sp, pc}
    580c:			; <UNDEFINED> instruction: 0x461883f0
    5810:			; <UNDEFINED> instruction: 0xf7fce7f2
    5814:	svclt	0x0000ebbc
    5818:	andeq	r2, r1, r8, lsl r6
    581c:	andeq	r0, r0, r0, asr #4
    5820:	muleq	r1, r4, r5
    5824:	mvnsmi	lr, #737280	; 0xb4000
    5828:	movweq	lr, #6736	; 0x1a50
    582c:	strmi	sp, [ip], -r5, lsr #32
    5830:			; <UNDEFINED> instruction: 0x46054616
    5834:	cmnlt	r1, #56, 6	; 0xe0000000
    5838:	stcl	7, cr15, [r8], #-1008	; 0xfffffc10
    583c:	addsmi	r4, lr, #201326595	; 0xc000003
    5840:	svclt	0x00884607
    5844:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5848:	bl	1bb8a0 <mnt_context_get_status@plt+0x1b9454>
    584c:			; <UNDEFINED> instruction: 0xf1090900
    5850:			; <UNDEFINED> instruction: 0xf7fc0001
    5854:	pkhbtmi	lr, r0, sl, lsl #24
    5858:	strtmi	fp, [r9], -r0, ror #2
    585c:			; <UNDEFINED> instruction: 0xf7fc463a
    5860:	bl	2405f8 <mnt_context_get_status@plt+0x23e1ac>
    5864:	ldrtmi	r0, [r2], -r7
    5868:			; <UNDEFINED> instruction: 0xf7fc4621
    586c:	movwcs	lr, #2910	; 0xb5e
    5870:	andcc	pc, r9, r8, lsl #16
    5874:	pop	{r6, r9, sl, lr}
    5878:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    587c:	mvnsmi	lr, #12386304	; 0xbd0000
    5880:			; <UNDEFINED> instruction: 0xf7fc4478
    5884:			; <UNDEFINED> instruction: 0x4620bb7b
    5888:	pop	{r0, r4, r9, sl, lr}
    588c:			; <UNDEFINED> instruction: 0xf7fc43f8
    5890:	pop	{r0, r2, r3, r4, r5, r8, r9, fp, ip, sp, pc}
    5894:			; <UNDEFINED> instruction: 0xf7fc43f8
    5898:	svclt	0x0000bb71
    589c:	andeq	r0, r0, ip, ror #15
    58a0:			; <UNDEFINED> instruction: 0x460ab538
    58a4:	strmi	r4, [ip], -r5, lsl #12
    58a8:			; <UNDEFINED> instruction: 0x4608b119
    58ac:	stc	7, cr15, [lr], #-1008	; 0xfffffc10
    58b0:	strtmi	r4, [r1], -r2, lsl #12
    58b4:	pop	{r3, r5, r9, sl, lr}
    58b8:			; <UNDEFINED> instruction: 0xf7ff4038
    58bc:	svclt	0x0000bfb3
    58c0:	tstcs	r1, lr, lsl #8
    58c4:	addlt	fp, r5, r0, lsl r5
    58c8:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    58cc:			; <UNDEFINED> instruction: 0xf8dfab07
    58d0:	strmi	ip, [r4], -r0, rrx
    58d4:			; <UNDEFINED> instruction: 0xf85344fe
    58d8:	stmdage	r2, {r2, r8, r9, fp, sp}
    58dc:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    58e0:	ldrdgt	pc, [r0], -ip
    58e4:	andgt	pc, ip, sp, asr #17
    58e8:	stceq	0, cr15, [r0], {79}	; 0x4f
    58ec:			; <UNDEFINED> instruction: 0xf7fc9301
    58f0:	mcrne	12, 0, lr, cr2, cr8, {2}
    58f4:	strcs	fp, [r0], #-4024	; 0xfffff048
    58f8:	strtmi	sp, [r0], -r7, lsl #22
    58fc:			; <UNDEFINED> instruction: 0xf7ff9902
    5900:			; <UNDEFINED> instruction: 0x4604ff91
    5904:			; <UNDEFINED> instruction: 0xf7fc9802
    5908:	bmi	2c04a0 <mnt_context_get_status@plt+0x2be054>
    590c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    5910:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5914:	subsmi	r9, sl, r3, lsl #22
    5918:	strtmi	sp, [r0], -r5, lsl #2
    591c:	pop	{r0, r2, ip, sp, pc}
    5920:	andlt	r4, r3, r0, lsl r0
    5924:			; <UNDEFINED> instruction: 0xf7fc4770
    5928:	svclt	0x0000eb32
    592c:			; <UNDEFINED> instruction: 0x000124bc
    5930:	andeq	r0, r0, r0, asr #4
    5934:	andeq	r2, r1, r2, lsl #9
    5938:	mvnsmi	lr, #737280	; 0xb4000
    593c:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    5940:	bmi	d573ac <mnt_context_get_status@plt+0xd54f60>
    5944:	blmi	d71b58 <mnt_context_get_status@plt+0xd6f70c>
    5948:			; <UNDEFINED> instruction: 0xf996447a
    594c:	ldmpl	r3, {lr}^
    5950:	movwls	r6, #6171	; 0x181b
    5954:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5958:	eorsle	r2, r4, r0, lsl #24
    595c:	strmi	r4, [r8], r5, lsl #12
    5960:			; <UNDEFINED> instruction: 0x46394630
    5964:	stcl	7, cr15, [ip, #-1008]!	; 0xfffffc10
    5968:			; <UNDEFINED> instruction: 0x56361834
    596c:	suble	r2, ip, r0, lsl #28
    5970:	svceq	0x0000f1b9
    5974:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    5978:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    597c:	bl	ff343974 <mnt_context_get_status@plt+0xff341528>
    5980:	eorsle	r2, r5, r0, lsl #16
    5984:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    5988:	movwcs	r4, #1641	; 0x669
    598c:	andvs	pc, r0, sp, lsl #17
    5990:			; <UNDEFINED> instruction: 0xf88d4648
    5994:			; <UNDEFINED> instruction: 0xf7fe3001
    5998:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    599c:	andeq	pc, r0, r8, asr #17
    59a0:	mulcc	r1, r3, r9
    59a4:	svclt	0x00181af6
    59a8:	blcs	f1b4 <mnt_context_get_status@plt+0xcd68>
    59ac:	strcs	fp, [r1], -r8, lsl #30
    59b0:	andcc	fp, r2, lr, asr fp
    59b4:	strtpl	r1, [r1], -r6, lsr #16
    59b8:			; <UNDEFINED> instruction: 0x4638b119
    59bc:	bl	feb439b4 <mnt_context_get_status@plt+0xfeb41568>
    59c0:			; <UNDEFINED> instruction: 0x464cb318
    59c4:	bmi	5dda84 <mnt_context_get_status@plt+0x5db638>
    59c8:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    59cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    59d0:	subsmi	r9, sl, r1, lsl #22
    59d4:			; <UNDEFINED> instruction: 0x4620d11e
    59d8:	pop	{r0, r1, ip, sp, pc}
    59dc:			; <UNDEFINED> instruction: 0x463983f0
    59e0:			; <UNDEFINED> instruction: 0xf7fc4620
    59e4:			; <UNDEFINED> instruction: 0xf8c8ea44
    59e8:	strtmi	r0, [r0], #-0
    59ec:	strb	r6, [sl, r8, lsr #32]!
    59f0:			; <UNDEFINED> instruction: 0x46204639
    59f4:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    59f8:	andeq	pc, r0, r8, asr #17
    59fc:	strtpl	r1, [r1], -r6, lsr #16
    5a00:			; <UNDEFINED> instruction: 0x4638b131
    5a04:	bl	fe2439fc <mnt_context_get_status@plt+0xfe2415b0>
    5a08:	eorvs	fp, ip, r0, lsl r9
    5a0c:	ldrb	r2, [sl, r0, lsl #8]
    5a10:	ldrb	r6, [r8, lr, lsr #32]
    5a14:	b	feec3a0c <mnt_context_get_status@plt+0xfeec15c0>
    5a18:	andeq	r2, r1, r8, asr #8
    5a1c:	andeq	r0, r0, r0, asr #4
    5a20:			; <UNDEFINED> instruction: 0x000016b2
    5a24:	andeq	r2, r1, r6, asr #7
    5a28:			; <UNDEFINED> instruction: 0x4604b510
    5a2c:	stmdacs	sl, {r0, sp, lr, pc}
    5a30:	strtmi	sp, [r0], -r6
    5a34:	bl	ff943a2c <mnt_context_get_status@plt+0xff9415e0>
    5a38:	mvnsle	r1, r3, asr #24
    5a3c:	ldclt	0, cr2, [r0, #-4]
    5a40:	ldclt	0, cr2, [r0, #-0]
    5a44:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    5a48:	svclt	0x00be2900
    5a4c:			; <UNDEFINED> instruction: 0xf04f2000
    5a50:	and	r4, r6, r0, lsl #2
    5a54:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    5a58:			; <UNDEFINED> instruction: 0xf06fbf1c
    5a5c:			; <UNDEFINED> instruction: 0xf04f4100
    5a60:			; <UNDEFINED> instruction: 0xf00030ff
    5a64:			; <UNDEFINED> instruction: 0xf1adb857
    5a68:	stmdb	sp!, {r3, sl, fp}^
    5a6c:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    5a70:	blcs	3c69c <mnt_context_get_status@plt+0x3a250>
    5a74:			; <UNDEFINED> instruction: 0xf000db1a
    5a78:			; <UNDEFINED> instruction: 0xf8ddf853
    5a7c:	ldmib	sp, {r2, sp, lr, pc}^
    5a80:	andlt	r2, r4, r2, lsl #6
    5a84:	submi	r4, r0, #112, 14	; 0x1c00000
    5a88:	cmpeq	r1, r1, ror #22
    5a8c:	blle	6d0694 <mnt_context_get_status@plt+0x6ce248>
    5a90:			; <UNDEFINED> instruction: 0xf846f000
    5a94:	ldrd	pc, [r4], -sp
    5a98:	movwcs	lr, #10717	; 0x29dd
    5a9c:	submi	fp, r0, #4
    5aa0:	cmpeq	r1, r1, ror #22
    5aa4:	bl	18d63f4 <mnt_context_get_status@plt+0x18d3fa8>
    5aa8:	ldrbmi	r0, [r0, -r3, asr #6]!
    5aac:	bl	18d63fc <mnt_context_get_status@plt+0x18d3fb0>
    5ab0:			; <UNDEFINED> instruction: 0xf0000343
    5ab4:			; <UNDEFINED> instruction: 0xf8ddf835
    5ab8:	ldmib	sp, {r2, sp, lr, pc}^
    5abc:	andlt	r2, r4, r2, lsl #6
    5ac0:	bl	18563c8 <mnt_context_get_status@plt+0x1853f7c>
    5ac4:	ldrbmi	r0, [r0, -r1, asr #2]!
    5ac8:	bl	18d6418 <mnt_context_get_status@plt+0x18d3fcc>
    5acc:			; <UNDEFINED> instruction: 0xf0000343
    5ad0:			; <UNDEFINED> instruction: 0xf8ddf827
    5ad4:	ldmib	sp, {r2, sp, lr, pc}^
    5ad8:	andlt	r2, r4, r2, lsl #6
    5adc:	bl	18d642c <mnt_context_get_status@plt+0x18d3fe0>
    5ae0:	ldrbmi	r0, [r0, -r3, asr #6]!
    5ae4:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    5ae8:	svclt	0x00082900
    5aec:	svclt	0x001c2800
    5af0:	mvnscc	pc, pc, asr #32
    5af4:	rscscc	pc, pc, pc, asr #32
    5af8:	stmdalt	ip, {ip, sp, lr, pc}
    5afc:	stfeqd	f7, [r8], {173}	; 0xad
    5b00:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    5b04:			; <UNDEFINED> instruction: 0xf80cf000
    5b08:	ldrd	pc, [r4], -sp
    5b0c:	movwcs	lr, #10717	; 0x29dd
    5b10:	ldrbmi	fp, [r0, -r4]!
    5b14:			; <UNDEFINED> instruction: 0xf04fb502
    5b18:			; <UNDEFINED> instruction: 0xf7fc0008
    5b1c:	vstrlt.16	s28, [r2, #-228]	; 0xffffff1c	; <UNPREDICTABLE>
    5b20:	svclt	0x00084299
    5b24:	push	{r4, r7, r9, lr}
    5b28:			; <UNDEFINED> instruction: 0x46044ff0
    5b2c:	andcs	fp, r0, r8, lsr pc
    5b30:			; <UNDEFINED> instruction: 0xf8dd460d
    5b34:	svclt	0x0038c024
    5b38:	cmnle	fp, #1048576	; 0x100000
    5b3c:			; <UNDEFINED> instruction: 0x46994690
    5b40:			; <UNDEFINED> instruction: 0xf283fab3
    5b44:	rsbsle	r2, r0, r0, lsl #22
    5b48:			; <UNDEFINED> instruction: 0xf385fab5
    5b4c:	rsble	r2, r8, r0, lsl #26
    5b50:			; <UNDEFINED> instruction: 0xf1a21ad2
    5b54:	blx	2493dc <mnt_context_get_status@plt+0x246f90>
    5b58:	blx	244768 <mnt_context_get_status@plt+0x24231c>
    5b5c:			; <UNDEFINED> instruction: 0xf1c2f30e
    5b60:	b	12c77e8 <mnt_context_get_status@plt+0x12c539c>
    5b64:	blx	a08778 <mnt_context_get_status@plt+0xa0632c>
    5b68:	b	130278c <mnt_context_get_status@plt+0x1300340>
    5b6c:	blx	208780 <mnt_context_get_status@plt+0x206334>
    5b70:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    5b74:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    5b78:	andcs	fp, r0, ip, lsr pc
    5b7c:	movwle	r4, #42497	; 0xa601
    5b80:	bl	fed0db8c <mnt_context_get_status@plt+0xfed0b740>
    5b84:	blx	6bb4 <mnt_context_get_status@plt+0x4768>
    5b88:	blx	841fc8 <mnt_context_get_status@plt+0x83fb7c>
    5b8c:	bl	19827b0 <mnt_context_get_status@plt+0x1980364>
    5b90:	tstmi	r9, #46137344	; 0x2c00000
    5b94:	bcs	15ddc <mnt_context_get_status@plt+0x13990>
    5b98:	b	13f9c90 <mnt_context_get_status@plt+0x13f7844>
    5b9c:	b	13c7d0c <mnt_context_get_status@plt+0x13c58c0>
    5ba0:	b	1208114 <mnt_context_get_status@plt+0x1205cc8>
    5ba4:	ldrmi	r7, [r6], -fp, asr #17
    5ba8:	bl	fed3dbdc <mnt_context_get_status@plt+0xfed3b790>
    5bac:	bl	19467d4 <mnt_context_get_status@plt+0x1944388>
    5bb0:	ldmne	fp, {r0, r3, r9, fp}^
    5bb4:	beq	2c08e4 <mnt_context_get_status@plt+0x2be498>
    5bb8:			; <UNDEFINED> instruction: 0xf14a1c5c
    5bbc:	cfsh32cc	mvfx0, mvfx1, #0
    5bc0:	strbmi	sp, [sp, #-7]
    5bc4:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    5bc8:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    5bcc:	adfccsz	f4, f1, #5.0
    5bd0:	blx	17a3b4 <mnt_context_get_status@plt+0x177f68>
    5bd4:	blx	9437f8 <mnt_context_get_status@plt+0x9413ac>
    5bd8:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    5bdc:	vseleq.f32	s30, s28, s11
    5be0:	blx	94bfe8 <mnt_context_get_status@plt+0x949b9c>
    5be4:	b	1103bf4 <mnt_context_get_status@plt+0x11017a8>
    5be8:			; <UNDEFINED> instruction: 0xf1a2040e
    5bec:			; <UNDEFINED> instruction: 0xf1c20720
    5bf0:	blx	207478 <mnt_context_get_status@plt+0x20502c>
    5bf4:	blx	142804 <mnt_context_get_status@plt+0x1403b8>
    5bf8:	blx	14381c <mnt_context_get_status@plt+0x1413d0>
    5bfc:	b	110240c <mnt_context_get_status@plt+0x10fffc0>
    5c00:	blx	906824 <mnt_context_get_status@plt+0x9043d8>
    5c04:	bl	1183424 <mnt_context_get_status@plt+0x1180fd8>
    5c08:	teqmi	r3, #1073741824	; 0x40000000
    5c0c:	strbmi	r1, [r5], -r0, lsl #21
    5c10:	tsteq	r3, r1, ror #22
    5c14:	svceq	0x0000f1bc
    5c18:	stmib	ip, {r0, ip, lr, pc}^
    5c1c:	pop	{r8, sl, lr}
    5c20:	blx	fed29be8 <mnt_context_get_status@plt+0xfed2779c>
    5c24:	msrcc	CPSR_, #132, 6	; 0x10000002
    5c28:	blx	fee3fa78 <mnt_context_get_status@plt+0xfee3d62c>
    5c2c:	blx	fed82654 <mnt_context_get_status@plt+0xfed80208>
    5c30:	eorcc	pc, r0, #335544322	; 0x14000002
    5c34:	orrle	r2, fp, r0, lsl #26
    5c38:	svclt	0x0000e7f3
    5c3c:	mvnsmi	lr, #737280	; 0xb4000
    5c40:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5c44:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5c48:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5c4c:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c50:	blne	1d96e4c <mnt_context_get_status@plt+0x1d94a00>
    5c54:	strhle	r1, [sl], -r6
    5c58:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5c5c:	svccc	0x0004f855
    5c60:	strbmi	r3, [sl], -r1, lsl #8
    5c64:	ldrtmi	r4, [r8], -r1, asr #12
    5c68:	adcmi	r4, r6, #152, 14	; 0x2600000
    5c6c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5c70:	svclt	0x000083f8
    5c74:	andeq	r1, r1, lr, asr sp
    5c78:	andeq	r1, r1, r4, asr sp
    5c7c:	svclt	0x00004770
    5c80:	tstcs	r0, r2, lsl #22
    5c84:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    5c88:	blt	fe0c3c80 <mnt_context_get_status@plt+0xfe0c1834>
    5c8c:	andeq	r2, r1, ip, ror r3

Disassembly of section .fini:

00005c90 <.fini>:
    5c90:	push	{r3, lr}
    5c94:	pop	{r3, pc}
