

================================================================
== Vivado HLS Report for 'karastuba_mul_templa'
================================================================
* Date:           Tue May 26 00:38:20 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.268 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      307|      337| 0.921 us | 1.011 us |  307|  337|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mul_I_O_fu_180  |mul_I_O  |      284|      314| 0.852 us | 0.942 us |  284|  314|   none  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         3|          1|          1|     8|    yes   |
        |- Loop 2  |        9|        9|         3|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     344|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|      4|      784|    1142|    -|
|Memory           |        0|      -|      128|       8|    0|
|Multiplexer      |        -|      -|        -|     179|    -|
|Register         |        -|      -|      243|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      4|     1155|    1673|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+-----+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------+---------+---------+-------+-----+------+-----+
    |grp_mul_I_O_fu_180  |mul_I_O  |        0|      4|  784|  1142|    0|
    +--------------------+---------+---------+-------+-----+------+-----+
    |Total               |         |        0|      4|  784|  1142|    0|
    +--------------------+---------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |add0_digits_data_U  |karastuba_mul_temcud  |        0|  64|   4|    0|     8|   32|     1|          256|
    |add1_digits_data_U  |karastuba_mul_temcud  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |        0| 128|   8|    0|    16|   64|     2|          512|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add0_digits_data_d0      |     +    |      0|  0|  32|          32|          32|
    |add1_digits_data_d0      |     +    |      0|  0|  32|          32|          32|
    |add_ln57_2_fu_288_p2     |     +    |      0|  0|  40|          33|          33|
    |add_ln57_fu_218_p2       |     +    |      0|  0|  40|          33|          33|
    |add_ln58_2_fu_241_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln58_3_fu_311_p2     |     +    |      0|  0|  32|          32|          32|
    |i_7_fu_268_p2            |     +    |      0|  0|  12|           4|           1|
    |i_fu_198_p2              |     +    |      0|  0|  12|           4|           1|
    |tmp_6_fu_305_p2          |     +    |      0|  0|  41|          34|          34|
    |tmp_fu_235_p2            |     +    |      0|  0|  41|          34|          34|
    |icmp_ln51_1_fu_262_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln51_fu_192_p2      |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 344|         284|         280|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |add0_digits_data_address0  |  15|          3|    3|          9|
    |add0_digits_data_ce0       |  15|          3|    1|          3|
    |add1_digits_data_address0  |  15|          3|    3|          9|
    |add1_digits_data_ce0       |  15|          3|    1|          3|
    |ap_NS_fsm                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2    |   9|          2|    1|          2|
    |ap_return                  |   9|          2|    4|          8|
    |i_0_i2_reg_169             |   9|          2|    4|          8|
    |i_0_i_reg_146              |   9|          2|    4|          8|
    |tmp_0_i1_reg_157           |   9|          2|    2|          4|
    |tmp_0_i_reg_134            |   9|          2|    2|          4|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 179|         37|   29|         71|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln57_2_reg_410                 |  33|   0|   33|          0|
    |add_ln57_reg_366                   |  33|   0|   33|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_return_preg                     |   4|   0|    4|          0|
    |grp_mul_I_O_fu_180_ap_start_reg    |   1|   0|    1|          0|
    |i_0_i2_reg_169                     |   4|   0|    4|          0|
    |i_0_i_reg_146                      |   4|   0|    4|          0|
    |icmp_ln51_1_reg_376                |   1|   0|    1|          0|
    |icmp_ln51_1_reg_376_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln51_reg_332                  |   1|   0|    1|          0|
    |icmp_ln51_reg_332_pp0_iter1_reg    |   1|   0|    1|          0|
    |lhs0_tmp_digits_data_3_reg_356     |  32|   0|   32|          0|
    |lhs1_tmp_digits_data_3_reg_361     |  32|   0|   32|          0|
    |rhs0_tmp_digits_data_3_reg_400     |  32|   0|   32|          0|
    |rhs1_tmp_digits_data_3_reg_405     |  32|   0|   32|          0|
    |tmp_0_i1_reg_157                   |   2|   0|    2|          0|
    |tmp_0_i_reg_134                    |   2|   0|    2|          0|
    |zext_ln56_2_reg_385                |   4|   0|   64|         60|
    |zext_ln56_2_reg_385_pp1_iter1_reg  |   4|   0|   64|         60|
    |zext_ln56_reg_341                  |   4|   0|   64|         60|
    |zext_ln56_reg_341_pp0_iter1_reg    |   4|   0|   64|         60|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 243|   0|  483|        240|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |  karastuba_mul_templa | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |  karastuba_mul_templa | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |  karastuba_mul_templa | return value |
|ap_done                         | out |    1| ap_ctrl_hs |  karastuba_mul_templa | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |  karastuba_mul_templa | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |  karastuba_mul_templa | return value |
|ap_return                       | out |    4| ap_ctrl_hs |  karastuba_mul_templa | return value |
|lhs0_tmp_digits_data_address0   | out |    3|  ap_memory |  lhs0_tmp_digits_data |     array    |
|lhs0_tmp_digits_data_ce0        | out |    1|  ap_memory |  lhs0_tmp_digits_data |     array    |
|lhs0_tmp_digits_data_q0         |  in |   32|  ap_memory |  lhs0_tmp_digits_data |     array    |
|lhs1_tmp_digits_data_address0   | out |    3|  ap_memory |  lhs1_tmp_digits_data |     array    |
|lhs1_tmp_digits_data_ce0        | out |    1|  ap_memory |  lhs1_tmp_digits_data |     array    |
|lhs1_tmp_digits_data_q0         |  in |   32|  ap_memory |  lhs1_tmp_digits_data |     array    |
|rhs0_tmp_digits_data_address0   | out |    3|  ap_memory |  rhs0_tmp_digits_data |     array    |
|rhs0_tmp_digits_data_ce0        | out |    1|  ap_memory |  rhs0_tmp_digits_data |     array    |
|rhs0_tmp_digits_data_q0         |  in |   32|  ap_memory |  rhs0_tmp_digits_data |     array    |
|rhs1_tmp_digits_data_address0   | out |    3|  ap_memory |  rhs1_tmp_digits_data |     array    |
|rhs1_tmp_digits_data_ce0        | out |    1|  ap_memory |  rhs1_tmp_digits_data |     array    |
|rhs1_tmp_digits_data_q0         |  in |   32|  ap_memory |  rhs1_tmp_digits_data |     array    |
|cross_mul_digits_data_address0  | out |    4|  ap_memory | cross_mul_digits_data |     array    |
|cross_mul_digits_data_ce0       | out |    1|  ap_memory | cross_mul_digits_data |     array    |
|cross_mul_digits_data_we0       | out |    1|  ap_memory | cross_mul_digits_data |     array    |
|cross_mul_digits_data_d0        | out |   32|  ap_memory | cross_mul_digits_data |     array    |
|cross_mul_digits_data_q0        |  in |   32|  ap_memory | cross_mul_digits_data |     array    |
|cross_mul_digits_data_address1  | out |    4|  ap_memory | cross_mul_digits_data |     array    |
|cross_mul_digits_data_ce1       | out |    1|  ap_memory | cross_mul_digits_data |     array    |
|cross_mul_digits_data_we1       | out |    1|  ap_memory | cross_mul_digits_data |     array    |
|cross_mul_digits_data_d1        | out |   32|  ap_memory | cross_mul_digits_data |     array    |
|cross_mul_digits_data_q1        |  in |   32|  ap_memory | cross_mul_digits_data |     array    |
+--------------------------------+-----+-----+------------+-----------------------+--------------+

