# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {top_tb_simulate.do}
# vsim -voptargs=""+acc"" -L fifo_generator_v13_2_3 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.top_tb xil_defaultlib.glbl 
# Start time: 16:23:48 on Apr 21,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: ../../../../SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: ../../../../SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: ../../../../SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: ../../../../SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:25:09 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 10:25:09 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:28:28 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 10:28:28 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:30:12 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 10:30:12 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:31:44 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 10:31:44 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:34:46 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 10:34:46 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run -continue
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:39:01 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 10:39:01 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:39:03 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 10:39:03 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:42:53 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 11:42:54 on Apr 22,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 14:47:24 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 14:47:24 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:06:36 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:06:36 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:09:36 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:09:36 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:10:02 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:10:02 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:11:48 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:11:48 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:19:35 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:19:35 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:25:32 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:25:32 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:31:46 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:31:46 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# Warning in wave window restart: (vish-4014) No objects found matching '/top_tb/u101010/lock_1'. 
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run -all
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:33:37 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:33:37 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 2 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:41:00 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:41:00 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:43:22 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:43:22 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:50:53 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:50:53 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:53:06 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:53:06 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 15:56:49 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 15:56:49 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:02:57 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 16:02:57 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:04:40 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# ** Error: (vlog-13069) D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(284): near "&&": syntax error, unexpected &&.
# End time: 16:04:40 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# E:/Modelsim/win64/vlog failed.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:07:13 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 16:07:13 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run -all
run -all
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:10:37 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 16:10:37 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:23:24 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 16:23:24 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:24:40 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 16:24:40 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:25:46 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 16:25:46 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:26:50 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 16:26:50 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
resart
# invalid command name "resart"
resater
# invalid command name "resater"
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 3 FSMs in module "signal_interpolation_farrow_1(fast)".
# Loading work.top_tb(fast)
# Loading work.clk_div_9_6MHz_to_12KHz(fast)
# Loading work.clk_wiz_1(fast)
# Loading work.clk_wiz_1_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading work.clk_96KHz(fast)
# Loading work.clk_96KHz_to_12KHz(fast)
# Loading work.clk_div_8_82MHz_to_11_025KHz(fast)
# Loading work.clk_wiz_3(fast)
# Loading work.clk_wiz_3_clk_wiz(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading work.clk_88_2KHz(fast)
# Loading work.clk_88_2KHz_to_11_025KHz(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.blk_mem_gen_0(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(fast__1)
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage(fast)
# Loading work.signal_interpolation_farrow_1(fast)
# Loading work.fifo_0(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_sync_stage(fast__1)
# Loading work.fifo_out(fast)
# Loading fifo_generator_v13_2_3.fifo_generator_vlog_beh(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_CONV_VER(fast__1)
# Loading fifo_generator_v13_2_3.fifo_generator_v13_2_3_bhv_ver_as(fast__1)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'addra'. The port definition is at: ../../../../SRC_System.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v(58).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/your_instance_name File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 72
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'target_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 'convert_fs'. The port definition is at: D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/u101010 File: ../../../../SRC_System.srcs/sim_1/new/top_tb.v Line: 78
run -all
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_tb.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
# WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
run -all
vlog -64 -work xil_defaultlib +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2 +incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:36:34 on Apr 22,2022
# vlog -reportprogress 300 -64 -work xil_defaultlib "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_0" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_1" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_2" "+incdir+../../../../SRC_System.srcs/sources_1/ip/clk_wiz_3" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact D:/No_desktop/FPGA_part/Graduation_project/SRC_System/SRC_System.srcs/sources_1/new/signal_interpolation_farrow_1.v 
# -- Compiling module signal_interpolation_farrow_1
# 
# Top level modules:
# 	signal_interpolation_farrow_1
# End time: 16:36:34 on Apr 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
