<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ETH_CORE_CTRL</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axis_txc</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txc_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txc_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txc_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txc_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txc_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis_txd</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txd_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txd_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txd_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txd_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_txd_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis_txd</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_txd_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_txd_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_txd_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_txd_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_txd_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">m_axis_txc:m_axis_txd:s_axis_txd</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ETH_CORE_CTRL</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b8e8b550</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ETH_CORE_CTRL</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b8e8b550</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d48c7493</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5ccc88f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_txd_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_txd_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_txd_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_txd_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_txd_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txd_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txd_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txd_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txd_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txd_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txc_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txc_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txc_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txc_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_txc_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>eth</spirit:name>
        <spirit:displayName>Eth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.eth">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>new/ETH_CORE_CTRL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_06078564</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>ip/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>new/ETH_CORE_CTRL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ETH_CORE_CTRL_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d48c7493</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../sim_1/new/sim_ETH_CORE_CTRL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ETH_CORE_CTRL_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ETH_CORE_CTRL_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>eth</spirit:name>
      <spirit:displayName>Eth</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.eth">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ETH_CORE_CTRL_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>15</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-10-10T05:36:33Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1980ed5d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8610be_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81f90fa_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5567a6bf_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223754bc_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dec67eb_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e584448_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e76d88_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0cd7ad_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f2b92a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391b5f94_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489a9bc2_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680e1384_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6453d8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d14eeca_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3c5b1d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f7d6dd_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@449f5fd0_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97dd147_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6777eaca_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e820245_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5917d1_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7ec632_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb1c2c7_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df7e393_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7af18f_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1efa7f_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac5b0f9_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3188e9cb_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd9b2d0_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab85561_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0d1cd4_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee2f23c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20824863_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d2b313_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4305708a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631626e7_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614686dc_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fb1dc_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5b8778_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e5df12_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7988ea16_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f76397_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c912862_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1b101b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbfcfd_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fa144e_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a00e25a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9aa0cd_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec7c443_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304cfafe_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec85eb1_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7c21cd_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63947a33_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159db2d4_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16d0dc04_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c0e383_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39325a3e_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c6cca7_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668ee715_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15724a60_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9f302f_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466f980d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f9c79f_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@163f235a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3b9ca1_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328e3949_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c354_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643ef90_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfea663_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1040cf7d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e620d80_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b296527_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@315d703b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634d69a4_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27160090_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bea35e2_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd59d88_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1495577a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27f644d4_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf51915_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2767bf80_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d33040a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39158af1_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2432d926_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413882f1_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc89bdc_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc022eb_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149d176d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac71a90_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33744d53_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261ebb3c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2163bb4b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596a5165_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307fd618_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9ce27b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b4325a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327c0bec_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483cd5d5_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae3d0f_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bfbcd26_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd52d49_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692c67fa_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a76397_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a387788_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38a7cfae_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4566cf_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b89232_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703a6117_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efd64b9_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1f2115_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16172bf6_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0e67fd_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac7f8f2_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20fa6e31_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b91fdf_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538586ea_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7582d4e8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5d3c9a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e076f4f_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e10d36c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305aa642_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2c006_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cfa25e_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4deb499a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31d9c3bb_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c638b7b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9858f2_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497d6c38_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2437e417_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@707e6e73_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee3be4f_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dceb1ac_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6249e7cb_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150af1e0_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774c503a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255f413b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2888dc9b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3978d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786c06ce_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e5e950_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f36d9b5_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7163ca14_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34aed96d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ef6798_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6d21db_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ae0687c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf9ea94_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5048d333_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fef6a8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0b1dea_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d73845b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@771ebc1c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@707a783a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362c03a6_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c178e0b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23813595_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6597e75c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@988b84a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d395e5_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b0bdb25_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5786c8f2_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2defec_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726b5828_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f70b4e8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ac2d79_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c3f0c2_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d4104f0_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b15eee_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bdff67_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb62b41_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@424949ae_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca87ffc_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8e336e_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4ac9ca_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ebf65d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a36836a_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dfcb282_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1a95d8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632dcc5c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b375cc_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775c35cf_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55080f7_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49696f8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbd689d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae64f21_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e9c8db_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d20703_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1facdf75_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b31158c_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694edc70_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53228f25_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db3994b_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c89ed77_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8ec9e5_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40eecfbf_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bbd6b81_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9d1af_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6774fcd5_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec049d8_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fdfe66d_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7e5f62_ARCHIVE_LOCATION">/media/wei/DATA/LW/Project/Vivado_Project/IP_Cores_PanoSETI/Eth_Core_Ctrl/Eth_Core_Ctrl.srcs/sources_1</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3_AR71948</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="bb07ffe7"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="e3dca9db"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="651d02c7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="8c5267d3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f9fdef40"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
