evDCL6Q.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devDCL6Q : device CLMA
{

    parameter
    (
        config bit CP_INITD[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODED = "LUT6",
        config string CP_FF3_RS = "SET",
        config bit CP_FF3_INIT,
        config string CP_Q3MUX_SEL = "YX",
        config string CP_RS_MODE = "SYNC",
        config string CP_LRS_POL = "FALSE",
        config string CP_LRS_EN = "FALSE",
        config string CP_LCE_POL = "FALSE",
        config string CP_LCE_EN = "FALSE",
        config string CP_CLK_POL = "FALSE",
        config string CP_RSMUX_SEL = "LOCAL",
        config string CP_CEMUX_SEL = "LOCAL",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE",
        config string CP_CR3PREMUX_SEL = "YX",
        config string CP_CR3POSTMUX_SEL = "CX"
    );
    port
    (
        input D0,
        input D1,
        input D2,
        input D3,
        input D4,
        input D5,
        output Y3,
        output Q3,
        output CR3,
        input RS,
        input CE,
        input CLK,
        input RSCI,
        output RSCO,
        input CECI,
        output CECO,
        output SRCO,
        logic input FGD_CIN,
        output COUT
    );
}; // end of device devDCL6Q


structure netlist of devDCL6Q
{
    wire        ntCYC      ;
    wire        ntD5       ;
    wire        ntD4       ;
    wire        ntD3       ;
    wire        ntD2       ;
    wire        ntD1       ;
    wire        ntD0       ;
    wire        ntQ3       ;
    wire        ntCYD      ;
    wire        ntL6D      ;
    wire        ntQD3      ;
    wire        ntRS       ;
    wire        ntCE       ;
    wire        ntCLK      ;
    wire        ntRSCI     ;
    wire        ntCECI     ;
    wire        ntCECO     ;
    wire        ntRSCO     ;
    wire        ntCLKR     ;
    wire        ntCE_P     ;
    wire        ntRS_P     ;
    wire        ntL5D      ;
    wire        ntQC3      ;
    wire        ntCR3      ;

    ntD5        <= D5      ;
    ntD4        <= D4      ;
    ntD3        <= D3      ;
    ntD2        <= D2      ;
    ntD1        <= D1      ;
    ntD0        <= D0      ;
    Y3          <= ntL6D   ;
    Q3          <= ntQ3    ;
    ntRS        <= RS      ;
    ntCE        <= CE      ;
    ntCLK       <= CLK     ;
    ntRSCI      <= RSCI    ;
    RSCO        <= ntRSCO  ;
    ntCECI      <= CECI    ;
    CECO        <= ntCECO  ;
    ntCYC       <= FGD_CIN ;
    COUT        <= ntCYD   ;
    CR3         <= ntCR3   ;
    SRCO        <= ntCR3   ;

    device LUT6 FYD
    parameter map
    (
        CP_INIT              =>    CP_INITD,
        CP_MODE              =>    CP_MODED
    )
    port map
    (
        A0                   =>    ntD0,
        A1                   =>    ntD1,
        A2                   =>    ntD2,
        A3                   =>    ntD3,
        A4                   =>    ntD4,
        A5                   =>    ntD5,
        CIN                  =>    ntCYC,
        COUT                 =>    ntCYD,
        L5                   =>    ntL5D,
        L6                   =>    ntL6D
    );

    device CLK_POLMUX CLKPOLMUX
    parameter map
    (
        CP_CLK_POL           =>    CP_CLK_POL
    )
    port map
    (
        Y                    =>    ntCLKR,
        DIN1                 =>    ntCLK,
        DIN0                 =>    ntCLK
    );
    
    device LCE_POLMUX LCEPOLMUX
    parameter map
    (
        CP_LCE_EN            =>    CP_LCE_EN,
        CP_LCE_POL           =>    CP_LCE_POL
    )
    port map
    (
        Y                    =>    ntCE_P,
        DIN2                 =>    1'b1,
        DIN1                 =>    ntCE,
        DIN0                 =>    ntCE
    );
    
    device LRS_POLMUX LRSPOLMUX
    parameter map
    (
        CP_LRS_EN            =>    CP_LRS_EN,
        CP_LRS_POL           =>    CP_LRS_POL
    )
    port map
    (
        Y                    =>    ntRS_P,
        DIN2                 =>    1'b0,
        DIN1                 =>    ntRS,
        DIN0                 =>    ntRS
    );

    device  MUX2_P  CEMUX
    parameter map
    (
        SEL                  =>    CP_CEMUX_SEL
    )
    port map
    (
        DOUT                 =>    ntCECO,
        DI0                  =>    ntCECI,
        DI1                  =>    ntCE_P
    );
    
    device  MUX2_P  RSMUX
    parameter map
    (
        SEL                  =>    CP_RSMUX_SEL
    )
    port map
    (
        DOUT                 =>    ntRSCO,
        DI0                  =>    ntRSCI,
        DI1                  =>    ntRS_P
    );

    device QMUX  Q3MUX
    parameter map
    (
        CP_QMUX_SEL          =>    CP_Q3MUX_SEL
    )
    port map
    (
        Q                    =>    ntQD3,
        YX                   =>    ntL6D
    );

    device MAINFF FF3
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FF_RS             =>    CP_FF3_RS,
        CP_FF_INIT           =>    CP_FF3_INIT,
        CP_LATCH_EN          =>    CP_LATCH_EN
    )
    port map
    (
        Q                    =>    ntQ3,
        D                    =>    ntQD3,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO
    );
    
    device CRPREMUX CR3PREMUX
    parameter map
    (
        CP_CRPREMUX_SEL      =>    CP_CR3PREMUX_SEL
    )
    port map
    (
        YX                   =>    ntL5D,
        CYX                  =>    ntCYD,
        Q                    =>    ntQC3
    );
    
    device CRPOSTMUX CR3POSTMUX
    parameter map
    (
        CP_CRPOSTMUX_SEL     =>    CP_CR3POSTMUX_SEL
    )
    port map
    (
        CX                   =>    ntQC3,
        Q                    =>    ntCR3
    );

}; // end of structure netlist of devDCL6Q



