# file delete -force work
# vlib work
# vcom /media/sf_VSN/Macchi/VSN_Labo3/visualisation/src/log_pkg.vhd
# Start time: 10:07:37 on Apr 08,2018
# vcom /media/sf_VSN/Macchi/VSN_Labo3/visualisation/src/log_pkg.vhd 
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package log_pkg
# -- Compiling package body log_pkg
# -- Loading package log_pkg
# End time: 10:07:39 on Apr 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vcom /media/sf_VSN/Macchi/VSN_Labo3/visualisation/src/fifo.vhd
# Start time: 10:07:39 on Apr 08,2018
# vcom /media/sf_VSN/Macchi/VSN_Labo3/visualisation/src/fifo.vhd 
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Compiling entity fifo
# -- Compiling architecture Behavioral of fifo
# End time: 10:07:40 on Apr 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom /media/sf_VSN/Macchi/VSN_Labo3/visualisation/src/spike_detection.vhd
# Start time: 10:07:40 on Apr 08,2018
# vcom /media/sf_VSN/Macchi/VSN_Labo3/visualisation/src/spike_detection.vhd 
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity spike_detection
# -- Compiling architecture behave of spike_detection
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package log_pkg
# -- Loading entity fifo
# End time: 10:07:41 on Apr 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom /media/sf_VSN/Macchi/VSN_Labo3/visualisation/src_tb/spike_detection_tb.vhd
# Start time: 10:07:41 on Apr 08,2018
# vcom /media/sf_VSN/Macchi/VSN_Labo3/visualisation/src_tb/spike_detection_tb.vhd 
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity spike_detection_tb
# -- Compiling architecture test_bench of spike_detection_tb
# -- Loading entity spike_detection
# -- Compiling configuration spike_detection_tb_test_bench_cfg
# -- Loading entity spike_detection_tb
# -- Loading architecture test_bench of spike_detection_tb
# End time: 10:07:42 on Apr 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -GERRNO=6 -GINPUT_FILE_NAME=/media/sf_VSN/Macchi/VSN_Labo3/visualisation/src_tb/input_values.txt work.spike_detection_tb
# vsim work.spike_detection_tb -GERRNO=6 -GINPUT_FILE_NAME=/media/sf_VSN/Macchi/VSN_Labo3/visualisation/src_tb/input_values.txt 
# Start time: 10:07:42 on Apr 08,2018
# ** Note: (vsim-3812) Design is being optimized...
# Break key hit
# ** Error: (vopt-1975) vopt failed -- received signal 2.
# Error loading design
# Error: Error loading design
#        Executing onElabError command(s): runmgr::rm_status 1 {Elaboration error}; quit -f
