# do ALU_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying /home/titto/Quartus/modelsim_ase/linux/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/titto/Quartus/modelsim_ase/linux/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {ALU.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package maxv_atom_pack
# -- Loading package maxv_components
# -- Compiling entity alu
# -- Compiling architecture structure of alu
# 
# vcom -93 -work work {/home/titto/Desktop/EE214/ALU/Quartus/../test_alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity test_alu
# -- Compiling architecture test_hw of test_alu
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=ALU_vhd.sdo -L maxv -L gate_work -L work -voptargs="+acc"  test_alu
# vsim +transport_int_delays +transport_path_delays -L maxv -L gate_work -L work -voptargs=\"+acc\" -sdftyp /NA=ALU_vhd.sdo -t 1ps test_alu 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(test_hw)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxv.maxv_atom_pack(body)
# Loading maxv.maxv_components
# Loading work.alu(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxv.maxv_io(behave)
# Loading maxv.maxv_lcell(vital_le_atom)
# Loading maxv.maxv_asynch_lcell(vital_le)
# Loading maxv.maxv_lcell_register(vital_le_reg)
# Loading instances from ALU_vhd.sdo
# ** Error: (vsim-SDF-3250) ALU_vhd.sdo(0): Failed to find INSTANCE '/NA'.
# ** Error: (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Error: (vsim-SDF-3250) ALU_vhd.sdo(0): Failed to find INSTANCE '/NA'.
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./ALU_run_msim_gate_vhdl.do PAUSED at line 12
vsim work.test_alu(test_hw)
# vsim work.test_alu(test_hw) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(test_hw)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading maxv.maxv_atom_pack(body)
# Loading maxv.maxv_components
# Loading work.alu(structure)
# Loading ieee.std_logic_arith(body)
# Loading maxv.maxv_io(behave)
# Loading maxv.maxv_lcell(vital_le_atom)
# Loading maxv.maxv_asynch_lcell(vital_le)
# Loading maxv.maxv_lcell_register(vital_le_reg)
# ** Warning: Design size of 4 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/test_alu/InData1 \
sim:/test_alu/InData2 \
sim:/test_alu/OutData \
sim:/test_alu/ALUop
run
run
run
run
quit
# Break key hit 
# Simulation stop requested.
