#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55fa478af180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55fa47897b60 .scope module, "thiele_cpu_tb" "thiele_cpu_tb" 3 12;
 .timescale -9 -12;
v0x55fa478d5ef0_0 .net *"_ivl_3", 29 0, L_0x55fa478e8960;  1 drivers
v0x55fa478d5ff0_0 .net "cert_addr", 31 0, L_0x55fa478ad9e0;  1 drivers
v0x55fa478d60b0_0 .var "clk", 0 0;
v0x55fa478d6180 .array "data_memory", 255 0, 31 0;
v0x55fa478d6220_0 .net "error_code", 31 0, L_0x55fa478d7840;  1 drivers
v0x55fa478d62c0_0 .var/i "i", 31 0;
v0x55fa478d6360_0 .net "info_gain", 31 0, L_0x55fa478d7ac0;  1 drivers
v0x55fa478d6450 .array "instr_memory", 255 0, 31 0;
v0x55fa478d64f0_0 .var "logic_ack", 0 0;
v0x55fa478d65c0_0 .net "logic_addr", 31 0, L_0x55fa478e8130;  1 drivers
v0x55fa478d6690_0 .var "logic_data", 31 0;
v0x55fa478d6760_0 .net "logic_req", 0 0, L_0x55fa478d7db0;  1 drivers
v0x55fa478d6830_0 .net "mdl_ops", 31 0, L_0x55fa478d7a00;  1 drivers
v0x55fa478d6900_0 .net "mem_addr", 31 0, L_0x55fa478d7c70;  1 drivers
L_0x7fef8ec881c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55fa478d69d0_0 .net "mem_en", 0 0, L_0x7fef8ec881c8;  1 drivers
v0x55fa478d6aa0_0 .var "mem_rdata", 31 0;
L_0x7fef8ec88138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa478d6b70_0 .net "mem_wdata", 31 0, L_0x7fef8ec88138;  1 drivers
L_0x7fef8ec88180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55fa478d6c40_0 .net "mem_we", 0 0, L_0x7fef8ec88180;  1 drivers
v0x55fa478d6d10_0 .net "mu_total_hw", 31 0, L_0x55fa478d7bd0;  1 drivers
v0x55fa478d6de0_0 .net "partition_ops", 31 0, L_0x55fa478d7900;  1 drivers
v0x55fa478d6eb0_0 .net "pc", 31 0, L_0x55fa478acae0;  1 drivers
v0x55fa478d6f80_0 .var "py_ack", 0 0;
v0x55fa478d7050_0 .net "py_code_addr", 31 0, L_0x55fa478e8540;  1 drivers
v0x55fa478d7120_0 .net "py_req", 0 0, L_0x55fa478e8270;  1 drivers
v0x55fa478d71f0_0 .var "py_result", 31 0;
v0x55fa478d72c0_0 .var "rst_n", 0 0;
v0x55fa478d7390_0 .net "status", 31 0, L_0x55fa478d7750;  1 drivers
E_0x55fa47862f70 .event posedge, v0x55fa478d2b90_0;
E_0x55fa478088c0 .event anyedge, v0x55fa478d4b30_0;
L_0x55fa478e8870 .array/port v0x55fa478d6450, L_0x55fa478e8960;
L_0x55fa478e8960 .part L_0x55fa478acae0, 2, 30;
S_0x55fa47892760 .scope module, "dut" "thiele_cpu" 3 63, 4 24 0, S_0x55fa47897b60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "cert_addr";
    .port_info 3 /OUTPUT 32 "status";
    .port_info 4 /OUTPUT 32 "error_code";
    .port_info 5 /OUTPUT 32 "partition_ops";
    .port_info 6 /OUTPUT 32 "mdl_ops";
    .port_info 7 /OUTPUT 32 "info_gain";
    .port_info 8 /OUTPUT 32 "mu_total";
    .port_info 9 /OUTPUT 32 "mem_addr";
    .port_info 10 /OUTPUT 32 "mem_wdata";
    .port_info 11 /INPUT 32 "mem_rdata";
    .port_info 12 /OUTPUT 1 "mem_we";
    .port_info 13 /OUTPUT 1 "mem_en";
    .port_info 14 /OUTPUT 1 "logic_req";
    .port_info 15 /OUTPUT 32 "logic_addr";
    .port_info 16 /INPUT 1 "logic_ack";
    .port_info 17 /INPUT 32 "logic_data";
    .port_info 18 /OUTPUT 1 "py_req";
    .port_info 19 /OUTPUT 32 "py_code_addr";
    .port_info 20 /INPUT 1 "py_ack";
    .port_info 21 /INPUT 32 "py_result";
    .port_info 22 /INPUT 32 "instr_data";
    .port_info 23 /OUTPUT 32 "pc";
P_0x55fa478b47b0 .param/l "CSR_CERT_ADDR" 1 4 90, C4<00000000>;
P_0x55fa478b47f0 .param/l "CSR_ERROR" 1 4 92, C4<00000010>;
P_0x55fa478b4830 .param/l "CSR_INFO_GAIN" 1 4 95, C4<00000101>;
P_0x55fa478b4870 .param/l "CSR_MDL_OPS" 1 4 94, C4<00000100>;
P_0x55fa478b48b0 .param/l "CSR_PARTITION_OPS" 1 4 93, C4<00000011>;
P_0x55fa478b48f0 .param/l "CSR_STATUS" 1 4 91, C4<00000001>;
P_0x55fa478b4930 .param/l "MAX_MU" 1 4 72, C4<11111111111111111111111111111111>;
P_0x55fa478b4970 .param/l "NUM_MODULES" 1 4 69, +C4<00000000000000000000000001000000>;
P_0x55fa478b49b0 .param/l "OPCODE_EMIT" 1 4 81, C4<00001110>;
P_0x55fa478b49f0 .param/l "OPCODE_LASSERT" 1 4 78, C4<00000011>;
P_0x55fa478b4a30 .param/l "OPCODE_LJOIN" 1 4 79, C4<00000100>;
P_0x55fa478b4a70 .param/l "OPCODE_MDLACC" 1 4 80, C4<00000101>;
P_0x55fa478b4ab0 .param/l "OPCODE_PMERGE" 1 4 77, C4<00000010>;
P_0x55fa478b4af0 .param/l "OPCODE_PNEW" 1 4 75, C4<00000000>;
P_0x55fa478b4b30 .param/l "OPCODE_PSPLIT" 1 4 76, C4<00000001>;
P_0x55fa478b4b70 .param/l "OPCODE_PYEXEC" 1 4 83, C4<00001000>;
P_0x55fa478b4bb0 .param/l "OPCODE_XFER" 1 4 82, C4<00000111>;
P_0x55fa478b4bf0 .param/l "OPCODE_XOR_ADD" 1 4 85, C4<00001011>;
P_0x55fa478b4c30 .param/l "OPCODE_XOR_LOAD" 1 4 84, C4<00001010>;
P_0x55fa478b4c70 .param/l "OPCODE_XOR_RANK" 1 4 87, C4<00001101>;
P_0x55fa478b4cb0 .param/l "OPCODE_XOR_SWAP" 1 4 86, C4<00001100>;
P_0x55fa478b4cf0 .param/l "REGION_SIZE" 1 4 70, +C4<00000000000000000000010000000000>;
P_0x55fa478b4d30 .param/l "STATE_COMPLETE" 1 4 148, C4<0110>;
P_0x55fa478b4d70 .param/l "STATE_DECODE" 1 4 143, C4<0001>;
P_0x55fa478b4db0 .param/l "STATE_EXECUTE" 1 4 144, C4<0010>;
P_0x55fa478b4df0 .param/l "STATE_FETCH" 1 4 142, C4<0000>;
P_0x55fa478b4e30 .param/l "STATE_LOGIC" 1 4 146, C4<0100>;
P_0x55fa478b4e70 .param/l "STATE_MEMORY" 1 4 145, C4<0011>;
P_0x55fa478b4eb0 .param/l "STATE_PYTHON" 1 4 147, C4<0101>;
P_0x55fa478b4ef0 .param/l "XOR_COLS" 1 4 116, +C4<00000000000000000000000000000110>;
P_0x55fa478b4f30 .param/l "XOR_ROWS" 1 4 115, +C4<00000000000000000000000000000100>;
L_0x55fa478acae0 .functor BUFZ 32, v0x55fa478d4c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa478ad210 .functor BUFZ 32, L_0x55fa478e8870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa478ad9e0 .functor BUFZ 32, v0x55fa478d2c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa478d7750 .functor BUFZ 32, v0x55fa478d2e10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa478d7840 .functor BUFZ 32, v0x55fa478d2d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa478d7900 .functor BUFZ 32, v0x55fa478d4a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa478d7a00 .functor BUFZ 32, v0x55fa478d3cb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa478d7ac0 .functor BUFZ 32, v0x55fa478d3510_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55fa478d7c70 .functor BUFZ 32, v0x55fa478d4c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fef8ec88018 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55fa478d2520_0 .net/2u *"_ivl_24", 3 0, L_0x7fef8ec88018;  1 drivers
L_0x7fef8ec88060 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa478d2620_0 .net/2u *"_ivl_28", 23 0, L_0x7fef8ec88060;  1 drivers
v0x55fa478d2700_0 .net *"_ivl_30", 39 0, L_0x55fa478e7f00;  1 drivers
L_0x7fef8ec880a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55fa478d27c0_0 .net/2u *"_ivl_34", 3 0, L_0x7fef8ec880a8;  1 drivers
L_0x7fef8ec880f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55fa478d28a0_0 .net/2u *"_ivl_38", 23 0, L_0x7fef8ec880f0;  1 drivers
v0x55fa478d29d0_0 .net *"_ivl_40", 39 0, L_0x55fa478e8450;  1 drivers
v0x55fa478d2ab0_0 .net "cert_addr", 31 0, L_0x55fa478ad9e0;  alias, 1 drivers
v0x55fa478d2b90_0 .net "clk", 0 0, v0x55fa478d60b0_0;  1 drivers
v0x55fa478d2c50_0 .var "csr_cert_addr", 31 0;
v0x55fa478d2d30_0 .var "csr_error", 31 0;
v0x55fa478d2e10_0 .var "csr_status", 31 0;
v0x55fa478d2ef0_0 .net "current_instr", 31 0, L_0x55fa478ad210;  1 drivers
v0x55fa478d2fd0_0 .var "current_module", 5 0;
v0x55fa478d30b0_0 .var/i "dest_size", 31 0;
v0x55fa478d3190_0 .net "error_code", 31 0, L_0x55fa478d7840;  alias, 1 drivers
v0x55fa478d3270_0 .var/i "even_count", 31 0;
v0x55fa478d3350_0 .var/i "i", 31 0;
v0x55fa478d3430_0 .net "info_gain", 31 0, L_0x55fa478d7ac0;  alias, 1 drivers
v0x55fa478d3510_0 .var "info_gain_counter", 31 0;
v0x55fa478d35f0_0 .net "instr_data", 31 0, L_0x55fa478e8870;  1 drivers
v0x55fa478d36d0_0 .var/i "j", 31 0;
v0x55fa478d37b0_0 .net "logic_ack", 0 0, v0x55fa478d64f0_0;  1 drivers
v0x55fa478d3870_0 .net "logic_addr", 31 0, L_0x55fa478e8130;  alias, 1 drivers
v0x55fa478d3950_0 .net "logic_data", 31 0, v0x55fa478d6690_0;  1 drivers
v0x55fa478d3a30_0 .net "logic_req", 0 0, L_0x55fa478d7db0;  alias, 1 drivers
v0x55fa478d3af0_0 .var/i "mdl_cost", 31 0;
v0x55fa478d3bd0_0 .net "mdl_ops", 31 0, L_0x55fa478d7a00;  alias, 1 drivers
v0x55fa478d3cb0_0 .var "mdl_ops_counter", 31 0;
v0x55fa478d3d90_0 .net "mem_addr", 31 0, L_0x55fa478d7c70;  alias, 1 drivers
v0x55fa478d3e70_0 .net "mem_en", 0 0, L_0x7fef8ec881c8;  alias, 1 drivers
v0x55fa478d3f30_0 .net "mem_rdata", 31 0, v0x55fa478d6aa0_0;  1 drivers
v0x55fa478d4010_0 .net "mem_wdata", 31 0, L_0x7fef8ec88138;  alias, 1 drivers
v0x55fa478d40f0_0 .net "mem_we", 0 0, L_0x7fef8ec88180;  alias, 1 drivers
v0x55fa478d41b0_0 .var/i "module_size", 31 0;
v0x55fa478d4290 .array "module_table", 63 0, 31 0;
v0x55fa478d4350_0 .var "mu_accumulator", 31 0;
v0x55fa478d4430_0 .net "mu_total", 31 0, L_0x55fa478d7bd0;  alias, 1 drivers
v0x55fa478d4510_0 .var "next_module_id", 5 0;
v0x55fa478d45f0_0 .var/i "odd_count", 31 0;
v0x55fa478d46d0_0 .net "opcode", 7 0, L_0x55fa478d74c0;  1 drivers
v0x55fa478d47b0_0 .net "operand_a", 7 0, L_0x55fa478d75e0;  1 drivers
v0x55fa478d4890_0 .net "operand_b", 7 0, L_0x55fa478d7680;  1 drivers
v0x55fa478d4970_0 .net "partition_ops", 31 0, L_0x55fa478d7900;  alias, 1 drivers
v0x55fa478d4a50_0 .var "partition_ops_counter", 31 0;
v0x55fa478d4b30_0 .net "pc", 31 0, L_0x55fa478acae0;  alias, 1 drivers
v0x55fa478d4c10_0 .var "pc_reg", 31 0;
v0x55fa478d4cf0_0 .net "py_ack", 0 0, v0x55fa478d6f80_0;  1 drivers
v0x55fa478d4db0_0 .net "py_code_addr", 31 0, L_0x55fa478e8540;  alias, 1 drivers
v0x55fa478d4e90_0 .net "py_req", 0 0, L_0x55fa478e8270;  alias, 1 drivers
v0x55fa478d4f50_0 .net "py_result", 31 0, v0x55fa478d71f0_0;  1 drivers
v0x55fa478d5030_0 .var "rank_temp", 31 0;
v0x55fa478d5110_0 .var/i "region_size", 31 0;
v0x55fa478d51f0 .array "region_table", 65535 0, 31 0;
v0x55fa478d52b0_0 .net "rst_n", 0 0, v0x55fa478d72c0_0;  1 drivers
v0x55fa478d5370_0 .var/i "size_a", 31 0;
v0x55fa478d5450_0 .var/i "size_b", 31 0;
v0x55fa478d5530_0 .var/i "src_size", 31 0;
v0x55fa478d5610_0 .var "state", 3 0;
v0x55fa478d56f0_0 .net "status", 31 0, L_0x55fa478d7750;  alias, 1 drivers
v0x55fa478d57d0_0 .var "swap_temp", 31 0;
v0x55fa478d58b0_0 .var/i "temp_size", 31 0;
v0x55fa478d5990_0 .var/i "total_size", 31 0;
v0x55fa478d5a70 .array "xor_matrix", 23 0, 31 0;
v0x55fa478d5b30 .array "xor_parity", 3 0, 31 0;
E_0x55fa478b3ba0/0 .event negedge, v0x55fa478d52b0_0;
E_0x55fa478b3ba0/1 .event posedge, v0x55fa478d2b90_0;
E_0x55fa478b3ba0 .event/or E_0x55fa478b3ba0/0, E_0x55fa478b3ba0/1;
L_0x55fa478d74c0 .part L_0x55fa478ad210, 24, 8;
L_0x55fa478d75e0 .part L_0x55fa478ad210, 16, 8;
L_0x55fa478d7680 .part L_0x55fa478ad210, 8, 8;
L_0x55fa478d7bd0 .arith/sum 32, v0x55fa478d4350_0, v0x55fa478d3510_0;
L_0x55fa478d7db0 .cmp/eq 4, v0x55fa478d5610_0, L_0x7fef8ec88018;
L_0x55fa478e7f00 .concat [ 8 8 24 0], L_0x55fa478d7680, L_0x55fa478d75e0, L_0x7fef8ec88060;
L_0x55fa478e8130 .part L_0x55fa478e7f00, 0, 32;
L_0x55fa478e8270 .cmp/eq 4, v0x55fa478d5610_0, L_0x7fef8ec880a8;
L_0x55fa478e8450 .concat [ 8 8 24 0], L_0x55fa478d7680, L_0x55fa478d75e0, L_0x7fef8ec880f0;
L_0x55fa478e8540 .part L_0x55fa478e8450, 0, 32;
S_0x55fa47893210 .scope task, "execute_emit" "execute_emit" 4 505, 4 505 0, S_0x55fa47892760;
 .timescale -9 -12;
v0x55fa478acc00_0 .var "value_a", 7 0;
v0x55fa478ad370_0 .var "value_b", 7 0;
TD_thiele_cpu_tb.dut.execute_emit ;
    %load/vec4 v0x55fa478acc00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x55fa478ad370_0;
    %pad/u 32;
    %assign/vec4 v0x55fa478d3510_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55fa478d3510_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fa478d3510_0, 0;
T_0.1 ;
    %load/vec4 v0x55fa478acc00_0;
    %load/vec4 v0x55fa478ad370_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %end;
S_0x55fa478d0220 .scope task, "execute_ljoin" "execute_ljoin" 4 449, 4 449 0, S_0x55fa47892760;
 .timescale -9 -12;
v0x55fa478adb40_0 .var "cert_a", 7 0;
v0x55fa478d0480_0 .var "cert_b", 7 0;
TD_thiele_cpu_tb.dut.execute_ljoin ;
    %load/vec4 v0x55fa478adb40_0;
    %load/vec4 v0x55fa478d0480_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %assign/vec4 v0x55fa478d2c50_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %end;
S_0x55fa478d0560 .scope task, "execute_mdlacc" "execute_mdlacc" 4 460, 4 460 0, S_0x55fa47892760;
 .timescale -9 -12;
v0x55fa478d0740_0 .var "actual_module_id", 5 0;
v0x55fa478d0820_0 .var "module_id", 7 0;
TD_thiele_cpu_tb.dut.execute_mdlacc ;
    %load/vec4 v0x55fa478d0820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x55fa478d2fd0_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x55fa478d0820_0;
    %parti/s 6, 0, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x55fa478d0740_0, 0, 6;
    %load/vec4 v0x55fa478d0740_0;
    %load/vec4 v0x55fa478d4510_0;
    %cmp/u;
    %jmp/0xz  T_2.4, 5;
    %load/vec4 v0x55fa478d0740_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d4290, 4;
    %store/vec4 v0x55fa478d41b0_0, 0, 32;
    %load/vec4 v0x55fa478d41b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.6, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d3af0_0, 0, 32;
    %load/vec4 v0x55fa478d41b0_0;
    %store/vec4 v0x55fa478d58b0_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x55fa478d58b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.9, 5;
    %load/vec4 v0x55fa478d58b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55fa478d58b0_0, 0, 32;
    %load/vec4 v0x55fa478d3af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d3af0_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v0x55fa478d3af0_0;
    %load/vec4 v0x55fa478d41b0_0;
    %mul;
    %store/vec4 v0x55fa478d3af0_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fa478d3af0_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x55fa478d4350_0;
    %load/vec4 v0x55fa478d3af0_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x55fa478d4350_0;
    %load/vec4 v0x55fa478d3af0_0;
    %add;
    %assign/vec4 v0x55fa478d4350_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %load/vec4 v0x55fa478d3cb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fa478d3cb0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
T_2.11 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
T_2.5 ;
    %end;
S_0x55fa478d0900 .scope task, "execute_pmerge" "execute_pmerge" 4 405, 4 405 0, S_0x55fa47892760;
 .timescale -9 -12;
v0x55fa478d0ae0_0 .var "module_a", 7 0;
v0x55fa478d0be0_0 .var "module_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pmerge ;
    %load/vec4 v0x55fa478d0ae0_0;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.15, 5;
    %load/vec4 v0x55fa478d0be0_0;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v0x55fa478d0ae0_0;
    %load/vec4 v0x55fa478d0be0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %ix/getv 4, v0x55fa478d0ae0_0;
    %load/vec4a v0x55fa478d4290, 4;
    %store/vec4 v0x55fa478d5370_0, 0, 32;
    %ix/getv 4, v0x55fa478d0be0_0;
    %load/vec4a v0x55fa478d4290, 4;
    %store/vec4 v0x55fa478d5450_0, 0, 32;
    %load/vec4 v0x55fa478d5370_0;
    %load/vec4 v0x55fa478d5450_0;
    %add;
    %store/vec4 v0x55fa478d5990_0, 0, 32;
    %load/vec4 v0x55fa478d5990_0;
    %cmpi/s 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.16, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
T_3.18 ;
    %load/vec4 v0x55fa478d3350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.19, 5;
    %load/vec4 v0x55fa478d3350_0;
    %load/vec4 v0x55fa478d5370_0;
    %cmp/s;
    %jmp/0xz  T_3.20, 5;
    %load/vec4 v0x55fa478d0ae0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x55fa478d3350_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d51f0, 4;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x55fa478d3350_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d51f0, 0, 4;
T_3.20 ;
    %load/vec4 v0x55fa478d3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
    %jmp T_3.18;
T_3.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
T_3.22 ;
    %load/vec4 v0x55fa478d3350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.23, 5;
    %load/vec4 v0x55fa478d3350_0;
    %load/vec4 v0x55fa478d5450_0;
    %cmp/s;
    %jmp/0xz  T_3.24, 5;
    %load/vec4 v0x55fa478d0be0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x55fa478d3350_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d51f0, 4;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x55fa478d3350_0;
    %load/vec4 v0x55fa478d5370_0;
    %add;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d51f0, 0, 4;
T_3.24 ;
    %load/vec4 v0x55fa478d3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
    %jmp T_3.22;
T_3.23 ;
    %load/vec4 v0x55fa478d5990_0;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d4290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x55fa478d0ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d4290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv 3, v0x55fa478d0be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d4290, 0, 4;
    %load/vec4 v0x55fa478d4510_0;
    %assign/vec4 v0x55fa478d2fd0_0, 0;
    %load/vec4 v0x55fa478d4510_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55fa478d4510_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %load/vec4 v0x55fa478d4a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fa478d4a50_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
T_3.17 ;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
T_3.13 ;
    %end;
S_0x55fa478d0cc0 .scope task, "execute_pnew" "execute_pnew" 4 342, 4 342 0, S_0x55fa47892760;
 .timescale -9 -12;
v0x55fa478d0ef0_0 .var "region_spec_a", 7 0;
v0x55fa478d0ff0_0 .var "region_spec_b", 7 0;
TD_thiele_cpu_tb.dut.execute_pnew ;
    %load/vec4 v0x55fa478d0ef0_0;
    %pad/u 32;
    %muli 256, 0, 32;
    %load/vec4 v0x55fa478d0ff0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x55fa478d5110_0, 0, 32;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_4.26, 5;
    %load/vec4 v0x55fa478d5110_0;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d4290, 0, 4;
    %load/vec4 v0x55fa478d4510_0;
    %assign/vec4 v0x55fa478d2fd0_0, 0;
    %load/vec4 v0x55fa478d4510_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55fa478d4510_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
T_4.28 ;
    %load/vec4 v0x55fa478d3350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_4.29, 5;
    %load/vec4 v0x55fa478d3350_0;
    %load/vec4 v0x55fa478d5110_0;
    %cmp/s;
    %jmp/0xz  T_4.30, 5;
    %load/vec4 v0x55fa478d3350_0;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x55fa478d3350_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d51f0, 0, 4;
T_4.30 ;
    %load/vec4 v0x55fa478d3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
    %jmp T_4.28;
T_4.29 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %load/vec4 v0x55fa478d4a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fa478d4a50_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
T_4.27 ;
    %end;
S_0x55fa478d10d0 .scope task, "execute_psplit" "execute_psplit" 4 369, 4 369 0, S_0x55fa47892760;
 .timescale -9 -12;
v0x55fa478d12b0_0 .var "module_id", 7 0;
v0x55fa478d13b0_0 .var "predicate", 7 0;
TD_thiele_cpu_tb.dut.execute_psplit ;
    %load/vec4 v0x55fa478d12b0_0;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_5.34, 5;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.32, 8;
    %ix/getv 4, v0x55fa478d12b0_0;
    %load/vec4a v0x55fa478d4290, 4;
    %store/vec4 v0x55fa478d5110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d3270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d45f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
T_5.35 ;
    %load/vec4 v0x55fa478d3350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_5.36, 5;
    %load/vec4 v0x55fa478d3350_0;
    %load/vec4 v0x55fa478d5110_0;
    %cmp/s;
    %jmp/0xz  T_5.37, 5;
    %load/vec4 v0x55fa478d12b0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x55fa478d3350_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d51f0, 4;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.39, 4;
    %load/vec4 v0x55fa478d12b0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x55fa478d3350_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d51f0, 4;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x55fa478d3270_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d51f0, 0, 4;
    %load/vec4 v0x55fa478d3270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d3270_0, 0, 32;
    %jmp T_5.40;
T_5.39 ;
    %load/vec4 v0x55fa478d12b0_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x55fa478d3350_0;
    %pad/s 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d51f0, 4;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pad/u 43;
    %pad/u 53;
    %muli 1024, 0, 53;
    %pad/u 54;
    %load/vec4 v0x55fa478d45f0_0;
    %pad/s 54;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d51f0, 0, 4;
    %load/vec4 v0x55fa478d45f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d45f0_0, 0, 32;
T_5.40 ;
T_5.37 ;
    %load/vec4 v0x55fa478d3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
    %jmp T_5.35;
T_5.36 ;
    %load/vec4 v0x55fa478d3270_0;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d4290, 0, 4;
    %load/vec4 v0x55fa478d45f0_0;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d4290, 0, 4;
    %load/vec4 v0x55fa478d4510_0;
    %addi 2, 0, 6;
    %assign/vec4 v0x55fa478d4510_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %load/vec4 v0x55fa478d4a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fa478d4a50_0, 0;
    %jmp T_5.33;
T_5.32 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
T_5.33 ;
    %end;
S_0x55fa478d1490 .scope task, "execute_xfer" "execute_xfer" 4 519, 4 519 0, S_0x55fa47892760;
 .timescale -9 -12;
v0x55fa478d1670_0 .var "dest", 7 0;
v0x55fa478d1770_0 .var "src", 7 0;
TD_thiele_cpu_tb.dut.execute_xfer ;
    %load/vec4 v0x55fa478d1770_0;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_6.43, 5;
    %load/vec4 v0x55fa478d1670_0;
    %load/vec4 v0x55fa478d4510_0;
    %pad/u 8;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.43;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.41, 8;
    %ix/getv 4, v0x55fa478d1770_0;
    %load/vec4a v0x55fa478d4290, 4;
    %store/vec4 v0x55fa478d5530_0, 0, 32;
    %ix/getv 4, v0x55fa478d1670_0;
    %load/vec4a v0x55fa478d4290, 4;
    %store/vec4 v0x55fa478d30b0_0, 0, 32;
    %load/vec4 v0x55fa478d5530_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.46, 5;
    %load/vec4 v0x55fa478d30b0_0;
    %cmpi/s 1024, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.44, 8;
    %load/vec4 v0x55fa478d1770_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d51f0, 4;
    %load/vec4 v0x55fa478d1670_0;
    %pad/u 19;
    %pad/u 29;
    %muli 1024, 0, 29;
    %pad/u 30;
    %load/vec4 v0x55fa478d30b0_0;
    %pad/s 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d51f0, 0, 4;
    %load/vec4 v0x55fa478d30b0_0;
    %addi 1, 0, 32;
    %ix/getv 3, v0x55fa478d1670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d4290, 0, 4;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %jmp T_6.45;
T_6.44 ;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
T_6.45 ;
    %jmp T_6.42;
T_6.41 ;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
T_6.42 ;
    %end;
S_0x55fa478d1850 .scope task, "execute_xor_add" "execute_xor_add" 4 558, 4 558 0, S_0x55fa47892760;
 .timescale -9 -12;
v0x55fa478d1a30_0 .var "source_row", 7 0;
v0x55fa478d1b30_0 .var "target_row", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_add ;
    %load/vec4 v0x55fa478d1b30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_7.49, 5;
    %load/vec4 v0x55fa478d1a30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_7.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.47, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
T_7.50 ;
    %load/vec4 v0x55fa478d3350_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_7.51, 5;
    %load/vec4 v0x55fa478d1b30_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x55fa478d3350_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d5a70, 4;
    %load/vec4 v0x55fa478d1a30_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x55fa478d3350_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d5a70, 4;
    %xor;
    %load/vec4 v0x55fa478d1b30_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x55fa478d3350_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %load/vec4 v0x55fa478d3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
    %jmp T_7.50;
T_7.51 ;
    %ix/getv 4, v0x55fa478d1b30_0;
    %load/vec4a v0x55fa478d5b30, 4;
    %ix/getv 4, v0x55fa478d1a30_0;
    %load/vec4a v0x55fa478d5b30, 4;
    %xor;
    %ix/getv 3, v0x55fa478d1b30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5b30, 0, 4;
    %load/vec4 v0x55fa478d4a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fa478d4a50_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %jmp T_7.48;
T_7.47 ;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
T_7.48 ;
    %end;
S_0x55fa478d1c10 .scope task, "execute_xor_load" "execute_xor_load" 4 546, 4 546 0, S_0x55fa47892760;
 .timescale -9 -12;
v0x55fa478d1df0_0 .var "data_high", 7 0;
v0x55fa478d1ef0_0 .var "row", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_load ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %end;
S_0x55fa478d1fd0 .scope task, "execute_xor_rank" "execute_xor_rank" 4 598, 4 598 0, S_0x55fa47892760;
 .timescale -9 -12;
TD_thiele_cpu_tb.dut.execute_xor_rank ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d5030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
T_9.52 ;
    %load/vec4 v0x55fa478d3350_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.53, 5;
    %load/vec4 v0x55fa478d3350_0;
    %muli 6, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x55fa478d5a70, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.54, 4;
    %load/vec4 v0x55fa478d5030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d5030_0, 0, 32;
T_9.54 ;
    %load/vec4 v0x55fa478d3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
    %jmp T_9.52;
T_9.53 ;
    %load/vec4 v0x55fa478d5030_0;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %end;
S_0x55fa478d2160 .scope task, "execute_xor_swap" "execute_xor_swap" 4 576, 4 576 0, S_0x55fa47892760;
 .timescale -9 -12;
v0x55fa478d2340_0 .var "row1", 7 0;
v0x55fa478d2440_0 .var "row2", 7 0;
TD_thiele_cpu_tb.dut.execute_xor_swap ;
    %load/vec4 v0x55fa478d2340_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_10.58, 5;
    %load/vec4 v0x55fa478d2440_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_get/vec4 5;
    %and;
T_10.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.56, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
T_10.59 ;
    %load/vec4 v0x55fa478d3350_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_10.60, 5;
    %load/vec4 v0x55fa478d2340_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x55fa478d3350_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d5a70, 4;
    %store/vec4 v0x55fa478d57d0_0, 0, 32;
    %load/vec4 v0x55fa478d2440_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x55fa478d3350_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d5a70, 4;
    %load/vec4 v0x55fa478d2340_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x55fa478d3350_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %load/vec4 v0x55fa478d57d0_0;
    %load/vec4 v0x55fa478d2440_0;
    %pad/u 32;
    %muli 6, 0, 32;
    %load/vec4 v0x55fa478d3350_0;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %load/vec4 v0x55fa478d3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
    %jmp T_10.59;
T_10.60 ;
    %ix/getv 4, v0x55fa478d2340_0;
    %load/vec4a v0x55fa478d5b30, 4;
    %store/vec4 v0x55fa478d57d0_0, 0, 32;
    %ix/getv 4, v0x55fa478d2440_0;
    %load/vec4a v0x55fa478d5b30, 4;
    %ix/getv 3, v0x55fa478d2340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5b30, 0, 4;
    %load/vec4 v0x55fa478d57d0_0;
    %ix/getv 3, v0x55fa478d2440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5b30, 0, 4;
    %load/vec4 v0x55fa478d4a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55fa478d4a50_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %jmp T_10.57;
T_10.56 ;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
T_10.57 ;
    %end;
    .scope S_0x55fa47892760;
T_11 ;
    %wait E_0x55fa478b3ba0;
    %load/vec4 v0x55fa478d52b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fa478d2c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fa478d4350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fa478d4a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fa478d3cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55fa478d3510_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55fa478d2fd0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x55fa478d4510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x55fa478d3350_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55fa478d3350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d4290, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d36d0_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x55fa478d36d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55fa478d3350_0;
    %pad/s 43;
    %pad/s 53;
    %muli 1024, 0, 53;
    %pad/s 54;
    %load/vec4 v0x55fa478d36d0_0;
    %pad/s 54;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d51f0, 0, 4;
    %load/vec4 v0x55fa478d36d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d36d0_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x55fa478d3350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d3350_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5b30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5b30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5a70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d5b30, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55fa478d5610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.12;
T_11.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.12;
T_11.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v0x55fa478d46d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55fa478d2d30_0, 0;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.13 ;
    %load/vec4 v0x55fa478d47b0_0;
    %store/vec4 v0x55fa478d0ef0_0, 0, 8;
    %load/vec4 v0x55fa478d4890_0;
    %store/vec4 v0x55fa478d0ff0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pnew, S_0x55fa478d0cc0;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.14 ;
    %load/vec4 v0x55fa478d47b0_0;
    %store/vec4 v0x55fa478d12b0_0, 0, 8;
    %load/vec4 v0x55fa478d4890_0;
    %store/vec4 v0x55fa478d13b0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_psplit, S_0x55fa478d10d0;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.15 ;
    %load/vec4 v0x55fa478d47b0_0;
    %store/vec4 v0x55fa478d0ae0_0, 0, 8;
    %load/vec4 v0x55fa478d4890_0;
    %store/vec4 v0x55fa478d0be0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_pmerge, S_0x55fa478d0900;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.17 ;
    %load/vec4 v0x55fa478d47b0_0;
    %store/vec4 v0x55fa478adb40_0, 0, 8;
    %load/vec4 v0x55fa478d4890_0;
    %store/vec4 v0x55fa478d0480_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_ljoin, S_0x55fa478d0220;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.18 ;
    %load/vec4 v0x55fa478d47b0_0;
    %store/vec4 v0x55fa478d0820_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_mdlacc, S_0x55fa478d0560;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.19 ;
    %load/vec4 v0x55fa478d47b0_0;
    %store/vec4 v0x55fa478acc00_0, 0, 8;
    %load/vec4 v0x55fa478d4890_0;
    %store/vec4 v0x55fa478ad370_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_emit, S_0x55fa47893210;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.20 ;
    %load/vec4 v0x55fa478d47b0_0;
    %store/vec4 v0x55fa478d1770_0, 0, 8;
    %load/vec4 v0x55fa478d4890_0;
    %store/vec4 v0x55fa478d1670_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xfer, S_0x55fa478d1490;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.22 ;
    %load/vec4 v0x55fa478d47b0_0;
    %store/vec4 v0x55fa478d1ef0_0, 0, 8;
    %load/vec4 v0x55fa478d4890_0;
    %store/vec4 v0x55fa478d1df0_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_load, S_0x55fa478d1c10;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.23 ;
    %load/vec4 v0x55fa478d47b0_0;
    %store/vec4 v0x55fa478d1b30_0, 0, 8;
    %load/vec4 v0x55fa478d4890_0;
    %store/vec4 v0x55fa478d1a30_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_add, S_0x55fa478d1850;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.24 ;
    %load/vec4 v0x55fa478d47b0_0;
    %store/vec4 v0x55fa478d2340_0, 0, 8;
    %load/vec4 v0x55fa478d4890_0;
    %store/vec4 v0x55fa478d2440_0, 0, 8;
    %fork TD_thiele_cpu_tb.dut.execute_xor_swap, S_0x55fa478d2160;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.25 ;
    %fork TD_thiele_cpu_tb.dut.execute_xor_rank, S_0x55fa478d1fd0;
    %join;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
    %jmp T_11.27;
T_11.27 ;
    %pop/vec4 1;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v0x55fa478d37b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %load/vec4 v0x55fa478d3950_0;
    %assign/vec4 v0x55fa478d2c50_0, 0;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
T_11.28 ;
    %jmp T_11.12;
T_11.10 ;
    %load/vec4 v0x55fa478d4cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.30, 8;
    %load/vec4 v0x55fa478d4f50_0;
    %assign/vec4 v0x55fa478d2e10_0, 0;
    %load/vec4 v0x55fa478d4c10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55fa478d4c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55fa478d5610_0, 0;
T_11.30 ;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55fa47897b60;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa478d60b0_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55fa478d60b0_0;
    %inv;
    %store/vec4 v0x55fa478d60b0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_0x55fa47897b60;
T_13 ;
    %pushi/vec4 256, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 184745984, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 184746240, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 184746496, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 184550144, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 184615680, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 184681216, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 184745984, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 184615424, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 234882560, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 83886080, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %pushi/vec4 41, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6180, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6180, 4, 0;
    %pushi/vec4 34, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6180, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6180, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6180, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6180, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55fa478d6180, 4, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x55fa478d62c0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x55fa478d62c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fa478d62c0_0;
    %store/vec4a v0x55fa478d6450, 4, 0;
    %load/vec4 v0x55fa478d62c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d62c0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d62c0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x55fa478d62c0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_13.3, 5;
    %load/vec4 v0x55fa478d62c0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.12, 4;
    %load/vec4 v0x55fa478d62c0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.12;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_13.11, 14;
    %load/vec4 v0x55fa478d62c0_0;
    %pushi/vec4 12, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_13.10, 13;
    %load/vec4 v0x55fa478d62c0_0;
    %pushi/vec4 18, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_13.9, 12;
    %load/vec4 v0x55fa478d62c0_0;
    %pushi/vec4 24, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_13.8, 11;
    %load/vec4 v0x55fa478d62c0_0;
    %pushi/vec4 25, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.7, 10;
    %load/vec4 v0x55fa478d62c0_0;
    %pushi/vec4 26, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0x55fa478d62c0_0;
    %pushi/vec4 27, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55fa478d62c0_0;
    %store/vec4a v0x55fa478d6180, 4, 0;
T_13.4 ;
    %load/vec4 v0x55fa478d62c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fa478d62c0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .thread T_13;
    .scope S_0x55fa47897b60;
T_14 ;
    %wait E_0x55fa47862f70;
    %load/vec4 v0x55fa478d69d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55fa478d6c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55fa478d6b70_0;
    %load/vec4 v0x55fa478d6900_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55fa478d6180, 0, 4;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55fa478d6900_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x55fa478d6180, 4;
    %assign/vec4 v0x55fa478d6aa0_0, 0;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55fa47897b60;
T_15 ;
    %wait E_0x55fa47862f70;
    %load/vec4 v0x55fa478d6760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x55fa478d64f0_0;
    %nor/r;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %delay 10000, 0;
    %pushi/vec4 2882343476, 0, 32;
    %assign/vec4 v0x55fa478d6690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa478d64f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa478d64f0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55fa47897b60;
T_16 ;
    %wait E_0x55fa47862f70;
    %load/vec4 v0x55fa478d7120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x55fa478d6f80_0;
    %nor/r;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %delay 15000, 0;
    %pushi/vec4 305419896, 0, 32;
    %assign/vec4 v0x55fa478d71f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55fa478d6f80_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55fa478d6f80_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55fa47897b60;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa478d72c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa478d64f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fa478d6f80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fa478d6aa0_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fa478d72c0_0, 0, 1;
    %fork t_1, S_0x55fa47897b60;
    %fork t_2, S_0x55fa47897b60;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %delay 10000000, 0;
    %vpi_call/w 3 205 "$display", "Simulation timed out" {0 0 0};
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
t_2 ;
T_17.0 ;
    %load/vec4 v0x55fa478d6eb0_0;
    %pushi/vec4 48, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.1, 6;
    %wait E_0x55fa478088c0;
    %jmp T_17.0;
T_17.1 ;
    %delay 10000, 0;
    %vpi_call/w 3 212 "$display", "Test completed!" {0 0 0};
    %vpi_call/w 3 213 "$display", "Final PC: %h", v0x55fa478d6eb0_0 {0 0 0};
    %vpi_call/w 3 214 "$display", "Status: %h", v0x55fa478d7390_0 {0 0 0};
    %vpi_call/w 3 215 "$display", "Error: %h", v0x55fa478d6220_0 {0 0 0};
    %vpi_call/w 3 216 "$display", "Cert Addr: %h", v0x55fa478d5ff0_0 {0 0 0};
    %vpi_call/w 3 217 "$display", "Partition Ops: %d", v0x55fa478d6de0_0 {0 0 0};
    %vpi_call/w 3 218 "$display", "MDL Ops: %d", v0x55fa478d6830_0 {0 0 0};
    %vpi_call/w 3 219 "$display", "Info Gain: %d", v0x55fa478d6360_0 {0 0 0};
    %vpi_call/w 3 220 "$display", "Mu Total: %d", v0x55fa478d6d10_0 {0 0 0};
    %vpi_call/w 3 221 "$display", "{" {0 0 0};
    %vpi_call/w 3 222 "$display", "  \042partition_ops\042: %d,", v0x55fa478d6de0_0 {0 0 0};
    %vpi_call/w 3 223 "$display", "  \042mdl_ops\042: %d,", v0x55fa478d6830_0 {0 0 0};
    %vpi_call/w 3 224 "$display", "  \042info_gain\042: %d,", v0x55fa478d6360_0 {0 0 0};
    %vpi_call/w 3 225 "$display", "  \042mu_total\042: %d", v0x55fa478d6d10_0 {0 0 0};
    %vpi_call/w 3 226 "$display", "}" {0 0 0};
    %vpi_call/w 3 227 "$finish" {0 0 0};
    %end;
    .scope S_0x55fa47897b60;
t_0 ;
    %end;
    .thread T_17;
    .scope S_0x55fa47897b60;
T_18 ;
    %wait E_0x55fa47862f70;
    %load/vec4 v0x55fa478d72c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call/w 3 238 "$display", "Time: %t, PC: %h, State: %h, Status: %h, Error: %h, Mu: %d", $time, v0x55fa478d6eb0_0, v0x55fa478d5610_0, v0x55fa478d7390_0, v0x55fa478d6220_0, v0x55fa478d6d10_0 {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/runner/work/The-Thiele-Machine/The-Thiele-Machine/thielecpu/hardware/thiele_cpu_tb.v";
    "/home/runner/work/The-Thiele-Machine/The-Thiele-Machine/thielecpu/hardware/thiele_cpu.v";
