<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='536' type='bool llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR(llvm::MachineFunction &amp; MF, int FI)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='88' u='c' c='_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='108' u='c' c='_ZL30getVGPRSpillLaneOrTempRegisterRN4llvm15MachineFunctionERNS_12LivePhysRegsERNS_8RegisterERNS_8OptionalIiEEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='366' u='c' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='264' ll='335' type='bool llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR(llvm::MachineFunction &amp; MF, int FI)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='263'>/// Reserve a slice of a VGPR to support spilling for FrameIndex \p FI.</doc>
