// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        kernel_data_V_4_0,
        kernel_data_V_4_1,
        kernel_data_V_4_2,
        kernel_data_V_4_3,
        kernel_data_V_4_4,
        kernel_data_V_4_5,
        kernel_data_V_4_6,
        kernel_data_V_4_7,
        kernel_data_V_4_8,
        kernel_data_V_4_9,
        kernel_data_V_4_10,
        kernel_data_V_4_11,
        kernel_data_V_4_12,
        kernel_data_V_4_13,
        kernel_data_V_4_14,
        kernel_data_V_4_15,
        kernel_data_V_4_16,
        kernel_data_V_4_17,
        kernel_data_V_4_18,
        kernel_data_V_4_19,
        kernel_data_V_4_20,
        kernel_data_V_4_21,
        kernel_data_V_4_22,
        kernel_data_V_4_23,
        kernel_data_V_4_24,
        kernel_data_V_4_25,
        kernel_data_V_4_26,
        kernel_data_V_4_27,
        kernel_data_V_4_28,
        kernel_data_V_4_29,
        kernel_data_V_4_30,
        kernel_data_V_4_31,
        kernel_data_V_4_32,
        kernel_data_V_4_33,
        kernel_data_V_4_34,
        kernel_data_V_4_35,
        kernel_data_V_4_36,
        kernel_data_V_4_37,
        kernel_data_V_4_38,
        kernel_data_V_4_39,
        kernel_data_V_4_40,
        kernel_data_V_4_41,
        kernel_data_V_4_42,
        kernel_data_V_4_43,
        kernel_data_V_4_44,
        kernel_data_V_4_45,
        kernel_data_V_4_46,
        kernel_data_V_4_47,
        kernel_data_V_4_48,
        kernel_data_V_4_49,
        kernel_data_V_4_50,
        kernel_data_V_4_51,
        kernel_data_V_4_52,
        kernel_data_V_4_53,
        kernel_data_V_4_54,
        kernel_data_V_4_55,
        kernel_data_V_4_56,
        kernel_data_V_4_57,
        kernel_data_V_4_58,
        kernel_data_V_4_59,
        kernel_data_V_4_60,
        kernel_data_V_4_61,
        kernel_data_V_4_62,
        kernel_data_V_4_63,
        kernel_data_V_4_64,
        kernel_data_V_4_65,
        kernel_data_V_4_66,
        kernel_data_V_4_67,
        kernel_data_V_4_68,
        kernel_data_V_4_69,
        kernel_data_V_4_70,
        kernel_data_V_4_71,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] kernel_data_V_4_0;
input  [15:0] kernel_data_V_4_1;
input  [15:0] kernel_data_V_4_2;
input  [15:0] kernel_data_V_4_3;
input  [15:0] kernel_data_V_4_4;
input  [15:0] kernel_data_V_4_5;
input  [15:0] kernel_data_V_4_6;
input  [15:0] kernel_data_V_4_7;
input  [15:0] kernel_data_V_4_8;
input  [15:0] kernel_data_V_4_9;
input  [15:0] kernel_data_V_4_10;
input  [15:0] kernel_data_V_4_11;
input  [15:0] kernel_data_V_4_12;
input  [15:0] kernel_data_V_4_13;
input  [15:0] kernel_data_V_4_14;
input  [15:0] kernel_data_V_4_15;
input  [15:0] kernel_data_V_4_16;
input  [15:0] kernel_data_V_4_17;
input  [15:0] kernel_data_V_4_18;
input  [15:0] kernel_data_V_4_19;
input  [15:0] kernel_data_V_4_20;
input  [15:0] kernel_data_V_4_21;
input  [15:0] kernel_data_V_4_22;
input  [15:0] kernel_data_V_4_23;
input  [15:0] kernel_data_V_4_24;
input  [15:0] kernel_data_V_4_25;
input  [15:0] kernel_data_V_4_26;
input  [15:0] kernel_data_V_4_27;
input  [15:0] kernel_data_V_4_28;
input  [15:0] kernel_data_V_4_29;
input  [15:0] kernel_data_V_4_30;
input  [15:0] kernel_data_V_4_31;
input  [15:0] kernel_data_V_4_32;
input  [15:0] kernel_data_V_4_33;
input  [15:0] kernel_data_V_4_34;
input  [15:0] kernel_data_V_4_35;
input  [15:0] kernel_data_V_4_36;
input  [15:0] kernel_data_V_4_37;
input  [15:0] kernel_data_V_4_38;
input  [15:0] kernel_data_V_4_39;
input  [15:0] kernel_data_V_4_40;
input  [15:0] kernel_data_V_4_41;
input  [15:0] kernel_data_V_4_42;
input  [15:0] kernel_data_V_4_43;
input  [15:0] kernel_data_V_4_44;
input  [15:0] kernel_data_V_4_45;
input  [15:0] kernel_data_V_4_46;
input  [15:0] kernel_data_V_4_47;
input  [15:0] kernel_data_V_4_48;
input  [15:0] kernel_data_V_4_49;
input  [15:0] kernel_data_V_4_50;
input  [15:0] kernel_data_V_4_51;
input  [15:0] kernel_data_V_4_52;
input  [15:0] kernel_data_V_4_53;
input  [15:0] kernel_data_V_4_54;
input  [15:0] kernel_data_V_4_55;
input  [15:0] kernel_data_V_4_56;
input  [15:0] kernel_data_V_4_57;
input  [15:0] kernel_data_V_4_58;
input  [15:0] kernel_data_V_4_59;
input  [15:0] kernel_data_V_4_60;
input  [15:0] kernel_data_V_4_61;
input  [15:0] kernel_data_V_4_62;
input  [15:0] kernel_data_V_4_63;
input  [15:0] kernel_data_V_4_64;
input  [15:0] kernel_data_V_4_65;
input  [15:0] kernel_data_V_4_66;
input  [15:0] kernel_data_V_4_67;
input  [15:0] kernel_data_V_4_68;
input  [15:0] kernel_data_V_4_69;
input  [15:0] kernel_data_V_4_70;
input  [15:0] kernel_data_V_4_71;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln135_fu_2550_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
wire   [10:0] outidx4_address0;
reg    outidx4_ce0;
wire   [3:0] outidx4_q0;
wire   [10:0] w8_V_address0;
reg    w8_V_ce0;
wire   [11:0] w8_V_q0;
reg   [31:0] in_index_0_i66_reg_290;
reg   [10:0] w_index65_reg_305;
reg   [15:0] acc_0_V_032_reg_319;
reg   [15:0] acc_1_V_031_reg_334;
reg   [15:0] acc_2_V_030_reg_349;
reg   [15:0] acc_3_V_029_reg_364;
reg   [15:0] acc_4_V_028_reg_379;
reg   [15:0] acc_5_V_027_reg_394;
reg   [15:0] acc_6_V_026_reg_409;
reg   [15:0] acc_7_V_025_reg_424;
reg   [15:0] acc_8_V_024_reg_439;
reg   [15:0] acc_9_V_023_reg_454;
reg   [15:0] acc_10_V_022_reg_469;
reg   [15:0] acc_11_V_021_reg_484;
reg   [15:0] acc_12_V_020_reg_499;
reg   [15:0] acc_13_V_019_reg_514;
reg   [15:0] acc_14_V_018_reg_529;
reg   [15:0] acc_15_V_017_reg_544;
reg   [15:0] res_0_V_write_assign64_reg_574;
reg   [15:0] res_1_V_write_assign62_reg_588;
reg   [15:0] res_2_V_write_assign60_reg_602;
reg   [15:0] res_3_V_write_assign58_reg_616;
reg   [15:0] res_4_V_write_assign56_reg_630;
reg   [15:0] res_5_V_write_assign54_reg_644;
reg   [15:0] res_6_V_write_assign52_reg_658;
reg   [15:0] res_7_V_write_assign50_reg_672;
reg   [15:0] res_8_V_write_assign48_reg_686;
reg   [15:0] res_9_V_write_assign46_reg_700;
reg   [15:0] res_10_V_write_assign44_reg_714;
reg   [15:0] res_11_V_write_assign42_reg_728;
reg   [15:0] res_12_V_write_assign40_reg_742;
reg   [15:0] res_13_V_write_assign38_reg_756;
reg   [15:0] res_14_V_write_assign36_reg_770;
reg   [15:0] res_15_V_write_assign34_reg_784;
wire   [10:0] w_index_fu_2532_p2;
reg   [10:0] w_index_reg_3178;
wire   [31:0] in_index_fu_2538_p2;
reg   [31:0] in_index_reg_3183;
wire   [0:0] icmp_ln154_fu_2544_p2;
reg   [0:0] icmp_ln154_reg_3188;
reg   [0:0] icmp_ln135_reg_3193;
reg   [0:0] icmp_ln135_reg_3193_pp0_iter1_reg;
reg   [0:0] icmp_ln135_reg_3193_pp0_iter2_reg;
reg   [0:0] icmp_ln135_reg_3193_pp0_iter3_reg;
reg   [0:0] icmp_ln135_reg_3193_pp0_iter4_reg;
reg   [0:0] icmp_ln135_reg_3193_pp0_iter5_reg;
reg   [3:0] out_index_reg_3197;
reg   [3:0] out_index_reg_3197_pp0_iter2_reg;
reg   [3:0] out_index_reg_3197_pp0_iter3_reg;
reg   [3:0] out_index_reg_3197_pp0_iter4_reg;
reg   [3:0] out_index_reg_3197_pp0_iter5_reg;
wire   [15:0] tmp_fu_2848_p74;
reg  signed [15:0] tmp_reg_3202;
reg  signed [11:0] w8_V_load_reg_3207;
wire   [31:0] select_ln154_fu_2998_p3;
reg    ap_enable_reg_pp0_iter1;
wire  signed [25:0] grp_fu_3162_p2;
reg  signed [25:0] r_V_reg_3227;
wire   [15:0] acc_0_V_fu_3056_p2;
reg   [15:0] acc_0_V_reg_3232;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] ap_phi_mux_in_index_0_i66_phi_fu_294_p6;
wire    ap_block_pp0_stage0;
reg   [10:0] ap_phi_mux_w_index65_phi_fu_309_p6;
reg   [15:0] ap_phi_mux_acc_0_V_032_phi_fu_323_p6;
reg   [15:0] ap_phi_mux_acc_0_V_1_phi_fu_1612_p32;
reg   [15:0] ap_phi_mux_acc_1_V_031_phi_fu_338_p6;
reg   [15:0] ap_phi_mux_acc_1_V_1_phi_fu_1558_p32;
reg   [15:0] ap_phi_mux_acc_2_V_030_phi_fu_353_p6;
reg   [15:0] ap_phi_mux_acc_2_V_1_phi_fu_1504_p32;
reg   [15:0] ap_phi_mux_acc_3_V_029_phi_fu_368_p6;
reg   [15:0] ap_phi_mux_acc_3_V_1_phi_fu_1450_p32;
reg   [15:0] ap_phi_mux_acc_4_V_028_phi_fu_383_p6;
reg   [15:0] ap_phi_mux_acc_4_V_1_phi_fu_1396_p32;
reg   [15:0] ap_phi_mux_acc_5_V_027_phi_fu_398_p6;
reg   [15:0] ap_phi_mux_acc_5_V_1_phi_fu_1342_p32;
reg   [15:0] ap_phi_mux_acc_6_V_026_phi_fu_413_p6;
reg   [15:0] ap_phi_mux_acc_6_V_1_phi_fu_1288_p32;
reg   [15:0] ap_phi_mux_acc_7_V_025_phi_fu_428_p6;
reg   [15:0] ap_phi_mux_acc_7_V_1_phi_fu_1234_p32;
reg   [15:0] ap_phi_mux_acc_8_V_024_phi_fu_443_p6;
reg   [15:0] ap_phi_mux_acc_8_V_1_phi_fu_1180_p32;
reg   [15:0] ap_phi_mux_acc_9_V_023_phi_fu_458_p6;
reg   [15:0] ap_phi_mux_acc_9_V_1_phi_fu_1126_p32;
reg   [15:0] ap_phi_mux_acc_10_V_022_phi_fu_473_p6;
reg   [15:0] ap_phi_mux_acc_10_V_1_phi_fu_1072_p32;
reg   [15:0] ap_phi_mux_acc_11_V_021_phi_fu_488_p6;
reg   [15:0] ap_phi_mux_acc_11_V_1_phi_fu_1018_p32;
reg   [15:0] ap_phi_mux_acc_12_V_020_phi_fu_503_p6;
reg   [15:0] ap_phi_mux_acc_12_V_1_phi_fu_964_p32;
reg   [15:0] ap_phi_mux_acc_13_V_019_phi_fu_518_p6;
reg   [15:0] ap_phi_mux_acc_13_V_1_phi_fu_910_p32;
reg   [15:0] ap_phi_mux_acc_14_V_018_phi_fu_533_p6;
reg   [15:0] ap_phi_mux_acc_14_V_1_phi_fu_856_p32;
reg   [15:0] ap_phi_mux_acc_15_V_017_phi_fu_548_p6;
reg   [15:0] ap_phi_mux_acc_15_V_1_phi_fu_802_p32;
reg   [15:0] ap_phi_mux_p_0_01_i_phi_fu_2476_p32;
reg   [15:0] ap_phi_mux_p_0_16_i_phi_fu_2422_p32;
reg   [15:0] ap_phi_mux_p_0_28_i_phi_fu_2368_p32;
reg   [15:0] ap_phi_mux_p_0_310_i_phi_fu_2314_p32;
reg   [15:0] ap_phi_mux_p_0_412_i_phi_fu_2260_p32;
reg   [15:0] ap_phi_mux_p_0_514_i_phi_fu_2206_p32;
reg   [15:0] ap_phi_mux_p_0_616_i_phi_fu_2152_p32;
reg   [15:0] ap_phi_mux_p_0_718_i_phi_fu_2098_p32;
reg   [15:0] ap_phi_mux_p_0_820_i_phi_fu_2044_p32;
reg   [15:0] ap_phi_mux_p_0_922_i_phi_fu_1990_p32;
reg   [15:0] ap_phi_mux_p_0_1024_i_phi_fu_1936_p32;
reg   [15:0] ap_phi_mux_p_0_1126_i_phi_fu_1882_p32;
reg   [15:0] ap_phi_mux_p_0_1228_i_phi_fu_1828_p32;
reg   [15:0] ap_phi_mux_p_0_1330_i_phi_fu_1774_p32;
reg   [15:0] ap_phi_mux_p_0_1432_i_phi_fu_1720_p32;
reg   [15:0] ap_phi_mux_p_0_1534_i_phi_fu_1666_p32;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_15_V_1_reg_798;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_14_V_1_reg_852;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_13_V_1_reg_906;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_12_V_1_reg_960;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_11_V_1_reg_1014;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_10_V_1_reg_1068;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_9_V_1_reg_1122;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_8_V_1_reg_1176;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_7_V_1_reg_1230;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_6_V_1_reg_1284;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_5_V_1_reg_1338;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_4_V_1_reg_1392;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_3_V_1_reg_1446;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_2_V_1_reg_1500;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_1_V_1_reg_1554;
wire   [15:0] ap_phi_reg_pp0_iter6_acc_0_V_1_reg_1608;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_1534_i_reg_1662;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_1432_i_reg_1716;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_1330_i_reg_1770;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_1228_i_reg_1824;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_1126_i_reg_1878;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_1024_i_reg_1932;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_922_i_reg_1986;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_820_i_reg_2040;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_718_i_reg_2094;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_616_i_reg_2148;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_514_i_reg_2202;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_412_i_reg_2256;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_310_i_reg_2310;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_28_i_reg_2364;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_16_i_reg_2418;
wire   [15:0] ap_phi_reg_pp0_iter6_p_0_01_i_reg_2472;
wire   [63:0] zext_ln139_fu_2526_p1;
wire   [6:0] tmp_fu_2848_p73;
wire   [15:0] tmp_s_fu_3019_p18;
wire   [15:0] trunc_ln4_fu_3010_p4;
reg    grp_fu_3162_ce;
reg   [15:0] ap_return_0_preg;
reg   [15:0] ap_return_1_preg;
reg   [15:0] ap_return_2_preg;
reg   [15:0] ap_return_3_preg;
reg   [15:0] ap_return_4_preg;
reg   [15:0] ap_return_5_preg;
reg   [15:0] ap_return_6_preg;
reg   [15:0] ap_return_7_preg;
reg   [15:0] ap_return_8_preg;
reg   [15:0] ap_return_9_preg;
reg   [15:0] ap_return_10_preg;
reg   [15:0] ap_return_11_preg;
reg   [15:0] ap_return_12_preg;
reg   [15:0] ap_return_13_preg;
reg   [15:0] ap_return_14_preg;
reg   [15:0] ap_return_15_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to5;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_342;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_return_0_preg = 16'd0;
#0 ap_return_1_preg = 16'd0;
#0 ap_return_2_preg = 16'd0;
#0 ap_return_3_preg = 16'd0;
#0 ap_return_4_preg = 16'd0;
#0 ap_return_5_preg = 16'd0;
#0 ap_return_6_preg = 16'd0;
#0 ap_return_7_preg = 16'd0;
#0 ap_return_8_preg = 16'd0;
#0 ap_return_9_preg = 16'd0;
#0 ap_return_10_preg = 16'd0;
#0 ap_return_11_preg = 16'd0;
#0 ap_return_12_preg = 16'd0;
#0 ap_return_13_preg = 16'd0;
#0 ap_return_14_preg = 16'd0;
#0 ap_return_15_preg = 16'd0;
end

dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4 #(
    .DataWidth( 4 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
outidx4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx4_address0),
    .ce0(outidx4_ce0),
    .q0(outidx4_q0)
);

dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_w8_V #(
    .DataWidth( 12 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
w8_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w8_V_address0),
    .ce0(w8_V_ce0),
    .q0(w8_V_q0)
);

myproject_axi_mux_727_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 16 ),
    .din17_WIDTH( 16 ),
    .din18_WIDTH( 16 ),
    .din19_WIDTH( 16 ),
    .din20_WIDTH( 16 ),
    .din21_WIDTH( 16 ),
    .din22_WIDTH( 16 ),
    .din23_WIDTH( 16 ),
    .din24_WIDTH( 16 ),
    .din25_WIDTH( 16 ),
    .din26_WIDTH( 16 ),
    .din27_WIDTH( 16 ),
    .din28_WIDTH( 16 ),
    .din29_WIDTH( 16 ),
    .din30_WIDTH( 16 ),
    .din31_WIDTH( 16 ),
    .din32_WIDTH( 16 ),
    .din33_WIDTH( 16 ),
    .din34_WIDTH( 16 ),
    .din35_WIDTH( 16 ),
    .din36_WIDTH( 16 ),
    .din37_WIDTH( 16 ),
    .din38_WIDTH( 16 ),
    .din39_WIDTH( 16 ),
    .din40_WIDTH( 16 ),
    .din41_WIDTH( 16 ),
    .din42_WIDTH( 16 ),
    .din43_WIDTH( 16 ),
    .din44_WIDTH( 16 ),
    .din45_WIDTH( 16 ),
    .din46_WIDTH( 16 ),
    .din47_WIDTH( 16 ),
    .din48_WIDTH( 16 ),
    .din49_WIDTH( 16 ),
    .din50_WIDTH( 16 ),
    .din51_WIDTH( 16 ),
    .din52_WIDTH( 16 ),
    .din53_WIDTH( 16 ),
    .din54_WIDTH( 16 ),
    .din55_WIDTH( 16 ),
    .din56_WIDTH( 16 ),
    .din57_WIDTH( 16 ),
    .din58_WIDTH( 16 ),
    .din59_WIDTH( 16 ),
    .din60_WIDTH( 16 ),
    .din61_WIDTH( 16 ),
    .din62_WIDTH( 16 ),
    .din63_WIDTH( 16 ),
    .din64_WIDTH( 16 ),
    .din65_WIDTH( 16 ),
    .din66_WIDTH( 16 ),
    .din67_WIDTH( 16 ),
    .din68_WIDTH( 16 ),
    .din69_WIDTH( 16 ),
    .din70_WIDTH( 16 ),
    .din71_WIDTH( 16 ),
    .din72_WIDTH( 7 ),
    .dout_WIDTH( 16 ))
myproject_axi_mux_727_16_1_1_U361(
    .din0(kernel_data_V_4_0),
    .din1(kernel_data_V_4_1),
    .din2(kernel_data_V_4_2),
    .din3(kernel_data_V_4_3),
    .din4(kernel_data_V_4_4),
    .din5(kernel_data_V_4_5),
    .din6(kernel_data_V_4_6),
    .din7(kernel_data_V_4_7),
    .din8(kernel_data_V_4_8),
    .din9(kernel_data_V_4_9),
    .din10(kernel_data_V_4_10),
    .din11(kernel_data_V_4_11),
    .din12(kernel_data_V_4_12),
    .din13(kernel_data_V_4_13),
    .din14(kernel_data_V_4_14),
    .din15(kernel_data_V_4_15),
    .din16(kernel_data_V_4_16),
    .din17(kernel_data_V_4_17),
    .din18(kernel_data_V_4_18),
    .din19(kernel_data_V_4_19),
    .din20(kernel_data_V_4_20),
    .din21(kernel_data_V_4_21),
    .din22(kernel_data_V_4_22),
    .din23(kernel_data_V_4_23),
    .din24(kernel_data_V_4_24),
    .din25(kernel_data_V_4_25),
    .din26(kernel_data_V_4_26),
    .din27(kernel_data_V_4_27),
    .din28(kernel_data_V_4_28),
    .din29(kernel_data_V_4_29),
    .din30(kernel_data_V_4_30),
    .din31(kernel_data_V_4_31),
    .din32(kernel_data_V_4_32),
    .din33(kernel_data_V_4_33),
    .din34(kernel_data_V_4_34),
    .din35(kernel_data_V_4_35),
    .din36(kernel_data_V_4_36),
    .din37(kernel_data_V_4_37),
    .din38(kernel_data_V_4_38),
    .din39(kernel_data_V_4_39),
    .din40(kernel_data_V_4_40),
    .din41(kernel_data_V_4_41),
    .din42(kernel_data_V_4_42),
    .din43(kernel_data_V_4_43),
    .din44(kernel_data_V_4_44),
    .din45(kernel_data_V_4_45),
    .din46(kernel_data_V_4_46),
    .din47(kernel_data_V_4_47),
    .din48(kernel_data_V_4_48),
    .din49(kernel_data_V_4_49),
    .din50(kernel_data_V_4_50),
    .din51(kernel_data_V_4_51),
    .din52(kernel_data_V_4_52),
    .din53(kernel_data_V_4_53),
    .din54(kernel_data_V_4_54),
    .din55(kernel_data_V_4_55),
    .din56(kernel_data_V_4_56),
    .din57(kernel_data_V_4_57),
    .din58(kernel_data_V_4_58),
    .din59(kernel_data_V_4_59),
    .din60(kernel_data_V_4_60),
    .din61(kernel_data_V_4_61),
    .din62(kernel_data_V_4_62),
    .din63(kernel_data_V_4_63),
    .din64(kernel_data_V_4_64),
    .din65(kernel_data_V_4_65),
    .din66(kernel_data_V_4_66),
    .din67(kernel_data_V_4_67),
    .din68(kernel_data_V_4_68),
    .din69(kernel_data_V_4_69),
    .din70(kernel_data_V_4_70),
    .din71(kernel_data_V_4_71),
    .din72(tmp_fu_2848_p73),
    .dout(tmp_fu_2848_p74)
);

myproject_axi_mux_164_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 16 ),
    .din5_WIDTH( 16 ),
    .din6_WIDTH( 16 ),
    .din7_WIDTH( 16 ),
    .din8_WIDTH( 16 ),
    .din9_WIDTH( 16 ),
    .din10_WIDTH( 16 ),
    .din11_WIDTH( 16 ),
    .din12_WIDTH( 16 ),
    .din13_WIDTH( 16 ),
    .din14_WIDTH( 16 ),
    .din15_WIDTH( 16 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 16 ))
myproject_axi_mux_164_16_1_1_U362(
    .din0(ap_phi_mux_acc_0_V_032_phi_fu_323_p6),
    .din1(ap_phi_mux_acc_1_V_031_phi_fu_338_p6),
    .din2(ap_phi_mux_acc_2_V_030_phi_fu_353_p6),
    .din3(ap_phi_mux_acc_3_V_029_phi_fu_368_p6),
    .din4(ap_phi_mux_acc_4_V_028_phi_fu_383_p6),
    .din5(ap_phi_mux_acc_5_V_027_phi_fu_398_p6),
    .din6(ap_phi_mux_acc_6_V_026_phi_fu_413_p6),
    .din7(ap_phi_mux_acc_7_V_025_phi_fu_428_p6),
    .din8(ap_phi_mux_acc_8_V_024_phi_fu_443_p6),
    .din9(ap_phi_mux_acc_9_V_023_phi_fu_458_p6),
    .din10(ap_phi_mux_acc_10_V_022_phi_fu_473_p6),
    .din11(ap_phi_mux_acc_11_V_021_phi_fu_488_p6),
    .din12(ap_phi_mux_acc_12_V_020_phi_fu_503_p6),
    .din13(ap_phi_mux_acc_13_V_019_phi_fu_518_p6),
    .din14(ap_phi_mux_acc_14_V_018_phi_fu_533_p6),
    .din15(ap_phi_mux_acc_15_V_017_phi_fu_548_p6),
    .din16(out_index_reg_3197_pp0_iter4_reg),
    .dout(tmp_s_fu_3019_p18)
);

myproject_axi_mul_mul_12s_16s_26_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 26 ))
myproject_axi_mul_mul_12s_16s_26_3_1_U363(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w8_V_load_reg_3207),
    .din1(tmp_reg_3202),
    .ce(grp_fu_3162_ce),
    .dout(grp_fu_3162_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_0_preg <= ap_phi_mux_p_0_01_i_phi_fu_2476_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_10_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_10_preg <= ap_phi_mux_p_0_1024_i_phi_fu_1936_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_11_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_11_preg <= ap_phi_mux_p_0_1126_i_phi_fu_1882_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_12_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_12_preg <= ap_phi_mux_p_0_1228_i_phi_fu_1828_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_13_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_13_preg <= ap_phi_mux_p_0_1330_i_phi_fu_1774_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_14_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_14_preg <= ap_phi_mux_p_0_1432_i_phi_fu_1720_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_15_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_15_preg <= ap_phi_mux_p_0_1534_i_phi_fu_1666_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_1_preg <= ap_phi_mux_p_0_16_i_phi_fu_2422_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_2_preg <= ap_phi_mux_p_0_28_i_phi_fu_2368_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_3_preg <= ap_phi_mux_p_0_310_i_phi_fu_2314_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_4_preg <= ap_phi_mux_p_0_412_i_phi_fu_2260_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_5_preg <= ap_phi_mux_p_0_514_i_phi_fu_2206_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_6_preg <= ap_phi_mux_p_0_616_i_phi_fu_2152_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_7_preg <= ap_phi_mux_p_0_718_i_phi_fu_2098_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_8_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_8_preg <= ap_phi_mux_p_0_820_i_phi_fu_2044_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_9_preg <= 16'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_return_9_preg <= ap_phi_mux_p_0_922_i_phi_fu_1990_p32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_0_V_032_reg_319 <= ap_phi_mux_acc_0_V_1_phi_fu_1612_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_0_V_032_reg_319 <= 16'd166;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_10_V_022_reg_469 <= ap_phi_mux_acc_10_V_1_phi_fu_1072_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_10_V_022_reg_469 <= 16'd143;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_11_V_021_reg_484 <= ap_phi_mux_acc_11_V_1_phi_fu_1018_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_11_V_021_reg_484 <= 16'd164;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_12_V_020_reg_499 <= ap_phi_mux_acc_12_V_1_phi_fu_964_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_12_V_020_reg_499 <= 16'd73;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_13_V_019_reg_514 <= ap_phi_mux_acc_13_V_1_phi_fu_910_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_13_V_019_reg_514 <= 16'd190;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_14_V_018_reg_529 <= ap_phi_mux_acc_14_V_1_phi_fu_856_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_14_V_018_reg_529 <= 16'd65513;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_15_V_017_reg_544 <= ap_phi_mux_acc_15_V_1_phi_fu_802_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_15_V_017_reg_544 <= 16'd138;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_1_V_031_reg_334 <= ap_phi_mux_acc_1_V_1_phi_fu_1558_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_1_V_031_reg_334 <= 16'd65444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_2_V_030_reg_349 <= ap_phi_mux_acc_2_V_1_phi_fu_1504_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_2_V_030_reg_349 <= 16'd65489;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_3_V_029_reg_364 <= ap_phi_mux_acc_3_V_1_phi_fu_1450_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_3_V_029_reg_364 <= 16'd119;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_4_V_028_reg_379 <= ap_phi_mux_acc_4_V_1_phi_fu_1396_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_4_V_028_reg_379 <= 16'd142;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_5_V_027_reg_394 <= ap_phi_mux_acc_5_V_1_phi_fu_1342_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_5_V_027_reg_394 <= 16'd168;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_6_V_026_reg_409 <= ap_phi_mux_acc_6_V_1_phi_fu_1288_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_6_V_026_reg_409 <= 16'd65503;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_7_V_025_reg_424 <= ap_phi_mux_acc_7_V_1_phi_fu_1234_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_7_V_025_reg_424 <= 16'd65395;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_8_V_024_reg_439 <= ap_phi_mux_acc_8_V_1_phi_fu_1180_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_8_V_024_reg_439 <= 16'd65475;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        acc_9_V_023_reg_454 <= ap_phi_mux_acc_9_V_1_phi_fu_1126_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        acc_9_V_023_reg_454 <= 16'd37;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_0_i66_reg_290 <= select_ln154_fu_2998_p3;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        in_index_0_i66_reg_290 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_0_V_write_assign64_reg_574 <= ap_phi_mux_p_0_01_i_phi_fu_2476_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_0_V_write_assign64_reg_574 <= 16'd166;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_10_V_write_assign44_reg_714 <= ap_phi_mux_p_0_1024_i_phi_fu_1936_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_10_V_write_assign44_reg_714 <= 16'd143;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_11_V_write_assign42_reg_728 <= ap_phi_mux_p_0_1126_i_phi_fu_1882_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_11_V_write_assign42_reg_728 <= 16'd164;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_12_V_write_assign40_reg_742 <= ap_phi_mux_p_0_1228_i_phi_fu_1828_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_12_V_write_assign40_reg_742 <= 16'd73;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_13_V_write_assign38_reg_756 <= ap_phi_mux_p_0_1330_i_phi_fu_1774_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_13_V_write_assign38_reg_756 <= 16'd190;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_14_V_write_assign36_reg_770 <= ap_phi_mux_p_0_1432_i_phi_fu_1720_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_14_V_write_assign36_reg_770 <= 16'd65513;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_15_V_write_assign34_reg_784 <= ap_phi_mux_p_0_1534_i_phi_fu_1666_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_15_V_write_assign34_reg_784 <= 16'd138;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_1_V_write_assign62_reg_588 <= ap_phi_mux_p_0_16_i_phi_fu_2422_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_1_V_write_assign62_reg_588 <= 16'd65444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_2_V_write_assign60_reg_602 <= ap_phi_mux_p_0_28_i_phi_fu_2368_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_2_V_write_assign60_reg_602 <= 16'd65489;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_3_V_write_assign58_reg_616 <= ap_phi_mux_p_0_310_i_phi_fu_2314_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_3_V_write_assign58_reg_616 <= 16'd119;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_4_V_write_assign56_reg_630 <= ap_phi_mux_p_0_412_i_phi_fu_2260_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_4_V_write_assign56_reg_630 <= 16'd142;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_5_V_write_assign54_reg_644 <= ap_phi_mux_p_0_514_i_phi_fu_2206_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_5_V_write_assign54_reg_644 <= 16'd168;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_6_V_write_assign52_reg_658 <= ap_phi_mux_p_0_616_i_phi_fu_2152_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_6_V_write_assign52_reg_658 <= 16'd65503;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_7_V_write_assign50_reg_672 <= ap_phi_mux_p_0_718_i_phi_fu_2098_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_7_V_write_assign50_reg_672 <= 16'd65395;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_8_V_write_assign48_reg_686 <= ap_phi_mux_p_0_820_i_phi_fu_2044_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_8_V_write_assign48_reg_686 <= 16'd65475;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        res_9_V_write_assign46_reg_700 <= ap_phi_mux_p_0_922_i_phi_fu_1990_p32;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        res_9_V_write_assign46_reg_700 <= 16'd37;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index65_reg_305 <= w_index_reg_3178;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index65_reg_305 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        acc_0_V_reg_3232 <= acc_0_V_fu_3056_p2;
        icmp_ln135_reg_3193_pp0_iter2_reg <= icmp_ln135_reg_3193_pp0_iter1_reg;
        icmp_ln135_reg_3193_pp0_iter3_reg <= icmp_ln135_reg_3193_pp0_iter2_reg;
        icmp_ln135_reg_3193_pp0_iter4_reg <= icmp_ln135_reg_3193_pp0_iter3_reg;
        icmp_ln135_reg_3193_pp0_iter5_reg <= icmp_ln135_reg_3193_pp0_iter4_reg;
        out_index_reg_3197_pp0_iter2_reg <= out_index_reg_3197;
        out_index_reg_3197_pp0_iter3_reg <= out_index_reg_3197_pp0_iter2_reg;
        out_index_reg_3197_pp0_iter4_reg <= out_index_reg_3197_pp0_iter3_reg;
        out_index_reg_3197_pp0_iter5_reg <= out_index_reg_3197_pp0_iter4_reg;
        r_V_reg_3227 <= grp_fu_3162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln135_reg_3193 <= icmp_ln135_fu_2550_p2;
        icmp_ln135_reg_3193_pp0_iter1_reg <= icmp_ln135_reg_3193;
        icmp_ln154_reg_3188 <= icmp_ln154_fu_2544_p2;
        in_index_reg_3183 <= in_index_fu_2538_p2;
        out_index_reg_3197 <= outidx4_q0;
        tmp_reg_3202 <= tmp_fu_2848_p74;
        w8_V_load_reg_3207 <= w8_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_3178 <= w_index_fu_2532_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to5 = 1'b1;
    end else begin
        ap_idle_pp0_0to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_0_V_032_phi_fu_323_p6 = 16'd166;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_0_V_032_phi_fu_323_p6 = ap_phi_mux_acc_0_V_1_phi_fu_1612_p32;
        end else begin
            ap_phi_mux_acc_0_V_032_phi_fu_323_p6 = acc_0_V_032_reg_319;
        end
    end else begin
        ap_phi_mux_acc_0_V_032_phi_fu_323_p6 = acc_0_V_032_reg_319;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd0)) begin
        ap_phi_mux_acc_0_V_1_phi_fu_1612_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_0_V_1_phi_fu_1612_p32 = acc_0_V_032_reg_319;
    end else begin
        ap_phi_mux_acc_0_V_1_phi_fu_1612_p32 = ap_phi_reg_pp0_iter6_acc_0_V_1_reg_1608;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_10_V_022_phi_fu_473_p6 = 16'd143;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_10_V_022_phi_fu_473_p6 = ap_phi_mux_acc_10_V_1_phi_fu_1072_p32;
        end else begin
            ap_phi_mux_acc_10_V_022_phi_fu_473_p6 = acc_10_V_022_reg_469;
        end
    end else begin
        ap_phi_mux_acc_10_V_022_phi_fu_473_p6 = acc_10_V_022_reg_469;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd10)) begin
        ap_phi_mux_acc_10_V_1_phi_fu_1072_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_10_V_1_phi_fu_1072_p32 = acc_10_V_022_reg_469;
    end else begin
        ap_phi_mux_acc_10_V_1_phi_fu_1072_p32 = ap_phi_reg_pp0_iter6_acc_10_V_1_reg_1068;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_11_V_021_phi_fu_488_p6 = 16'd164;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_11_V_021_phi_fu_488_p6 = ap_phi_mux_acc_11_V_1_phi_fu_1018_p32;
        end else begin
            ap_phi_mux_acc_11_V_021_phi_fu_488_p6 = acc_11_V_021_reg_484;
        end
    end else begin
        ap_phi_mux_acc_11_V_021_phi_fu_488_p6 = acc_11_V_021_reg_484;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd11)) begin
        ap_phi_mux_acc_11_V_1_phi_fu_1018_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_11_V_1_phi_fu_1018_p32 = acc_11_V_021_reg_484;
    end else begin
        ap_phi_mux_acc_11_V_1_phi_fu_1018_p32 = ap_phi_reg_pp0_iter6_acc_11_V_1_reg_1014;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_12_V_020_phi_fu_503_p6 = 16'd73;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_12_V_020_phi_fu_503_p6 = ap_phi_mux_acc_12_V_1_phi_fu_964_p32;
        end else begin
            ap_phi_mux_acc_12_V_020_phi_fu_503_p6 = acc_12_V_020_reg_499;
        end
    end else begin
        ap_phi_mux_acc_12_V_020_phi_fu_503_p6 = acc_12_V_020_reg_499;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd12)) begin
        ap_phi_mux_acc_12_V_1_phi_fu_964_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_12_V_1_phi_fu_964_p32 = acc_12_V_020_reg_499;
    end else begin
        ap_phi_mux_acc_12_V_1_phi_fu_964_p32 = ap_phi_reg_pp0_iter6_acc_12_V_1_reg_960;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_13_V_019_phi_fu_518_p6 = 16'd190;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_13_V_019_phi_fu_518_p6 = ap_phi_mux_acc_13_V_1_phi_fu_910_p32;
        end else begin
            ap_phi_mux_acc_13_V_019_phi_fu_518_p6 = acc_13_V_019_reg_514;
        end
    end else begin
        ap_phi_mux_acc_13_V_019_phi_fu_518_p6 = acc_13_V_019_reg_514;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd13)) begin
        ap_phi_mux_acc_13_V_1_phi_fu_910_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_13_V_1_phi_fu_910_p32 = acc_13_V_019_reg_514;
    end else begin
        ap_phi_mux_acc_13_V_1_phi_fu_910_p32 = ap_phi_reg_pp0_iter6_acc_13_V_1_reg_906;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_14_V_018_phi_fu_533_p6 = 16'd65513;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_14_V_018_phi_fu_533_p6 = ap_phi_mux_acc_14_V_1_phi_fu_856_p32;
        end else begin
            ap_phi_mux_acc_14_V_018_phi_fu_533_p6 = acc_14_V_018_reg_529;
        end
    end else begin
        ap_phi_mux_acc_14_V_018_phi_fu_533_p6 = acc_14_V_018_reg_529;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd14)) begin
        ap_phi_mux_acc_14_V_1_phi_fu_856_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_14_V_1_phi_fu_856_p32 = acc_14_V_018_reg_529;
    end else begin
        ap_phi_mux_acc_14_V_1_phi_fu_856_p32 = ap_phi_reg_pp0_iter6_acc_14_V_1_reg_852;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_15_V_017_phi_fu_548_p6 = 16'd138;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_15_V_017_phi_fu_548_p6 = ap_phi_mux_acc_15_V_1_phi_fu_802_p32;
        end else begin
            ap_phi_mux_acc_15_V_017_phi_fu_548_p6 = acc_15_V_017_reg_544;
        end
    end else begin
        ap_phi_mux_acc_15_V_017_phi_fu_548_p6 = acc_15_V_017_reg_544;
    end
end

always @ (*) begin
    if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14))) begin
        ap_phi_mux_acc_15_V_1_phi_fu_802_p32 = acc_15_V_017_reg_544;
    end else if ((out_index_reg_3197_pp0_iter5_reg == 4'd15)) begin
        ap_phi_mux_acc_15_V_1_phi_fu_802_p32 = acc_0_V_reg_3232;
    end else begin
        ap_phi_mux_acc_15_V_1_phi_fu_802_p32 = ap_phi_reg_pp0_iter6_acc_15_V_1_reg_798;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_1_V_031_phi_fu_338_p6 = 16'd65444;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_1_V_031_phi_fu_338_p6 = ap_phi_mux_acc_1_V_1_phi_fu_1558_p32;
        end else begin
            ap_phi_mux_acc_1_V_031_phi_fu_338_p6 = acc_1_V_031_reg_334;
        end
    end else begin
        ap_phi_mux_acc_1_V_031_phi_fu_338_p6 = acc_1_V_031_reg_334;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd1)) begin
        ap_phi_mux_acc_1_V_1_phi_fu_1558_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_1_V_1_phi_fu_1558_p32 = acc_1_V_031_reg_334;
    end else begin
        ap_phi_mux_acc_1_V_1_phi_fu_1558_p32 = ap_phi_reg_pp0_iter6_acc_1_V_1_reg_1554;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_2_V_030_phi_fu_353_p6 = 16'd65489;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_2_V_030_phi_fu_353_p6 = ap_phi_mux_acc_2_V_1_phi_fu_1504_p32;
        end else begin
            ap_phi_mux_acc_2_V_030_phi_fu_353_p6 = acc_2_V_030_reg_349;
        end
    end else begin
        ap_phi_mux_acc_2_V_030_phi_fu_353_p6 = acc_2_V_030_reg_349;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd2)) begin
        ap_phi_mux_acc_2_V_1_phi_fu_1504_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_2_V_1_phi_fu_1504_p32 = acc_2_V_030_reg_349;
    end else begin
        ap_phi_mux_acc_2_V_1_phi_fu_1504_p32 = ap_phi_reg_pp0_iter6_acc_2_V_1_reg_1500;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_3_V_029_phi_fu_368_p6 = 16'd119;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_3_V_029_phi_fu_368_p6 = ap_phi_mux_acc_3_V_1_phi_fu_1450_p32;
        end else begin
            ap_phi_mux_acc_3_V_029_phi_fu_368_p6 = acc_3_V_029_reg_364;
        end
    end else begin
        ap_phi_mux_acc_3_V_029_phi_fu_368_p6 = acc_3_V_029_reg_364;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd3)) begin
        ap_phi_mux_acc_3_V_1_phi_fu_1450_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_3_V_1_phi_fu_1450_p32 = acc_3_V_029_reg_364;
    end else begin
        ap_phi_mux_acc_3_V_1_phi_fu_1450_p32 = ap_phi_reg_pp0_iter6_acc_3_V_1_reg_1446;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_4_V_028_phi_fu_383_p6 = 16'd142;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_4_V_028_phi_fu_383_p6 = ap_phi_mux_acc_4_V_1_phi_fu_1396_p32;
        end else begin
            ap_phi_mux_acc_4_V_028_phi_fu_383_p6 = acc_4_V_028_reg_379;
        end
    end else begin
        ap_phi_mux_acc_4_V_028_phi_fu_383_p6 = acc_4_V_028_reg_379;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd4)) begin
        ap_phi_mux_acc_4_V_1_phi_fu_1396_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_4_V_1_phi_fu_1396_p32 = acc_4_V_028_reg_379;
    end else begin
        ap_phi_mux_acc_4_V_1_phi_fu_1396_p32 = ap_phi_reg_pp0_iter6_acc_4_V_1_reg_1392;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_5_V_027_phi_fu_398_p6 = 16'd168;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_5_V_027_phi_fu_398_p6 = ap_phi_mux_acc_5_V_1_phi_fu_1342_p32;
        end else begin
            ap_phi_mux_acc_5_V_027_phi_fu_398_p6 = acc_5_V_027_reg_394;
        end
    end else begin
        ap_phi_mux_acc_5_V_027_phi_fu_398_p6 = acc_5_V_027_reg_394;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd5)) begin
        ap_phi_mux_acc_5_V_1_phi_fu_1342_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_5_V_1_phi_fu_1342_p32 = acc_5_V_027_reg_394;
    end else begin
        ap_phi_mux_acc_5_V_1_phi_fu_1342_p32 = ap_phi_reg_pp0_iter6_acc_5_V_1_reg_1338;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_6_V_026_phi_fu_413_p6 = 16'd65503;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_6_V_026_phi_fu_413_p6 = ap_phi_mux_acc_6_V_1_phi_fu_1288_p32;
        end else begin
            ap_phi_mux_acc_6_V_026_phi_fu_413_p6 = acc_6_V_026_reg_409;
        end
    end else begin
        ap_phi_mux_acc_6_V_026_phi_fu_413_p6 = acc_6_V_026_reg_409;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd6)) begin
        ap_phi_mux_acc_6_V_1_phi_fu_1288_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_6_V_1_phi_fu_1288_p32 = acc_6_V_026_reg_409;
    end else begin
        ap_phi_mux_acc_6_V_1_phi_fu_1288_p32 = ap_phi_reg_pp0_iter6_acc_6_V_1_reg_1284;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_7_V_025_phi_fu_428_p6 = 16'd65395;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_7_V_025_phi_fu_428_p6 = ap_phi_mux_acc_7_V_1_phi_fu_1234_p32;
        end else begin
            ap_phi_mux_acc_7_V_025_phi_fu_428_p6 = acc_7_V_025_reg_424;
        end
    end else begin
        ap_phi_mux_acc_7_V_025_phi_fu_428_p6 = acc_7_V_025_reg_424;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd7)) begin
        ap_phi_mux_acc_7_V_1_phi_fu_1234_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_7_V_1_phi_fu_1234_p32 = acc_7_V_025_reg_424;
    end else begin
        ap_phi_mux_acc_7_V_1_phi_fu_1234_p32 = ap_phi_reg_pp0_iter6_acc_7_V_1_reg_1230;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_8_V_024_phi_fu_443_p6 = 16'd65475;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_8_V_024_phi_fu_443_p6 = ap_phi_mux_acc_8_V_1_phi_fu_1180_p32;
        end else begin
            ap_phi_mux_acc_8_V_024_phi_fu_443_p6 = acc_8_V_024_reg_439;
        end
    end else begin
        ap_phi_mux_acc_8_V_024_phi_fu_443_p6 = acc_8_V_024_reg_439;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd8)) begin
        ap_phi_mux_acc_8_V_1_phi_fu_1180_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_8_V_1_phi_fu_1180_p32 = acc_8_V_024_reg_439;
    end else begin
        ap_phi_mux_acc_8_V_1_phi_fu_1180_p32 = ap_phi_reg_pp0_iter6_acc_8_V_1_reg_1176;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1)) begin
            ap_phi_mux_acc_9_V_023_phi_fu_458_p6 = 16'd37;
        end else if ((icmp_ln135_reg_3193_pp0_iter5_reg == 1'd0)) begin
            ap_phi_mux_acc_9_V_023_phi_fu_458_p6 = ap_phi_mux_acc_9_V_1_phi_fu_1126_p32;
        end else begin
            ap_phi_mux_acc_9_V_023_phi_fu_458_p6 = acc_9_V_023_reg_454;
        end
    end else begin
        ap_phi_mux_acc_9_V_023_phi_fu_458_p6 = acc_9_V_023_reg_454;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd9)) begin
        ap_phi_mux_acc_9_V_1_phi_fu_1126_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_acc_9_V_1_phi_fu_1126_p32 = acc_9_V_023_reg_454;
    end else begin
        ap_phi_mux_acc_9_V_1_phi_fu_1126_p32 = ap_phi_reg_pp0_iter6_acc_9_V_1_reg_1122;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_342)) begin
        if ((icmp_ln135_reg_3193 == 1'd1)) begin
            ap_phi_mux_in_index_0_i66_phi_fu_294_p6 = 32'd0;
        end else if ((icmp_ln135_reg_3193 == 1'd0)) begin
            ap_phi_mux_in_index_0_i66_phi_fu_294_p6 = select_ln154_fu_2998_p3;
        end else begin
            ap_phi_mux_in_index_0_i66_phi_fu_294_p6 = in_index_0_i66_reg_290;
        end
    end else begin
        ap_phi_mux_in_index_0_i66_phi_fu_294_p6 = in_index_0_i66_reg_290;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd0)) begin
        ap_phi_mux_p_0_01_i_phi_fu_2476_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_01_i_phi_fu_2476_p32 = res_0_V_write_assign64_reg_574;
    end else begin
        ap_phi_mux_p_0_01_i_phi_fu_2476_p32 = ap_phi_reg_pp0_iter6_p_0_01_i_reg_2472;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd10)) begin
        ap_phi_mux_p_0_1024_i_phi_fu_1936_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_1024_i_phi_fu_1936_p32 = res_10_V_write_assign44_reg_714;
    end else begin
        ap_phi_mux_p_0_1024_i_phi_fu_1936_p32 = ap_phi_reg_pp0_iter6_p_0_1024_i_reg_1932;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd11)) begin
        ap_phi_mux_p_0_1126_i_phi_fu_1882_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_1126_i_phi_fu_1882_p32 = res_11_V_write_assign42_reg_728;
    end else begin
        ap_phi_mux_p_0_1126_i_phi_fu_1882_p32 = ap_phi_reg_pp0_iter6_p_0_1126_i_reg_1878;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd12)) begin
        ap_phi_mux_p_0_1228_i_phi_fu_1828_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_1228_i_phi_fu_1828_p32 = res_12_V_write_assign40_reg_742;
    end else begin
        ap_phi_mux_p_0_1228_i_phi_fu_1828_p32 = ap_phi_reg_pp0_iter6_p_0_1228_i_reg_1824;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd13)) begin
        ap_phi_mux_p_0_1330_i_phi_fu_1774_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_1330_i_phi_fu_1774_p32 = res_13_V_write_assign38_reg_756;
    end else begin
        ap_phi_mux_p_0_1330_i_phi_fu_1774_p32 = ap_phi_reg_pp0_iter6_p_0_1330_i_reg_1770;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd14)) begin
        ap_phi_mux_p_0_1432_i_phi_fu_1720_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_1432_i_phi_fu_1720_p32 = res_14_V_write_assign36_reg_770;
    end else begin
        ap_phi_mux_p_0_1432_i_phi_fu_1720_p32 = ap_phi_reg_pp0_iter6_p_0_1432_i_reg_1716;
    end
end

always @ (*) begin
    if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14))) begin
        ap_phi_mux_p_0_1534_i_phi_fu_1666_p32 = res_15_V_write_assign34_reg_784;
    end else if ((out_index_reg_3197_pp0_iter5_reg == 4'd15)) begin
        ap_phi_mux_p_0_1534_i_phi_fu_1666_p32 = acc_0_V_reg_3232;
    end else begin
        ap_phi_mux_p_0_1534_i_phi_fu_1666_p32 = ap_phi_reg_pp0_iter6_p_0_1534_i_reg_1662;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd1)) begin
        ap_phi_mux_p_0_16_i_phi_fu_2422_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_16_i_phi_fu_2422_p32 = res_1_V_write_assign62_reg_588;
    end else begin
        ap_phi_mux_p_0_16_i_phi_fu_2422_p32 = ap_phi_reg_pp0_iter6_p_0_16_i_reg_2418;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd2)) begin
        ap_phi_mux_p_0_28_i_phi_fu_2368_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_28_i_phi_fu_2368_p32 = res_2_V_write_assign60_reg_602;
    end else begin
        ap_phi_mux_p_0_28_i_phi_fu_2368_p32 = ap_phi_reg_pp0_iter6_p_0_28_i_reg_2364;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd3)) begin
        ap_phi_mux_p_0_310_i_phi_fu_2314_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_310_i_phi_fu_2314_p32 = res_3_V_write_assign58_reg_616;
    end else begin
        ap_phi_mux_p_0_310_i_phi_fu_2314_p32 = ap_phi_reg_pp0_iter6_p_0_310_i_reg_2310;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd4)) begin
        ap_phi_mux_p_0_412_i_phi_fu_2260_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_412_i_phi_fu_2260_p32 = res_4_V_write_assign56_reg_630;
    end else begin
        ap_phi_mux_p_0_412_i_phi_fu_2260_p32 = ap_phi_reg_pp0_iter6_p_0_412_i_reg_2256;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd5)) begin
        ap_phi_mux_p_0_514_i_phi_fu_2206_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_514_i_phi_fu_2206_p32 = res_5_V_write_assign54_reg_644;
    end else begin
        ap_phi_mux_p_0_514_i_phi_fu_2206_p32 = ap_phi_reg_pp0_iter6_p_0_514_i_reg_2202;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd6)) begin
        ap_phi_mux_p_0_616_i_phi_fu_2152_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_616_i_phi_fu_2152_p32 = res_6_V_write_assign52_reg_658;
    end else begin
        ap_phi_mux_p_0_616_i_phi_fu_2152_p32 = ap_phi_reg_pp0_iter6_p_0_616_i_reg_2148;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd7)) begin
        ap_phi_mux_p_0_718_i_phi_fu_2098_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_718_i_phi_fu_2098_p32 = res_7_V_write_assign50_reg_672;
    end else begin
        ap_phi_mux_p_0_718_i_phi_fu_2098_p32 = ap_phi_reg_pp0_iter6_p_0_718_i_reg_2094;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd8)) begin
        ap_phi_mux_p_0_820_i_phi_fu_2044_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd9) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_820_i_phi_fu_2044_p32 = res_8_V_write_assign48_reg_686;
    end else begin
        ap_phi_mux_p_0_820_i_phi_fu_2044_p32 = ap_phi_reg_pp0_iter6_p_0_820_i_reg_2040;
    end
end

always @ (*) begin
    if ((out_index_reg_3197_pp0_iter5_reg == 4'd9)) begin
        ap_phi_mux_p_0_922_i_phi_fu_1990_p32 = acc_0_V_reg_3232;
    end else if (((out_index_reg_3197_pp0_iter5_reg == 4'd0) | (out_index_reg_3197_pp0_iter5_reg == 4'd1) | (out_index_reg_3197_pp0_iter5_reg == 4'd2) | (out_index_reg_3197_pp0_iter5_reg == 4'd3) | (out_index_reg_3197_pp0_iter5_reg == 4'd4) | (out_index_reg_3197_pp0_iter5_reg == 4'd5) | (out_index_reg_3197_pp0_iter5_reg == 4'd6) | (out_index_reg_3197_pp0_iter5_reg == 4'd7) | (out_index_reg_3197_pp0_iter5_reg == 4'd8) | (out_index_reg_3197_pp0_iter5_reg == 4'd10) | (out_index_reg_3197_pp0_iter5_reg == 4'd11) | (out_index_reg_3197_pp0_iter5_reg == 4'd12) | (out_index_reg_3197_pp0_iter5_reg == 4'd13) | (out_index_reg_3197_pp0_iter5_reg == 4'd14) | (out_index_reg_3197_pp0_iter5_reg == 4'd15))) begin
        ap_phi_mux_p_0_922_i_phi_fu_1990_p32 = res_9_V_write_assign46_reg_700;
    end else begin
        ap_phi_mux_p_0_922_i_phi_fu_1990_p32 = ap_phi_reg_pp0_iter6_p_0_922_i_reg_1986;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_342)) begin
        if ((icmp_ln135_reg_3193 == 1'd1)) begin
            ap_phi_mux_w_index65_phi_fu_309_p6 = 11'd0;
        end else if ((icmp_ln135_reg_3193 == 1'd0)) begin
            ap_phi_mux_w_index65_phi_fu_309_p6 = w_index_reg_3178;
        end else begin
            ap_phi_mux_w_index65_phi_fu_309_p6 = w_index65_reg_305;
        end
    end else begin
        ap_phi_mux_w_index65_phi_fu_309_p6 = w_index65_reg_305;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_fu_2550_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to5 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_0 = ap_phi_mux_p_0_01_i_phi_fu_2476_p32;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_1 = ap_phi_mux_p_0_16_i_phi_fu_2422_p32;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_10 = ap_phi_mux_p_0_1024_i_phi_fu_1936_p32;
    end else begin
        ap_return_10 = ap_return_10_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_11 = ap_phi_mux_p_0_1126_i_phi_fu_1882_p32;
    end else begin
        ap_return_11 = ap_return_11_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_12 = ap_phi_mux_p_0_1228_i_phi_fu_1828_p32;
    end else begin
        ap_return_12 = ap_return_12_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_13 = ap_phi_mux_p_0_1330_i_phi_fu_1774_p32;
    end else begin
        ap_return_13 = ap_return_13_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_14 = ap_phi_mux_p_0_1432_i_phi_fu_1720_p32;
    end else begin
        ap_return_14 = ap_return_14_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_15 = ap_phi_mux_p_0_1534_i_phi_fu_1666_p32;
    end else begin
        ap_return_15 = ap_return_15_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_2 = ap_phi_mux_p_0_28_i_phi_fu_2368_p32;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_3 = ap_phi_mux_p_0_310_i_phi_fu_2314_p32;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_4 = ap_phi_mux_p_0_412_i_phi_fu_2260_p32;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_5 = ap_phi_mux_p_0_514_i_phi_fu_2206_p32;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_6 = ap_phi_mux_p_0_616_i_phi_fu_2152_p32;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_7 = ap_phi_mux_p_0_718_i_phi_fu_2098_p32;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_8 = ap_phi_mux_p_0_820_i_phi_fu_2044_p32;
    end else begin
        ap_return_8 = ap_return_8_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln135_reg_3193_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_return_9 = ap_phi_mux_p_0_922_i_phi_fu_1990_p32;
    end else begin
        ap_return_9 = ap_return_9_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3162_ce = 1'b1;
    end else begin
        grp_fu_3162_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx4_ce0 = 1'b1;
    end else begin
        outidx4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w8_V_ce0 = 1'b1;
    end else begin
        w8_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_3056_p2 = (tmp_s_fu_3019_p18 + trunc_ln4_fu_3010_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_342 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter6_acc_0_V_1_reg_1608 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_10_V_1_reg_1068 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_11_V_1_reg_1014 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_12_V_1_reg_960 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_13_V_1_reg_906 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_14_V_1_reg_852 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_15_V_1_reg_798 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_1_V_1_reg_1554 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_2_V_1_reg_1500 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_3_V_1_reg_1446 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_4_V_1_reg_1392 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_5_V_1_reg_1338 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_6_V_1_reg_1284 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_7_V_1_reg_1230 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_8_V_1_reg_1176 = 'bx;

assign ap_phi_reg_pp0_iter6_acc_9_V_1_reg_1122 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_01_i_reg_2472 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_1024_i_reg_1932 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_1126_i_reg_1878 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_1228_i_reg_1824 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_1330_i_reg_1770 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_1432_i_reg_1716 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_1534_i_reg_1662 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_16_i_reg_2418 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_28_i_reg_2364 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_310_i_reg_2310 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_412_i_reg_2256 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_514_i_reg_2202 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_616_i_reg_2148 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_718_i_reg_2094 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_820_i_reg_2040 = 'bx;

assign ap_phi_reg_pp0_iter6_p_0_922_i_reg_1986 = 'bx;

assign icmp_ln135_fu_2550_p2 = ((ap_phi_mux_w_index65_phi_fu_309_p6 == 11'd1151) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_2544_p2 = (($signed(in_index_fu_2538_p2) > $signed(32'd71)) ? 1'b1 : 1'b0);

assign in_index_fu_2538_p2 = (ap_phi_mux_in_index_0_i66_phi_fu_294_p6 + 32'd1);

assign outidx4_address0 = zext_ln139_fu_2526_p1;

assign select_ln154_fu_2998_p3 = ((icmp_ln154_reg_3188[0:0] === 1'b1) ? 32'd0 : in_index_reg_3183);

assign tmp_fu_2848_p73 = in_index_0_i66_reg_290[6:0];

assign trunc_ln4_fu_3010_p4 = {{r_V_reg_3227[25:10]}};

assign w8_V_address0 = zext_ln139_fu_2526_p1;

assign w_index_fu_2532_p2 = (11'd1 + ap_phi_mux_w_index65_phi_fu_309_p6);

assign zext_ln139_fu_2526_p1 = ap_phi_mux_w_index65_phi_fu_309_p6;

endmodule //dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
