{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627679679170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627679679170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 14:14:38 2021 " "Processing started: Fri Jul 30 14:14:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627679679170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1627679679170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta finalProject -c finalProject " "Command: quartus_sta finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1627679679170 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1627679679273 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 209 " "Ignored 209 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679680055 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1627679680055 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1627679680298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679680331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679680331 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5jq1 " "Entity dcfifo_5jq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1627679681489 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1627679681489 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1627679681671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627679681675 ""}  } { { "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1627679681675 ""}
{ "Info" "ISTA_SDC_FOUND" "fpgaSynthSDC.sdc " "Reading SDC File: 'fpgaSynthSDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1627679681676 ""}
{ "Warning" "WSTA_INCORRECT_NUMBER_OF_DECIMAL_PLACES" "ns 3 " "Maximum precision of decimal places for ns is 3" {  } {  } 0 332134 "Maximum precision of decimal places for %1!s! is %2!d!" 0 0 "Timing Analyzer" 0 -1 1627679681676 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLK1_virt " "Overwriting existing clock: CLK1_virt" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1627679681677 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpgaSynthSDC.sdc 29 clockDivider_2\|ctr\[1\] pin " "Ignored filter at fpgaSynthSDC.sdc(29): clockDivider_2\|ctr\[1\] could not be matched with a pin" {  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1627679681678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock fpgaSynthSDC.sdc 29 Argument -source is an empty collection " "Ignored create_generated_clock at fpgaSynthSDC.sdc(29): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{clockDivider_2\|ctr\[1\]\}\] \\\n                       -name I2S_MCLK \[get_ports \{ARDUINO_IO\[3\]\}\] " "create_generated_clock -source \[get_pins \{clockDivider_2\|ctr\[1\]\}\] \\\n                       -name I2S_MCLK \[get_ports \{ARDUINO_IO\[3\]\}\]" {  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627679681678 ""}  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1627679681678 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1627679681680 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|sdram_pll\|sd1\|pll7\|inclk\[0\]\} -phase -18.00 -duty_cycle 50.00 -name \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\} \{u0\|sdram_pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1627679681680 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679681680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1627679681680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpgaSynthSDC.sdc 79 CLK2_virt clock " "Ignored filter at fpgaSynthSDC.sdc(79): CLK2_virt could not be matched with a clock" {  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1627679681681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpgaSynthSDC.sdc 79 Argument -clock is not an object ID " "Ignored set_input_delay at fpgaSynthSDC.sdc(79): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock CLK2_virt      5.9 \[get_ports ARDUINO_IO\[14\]\] " "set_input_delay -max -clock CLK2_virt      5.9 \[get_ports ARDUINO_IO\[14\]\]" {  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627679681681 ""}  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1627679681681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpgaSynthSDC.sdc 80 Argument -clock is not an object ID " "Ignored set_input_delay at fpgaSynthSDC.sdc(80): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock CLK2_virt      5.9 \[get_ports ARDUINO_IO\[15\]\] " "set_input_delay -max -clock CLK2_virt      5.9 \[get_ports ARDUINO_IO\[15\]\]" {  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627679681681 ""}  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1627679681681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpgaSynthSDC.sdc 101 Argument -clock is not an object ID " "Ignored set_input_delay at fpgaSynthSDC.sdc(101): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock CLK2_virt     3.0 \[get_ports ARDUINO_IO\[14\]\] " "set_input_delay -min -clock CLK2_virt     3.0 \[get_ports ARDUINO_IO\[14\]\]" {  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627679681682 ""}  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1627679681682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay fpgaSynthSDC.sdc 102 Argument -clock is not an object ID " "Ignored set_input_delay at fpgaSynthSDC.sdc(102): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock CLK2_virt     3.0 \[get_ports ARDUINO_IO\[15\]\] " "set_input_delay -min -clock CLK2_virt     3.0 \[get_ports ARDUINO_IO\[15\]\]" {  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1627679681682 ""}  } { { "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynthSDC.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1627679681682 ""}
{ "Info" "ISTA_SDC_FOUND" "finalProject/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'finalProject/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1627679681688 ""}
{ "Info" "ISTA_SDC_FOUND" "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1627679681714 ""}
{ "Info" "ISTA_SDC_FOUND" "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1627679681731 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARDUINO_IO\[5\] " "Node: ARDUINO_IO\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_core:i2s_core_inst\|shiftreg_N:shiftregR\|Data_Out\[31\] ARDUINO_IO\[5\] " "Register i2s_core:i2s_core_inst\|shiftreg_N:shiftregR\|Data_Out\[31\] is being clocked by ARDUINO_IO\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627679681821 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627679681821 "|fpgaSynth|ARDUINO_IO[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARDUINO_IO\[4\] " "Node: ARDUINO_IO\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_core:i2s_core_inst\|shiftDinL\[28\] ARDUINO_IO\[4\] " "Register i2s_core:i2s_core_inst\|shiftDinL\[28\] is being clocked by ARDUINO_IO\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627679681822 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627679681822 "|fpgaSynth|ARDUINO_IO[4]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1627679681844 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1627679681844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682005 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1627679682010 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1627679682074 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1627679682273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.958 " "Worst-case setup slack is 0.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958               0.000 CLK2_50  " "    0.958               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.877               0.000 CLK1_virt  " "    5.877               0.000 CLK1_virt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.183               0.000 CLK1_50  " "    7.183               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.934               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    7.934               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.652               0.000 clk_dram_ext  " "   15.652               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.025               0.000 altera_reserved_tck  " "   45.025               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679682378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.234 " "Worst-case hold slack is 0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 CLK1_50  " "    0.234               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.326               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLK2_50  " "    0.343               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 clk_dram_ext  " "    0.883               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.881               0.000 CLK1_virt  " "    6.881               0.000 CLK1_virt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679682490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.080 " "Worst-case recovery slack is 12.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.080               0.000 CLK1_50  " "   12.080               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.413               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.413               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.766               0.000 altera_reserved_tck  " "   47.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679682513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.280 " "Worst-case removal slack is 1.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.280               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    1.280               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 altera_reserved_tck  " "    1.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.274               0.000 CLK1_50  " "    6.274               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679682537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.472 " "Worst-case minimum pulse width slack is 9.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.472               0.000 CLK2_50  " "    9.472               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.553               0.000 CLK1_50  " "    9.553               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.676               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.676               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.849               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]  " "    9.849               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.790               0.000 clk_dram_ext  " "   15.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.625               0.000 altera_reserved_tck  " "   49.625               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679682548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679682548 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.745 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.745" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.468 ns " "Worst Case Available Settling Time: 33.468 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679682646 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682646 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.958 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.958" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK2_50\}\] " "-to_clock \[get_clocks \{CLK2_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682714 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682714 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682714 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.958  " "Path #1: Setup slack is 0.958 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\] " "To Node      : waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK2_50 " "Launch Clock : CLK2_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK2_50 (INVERTED) " "Latch Clock  : CLK2_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.203      4.203  R        clock network delay " "     4.203      4.203  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.492      0.289     uTco  tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.492      0.289     uTco  tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.922      2.430 RF  CELL  tableROM\|idxROM_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[6\] " "     6.922      2.430 RF  CELL  tableROM\|idxROM_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.861      0.939 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector15~1\|datab " "     7.861      0.939 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector15~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.278      0.417 FR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector15~1\|combout " "     8.278      0.417 FR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector15~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.656      1.378 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~1\|datad " "     9.656      1.378 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.801      0.145 RF  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~1\|combout " "     9.801      0.145 RF  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.081      0.280 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~4\|datab " "    10.081      0.280 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.505      0.424 FF  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~4\|combout " "    10.505      0.424 FF  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.740      0.235 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~5\|datad " "    10.740      0.235 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.901      0.161 FR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~5\|combout " "    10.901      0.161 FR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.593      0.692 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~6\|datad " "    11.593      0.692 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.759      0.166 RR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~6\|combout " "    11.759      0.166 RR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.963      0.204 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~7\|datad " "    11.963      0.204 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.129      0.166 RR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~7\|combout " "    12.129      0.166 RR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.331      0.202 RR    IC  ROMbank\|Mux60~1\|datac " "    12.331      0.202 RR    IC  ROMbank\|Mux60~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.636      0.305 RR  CELL  ROMbank\|Mux60~1\|combout " "    12.636      0.305 RR  CELL  ROMbank\|Mux60~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.636      0.000 RR    IC  ROMbank\|dOutAnti\[1\]\[3\]\|d " "    12.636      0.000 RR    IC  ROMbank\|dOutAnti\[1\]\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.725      0.089 RR  CELL  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\] " "    12.725      0.089 RR  CELL  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.628      3.628  F        clock network delay " "    13.628      3.628  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.690      0.062           clock pessimism removed " "    13.690      0.062           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.670     -0.020           clock uncertainty " "    13.670     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.683      0.013     uTsu  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\] " "    13.683      0.013     uTsu  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.725 " "Data Arrival Time  :    12.725" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.683 " "Data Required Time :    13.683" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.958  " "Slack              :     0.958 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682717 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682717 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.877 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.877" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_virt\}\] " "-to_clock \[get_clocks \{CLK1_virt\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682719 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.877  " "Path #1: Setup slack is 5.877 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe " "From Node    : finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ARDUINO_IO\[15\] " "To Node      : ARDUINO_IO\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_virt " "Latch Clock  : CLK1_virt" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.676      3.676  R        clock network delay " "     3.676      3.676  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.883      0.207     uTco  finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe " "     3.883      0.207     uTco  finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.883      0.000 RR  CELL  u0\|i2c_0\|u_txout\|clk_oe\|q " "     3.883      0.000 RR  CELL  u0\|i2c_0\|u_txout\|clk_oe\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.642      5.759 RR    IC  ARDUINO_IO\[15\]~output\|i " "     9.642      5.759 RR    IC  ARDUINO_IO\[15\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.503      2.861 RF  CELL  ARDUINO_IO\[15\]~output\|o " "    12.503      2.861 RF  CELL  ARDUINO_IO\[15\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.503      0.000 FF  CELL  ARDUINO_IO\[15\] " "    12.503      0.000 FF  CELL  ARDUINO_IO\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R        clock network delay " "    20.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.980     -0.020           clock uncertainty " "    19.980     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.380     -1.600  F  oExt  ARDUINO_IO\[15\] " "    18.380     -1.600  F  oExt  ARDUINO_IO\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.503 " "Data Arrival Time  :    12.503" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.380 " "Data Required Time :    18.380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.877  " "Slack              :     5.877 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682719 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682719 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.183 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.183  " "Path #1: Setup slack is 7.183 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_alu_result\[18\] " "From Node    : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_alu_result\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217 " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.703      3.703  R        clock network delay " "     3.703      3.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.910      0.207     uTco  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_alu_result\[18\] " "     3.910      0.207     uTco  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_alu_result\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.910      0.000 RR  CELL  u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\]\|q " "     3.910      0.000 RR  CELL  u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.017      1.107 RR    IC  u0\|mm_interconnect_0\|router\|Equal54~2\|dataa " "     5.017      1.107 RR    IC  u0\|mm_interconnect_0\|router\|Equal54~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.436      0.419 RF  CELL  u0\|mm_interconnect_0\|router\|Equal54~2\|combout " "     5.436      0.419 RF  CELL  u0\|mm_interconnect_0\|router\|Equal54~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.852      0.416 FF    IC  u0\|mm_interconnect_0\|router\|Equal54~4\|datab " "     5.852      0.416 FF    IC  u0\|mm_interconnect_0\|router\|Equal54~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.206      0.354 FF  CELL  u0\|mm_interconnect_0\|router\|Equal54~4\|combout " "     6.206      0.354 FF  CELL  u0\|mm_interconnect_0\|router\|Equal54~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.259      1.053 FF    IC  u0\|mm_interconnect_0\|router\|Equal42~0\|datab " "     7.259      1.053 FF    IC  u0\|mm_interconnect_0\|router\|Equal42~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.683      0.424 FF  CELL  u0\|mm_interconnect_0\|router\|Equal42~0\|combout " "     7.683      0.424 FF  CELL  u0\|mm_interconnect_0\|router\|Equal42~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.173      0.490 FF    IC  u0\|mm_interconnect_0\|router\|Equal47~0\|datad " "     8.173      0.490 FF    IC  u0\|mm_interconnect_0\|router\|Equal47~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.304      0.131 FF  CELL  u0\|mm_interconnect_0\|router\|Equal47~0\|combout " "     8.304      0.131 FF  CELL  u0\|mm_interconnect_0\|router\|Equal47~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.413      1.109 FF    IC  u0\|mm_interconnect_0\|usb_rst_s1_agent\|m0_write~0\|datab " "     9.413      1.109 FF    IC  u0\|mm_interconnect_0\|usb_rst_s1_agent\|m0_write~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.806      0.393 FF  CELL  u0\|mm_interconnect_0\|usb_rst_s1_agent\|m0_write~0\|combout " "     9.806      0.393 FF  CELL  u0\|mm_interconnect_0\|usb_rst_s1_agent\|m0_write~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.591      0.785 FF    IC  u0\|mm_interconnect_0\|usb_rst_s1_translator\|av_waitrequest_generated~0\|dataa " "    10.591      0.785 FF    IC  u0\|mm_interconnect_0\|usb_rst_s1_translator\|av_waitrequest_generated~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.996      0.405 FF  CELL  u0\|mm_interconnect_0\|usb_rst_s1_translator\|av_waitrequest_generated~0\|combout " "    10.996      0.405 FF  CELL  u0\|mm_interconnect_0\|usb_rst_s1_translator\|av_waitrequest_generated~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.036      1.040 FF    IC  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~7\|datab " "    12.036      1.040 FF    IC  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.432      0.396 FR  CELL  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~7\|combout " "    12.432      0.396 FR  CELL  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.139      0.707 RR    IC  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~12\|datad " "    13.139      0.707 RR    IC  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.305      0.166 RR  CELL  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~12\|combout " "    13.305      0.166 RR  CELL  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.755      1.450 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted~0\|datab " "    14.755      1.450 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.157      0.402 RR  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted~0\|combout " "    15.157      0.402 RR  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.067      0.910 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~0\|datad " "    16.067      0.910 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.212      0.145 RF  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~0\|combout " "    16.212      0.145 RF  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.454      0.242 FF    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~1\|datac " "    16.454      0.242 FF    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.757      0.303 FF  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~1\|combout " "    16.757      0.303 FF  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.757      0.000 FF    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted_NEW_REG2216\|d " "    16.757      0.000 FF    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted_NEW_REG2216\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.851      0.094 FF  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217 " "    16.851      0.094 FF  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.983      3.983  R        clock network delay " "    23.983      3.983  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.041      0.058           clock pessimism removed " "    24.041      0.058           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.021     -0.020           clock uncertainty " "    24.021     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.034      0.013     uTsu  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217 " "    24.034      0.013     uTsu  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.851 " "Data Arrival Time  :    16.851" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.034 " "Data Required Time :    24.034" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.183  " "Slack              :     7.183 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682782 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.934 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.934" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682790 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682790 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.934  " "Path #1: Setup slack is 7.934 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module\|rd_address " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\] " "To Node      : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.052      0.052  R        clock network delay " "     0.052      0.052  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.259      0.207     uTco  finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module\|rd_address " "     0.259      0.207     uTco  finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.259      0.000 FF  CELL  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_address\|q " "     0.259      0.000 FF  CELL  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_address\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.054      1.795 FF    IC  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_data\[37\]~11\|dataa " "     2.054      1.795 FF    IC  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_data\[37\]~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.459      0.405 FF  CELL  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_data\[37\]~11\|combout " "     2.459      0.405 FF  CELL  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_data\[37\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.111      0.652 FF    IC  u0\|sdram\|pending~6\|datab " "     3.111      0.652 FF    IC  u0\|sdram\|pending~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.528      0.417 FR  CELL  u0\|sdram\|pending~6\|combout " "     3.528      0.417 FR  CELL  u0\|sdram\|pending~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.529      1.001 RR    IC  u0\|sdram\|pending~9\|dataa " "     4.529      1.001 RR    IC  u0\|sdram\|pending~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.873      0.344 RR  CELL  u0\|sdram\|pending~9\|combout " "     4.873      0.344 RR  CELL  u0\|sdram\|pending~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.534      0.661 RR    IC  u0\|sdram\|pending~10\|datad " "     5.534      0.661 RR    IC  u0\|sdram\|pending~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.700      0.166 RR  CELL  u0\|sdram\|pending~10\|combout " "     5.700      0.166 RR  CELL  u0\|sdram\|pending~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.518      0.818 RR    IC  u0\|sdram\|f_select\|datad " "     6.518      0.818 RR    IC  u0\|sdram\|f_select\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.684      0.166 RR  CELL  u0\|sdram\|f_select\|combout " "     6.684      0.166 RR  CELL  u0\|sdram\|f_select\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.777      1.093 RR    IC  u0\|sdram\|Selector94~2\|datab " "     7.777      1.093 RR    IC  u0\|sdram\|Selector94~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.226      0.449 RF  CELL  u0\|sdram\|Selector94~2\|combout " "     8.226      0.449 RF  CELL  u0\|sdram\|Selector94~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.812      0.586 FF    IC  u0\|sdram\|Selector94~3\|datac " "     8.812      0.586 FF    IC  u0\|sdram\|Selector94~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.115      0.303 FF  CELL  u0\|sdram\|Selector94~3\|combout " "     9.115      0.303 FF  CELL  u0\|sdram\|Selector94~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.146      2.031 FF    IC  u0\|sdram\|m_addr\[4\]\|d " "    11.146      2.031 FF    IC  u0\|sdram\|m_addr\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.550      0.404 FF  CELL  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\] " "    11.550      0.404 FF  CELL  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.093      0.093  R        clock network delay " "    20.093      0.093  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.073     -0.020           clock uncertainty " "    20.073     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.484     -0.589     uTsu  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\] " "    19.484     -0.589     uTsu  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.550 " "Data Arrival Time  :    11.550" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.484 " "Data Required Time :    19.484" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.934  " "Slack              :     7.934 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682791 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682791 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.652 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.652" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_dram_ext\}\] " "-to_clock \[get_clocks \{clk_dram_ext\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682792 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682792 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.652  " "Path #1: Setup slack is 15.652 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15 " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[15\] " "To Node      : DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_dram_ext " "Latch Clock  : clk_dram_ext" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.134      0.134  R        clock network delay " "     0.134      0.134  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.360      0.226     uTco  finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15 " "     0.360      0.226     uTco  finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.163      0.803 FF  CELL  u0\|sdram\|oe~_Duplicate_15\|q " "     1.163      0.803 FF  CELL  u0\|sdram\|oe~_Duplicate_15\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.163      0.000 FF    IC  DRAM_DQ\[15\]~output\|oe " "     1.163      0.000 FF    IC  DRAM_DQ\[15\]~output\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.286      3.123 FR  CELL  DRAM_DQ\[15\]~output\|o " "     4.286      3.123 FR  CELL  DRAM_DQ\[15\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.286      0.000 RR  CELL  DRAM_DQ\[15\] " "     4.286      0.000 RR  CELL  DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.000     19.000           latch edge time " "    19.000     19.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.648      2.648  R        clock network delay " "    21.648      2.648  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.538     -0.110           clock uncertainty " "    21.538     -0.110           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.938     -1.600  R  oExt  DRAM_DQ\[15\] " "    19.938     -1.600  R  oExt  DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.286 " "Data Arrival Time  :     4.286" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.938 " "Data Required Time :    19.938" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.652  " "Slack              :    15.652 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682793 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682793 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 45.025 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 45.025" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682796 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 45.025  " "Path #1: Setup slack is 45.025 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.142      3.142  R        clock network delay " "     3.142      3.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.349      0.207     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\] " "     3.349      0.207     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.349      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]\|q " "     3.349      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.721      1.372 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac " "     4.721      1.372 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.019      0.298 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     5.019      0.298 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.300      0.281 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|datab " "     5.300      0.281 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.660      0.360 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|combout " "     5.660      0.360 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.065      0.405 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|datac " "     6.065      0.405 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.370      0.305 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|combout " "     6.370      0.305 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.125      0.755 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|dataa " "     7.125      0.755 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.547      0.422 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|combout " "     7.547      0.422 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.917      0.370 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|datad " "     7.917      0.370 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.083      0.166 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|combout " "     8.083      0.166 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.083      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     8.083      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.172      0.089 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     8.172      0.089 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.171      3.171  F        clock network delay " "    53.171      3.171  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.204      0.033           clock pessimism removed " "    53.204      0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.184     -0.020           clock uncertainty " "    53.184     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.197      0.013     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    53.197      0.013     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.172 " "Data Arrival Time  :     8.172" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    53.197 " "Data Required Time :    53.197" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    45.025  " "Slack              :    45.025 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682797 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.234 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.234" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.234  " "Path #1: Hold slack is 0.234 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\] " "From Node    : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.560      3.560  R        clock network delay " "     3.560      3.560  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.767      0.207     uTco  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\] " "     3.767      0.207     uTco  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.767      0.000 RR  CELL  u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\]\|q " "     3.767      0.000 RR  CELL  u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.488      0.721 RR    IC  u0\|nios2_gen2_0\|cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\] " "     4.488      0.721 RR    IC  u0\|nios2_gen2_0\|cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.534      0.046 RR  CELL  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.534      0.046 RR  CELL  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      4.193  R        clock network delay " "     4.193      4.193  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.135     -0.058           clock pessimism removed " "     4.135     -0.058           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.135      0.000           clock uncertainty " "     4.135      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.300      0.165      uTh  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.300      0.165      uTh  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.534 " "Data Arrival Time  :     4.534" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.300 " "Data Required Time :     4.300" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.234  " "Slack              :     0.234 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682861 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.326 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.326" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682869 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.326  " "Path #1: Hold slack is 0.326 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\] " "From Node    : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.053      0.053  R        clock network delay " "     0.053      0.053  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.260      0.207     uTco  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\] " "     0.260      0.207     uTco  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.260      0.000 RR  CELL  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]\|q " "     0.260      0.000 RR  CELL  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.992      0.732 RR    IC  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|portaaddr\[0\] " "     0.992      0.732 RR    IC  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|portaaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.038      0.046 RR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.038      0.046 RR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.547      0.547  R        clock network delay " "     0.547      0.547  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.547      0.000           clock uncertainty " "     0.547      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.712      0.165      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0 " "     0.712      0.165      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.038 " "Data Arrival Time  :     1.038" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.712 " "Data Required Time :     0.712" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.326  " "Slack              :     0.326 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682869 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682869 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682873 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682873 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.340  " "Path #1: Hold slack is 0.340 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      3.026  R        clock network delay " "     3.026      3.026  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.233      0.207     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     3.233      0.207     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.233      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|q " "     3.233      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.233      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~6\|datac " "     3.233      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.544      0.311 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~6\|combout " "     3.544      0.311 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.544      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|d " "     3.544      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.613      0.069 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     3.613      0.069 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.132      3.132  R        clock network delay " "     3.132      3.132  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099     -0.033           clock pessimism removed " "     3.099     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      0.000           clock uncertainty " "     3.099      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.273      0.174      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     3.273      0.174      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.613 " "Data Arrival Time  :     3.613" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.273 " "Data Required Time :     3.273" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.340  " "Slack              :     0.340 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682874 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682874 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK2_50\}\] " "-to_clock \[get_clocks \{CLK2_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682941 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.343  " "Path #1: Hold slack is 0.343 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : clockDivider_AW:clockDivider_2\|ctr\[1\] " "From Node    : clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : clockDivider_AW:clockDivider_2\|ctr\[1\] " "To Node      : clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK2_50 " "Launch Clock : CLK2_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK2_50 " "Latch Clock  : CLK2_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.462      3.462  R        clock network delay " "     3.462      3.462  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.669      0.207     uTco  clockDivider_AW:clockDivider_2\|ctr\[1\] " "     3.669      0.207     uTco  clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.669      0.000 FF  CELL  clockDivider_2\|ctr\[1\]\|q " "     3.669      0.000 FF  CELL  clockDivider_2\|ctr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.669      0.000 FF    IC  clockDivider_2\|Add0~0\|datac " "     3.669      0.000 FF    IC  clockDivider_2\|Add0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.980      0.311 FF  CELL  clockDivider_2\|Add0~0\|combout " "     3.980      0.311 FF  CELL  clockDivider_2\|Add0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.980      0.000 FF    IC  clockDivider_2\|ctr\[1\]\|d " "     3.980      0.000 FF    IC  clockDivider_2\|ctr\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.049      0.069 FF  CELL  clockDivider_AW:clockDivider_2\|ctr\[1\] " "     4.049      0.069 FF  CELL  clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.590      3.590  R        clock network delay " "     3.590      3.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.532     -0.058           clock pessimism removed " "     3.532     -0.058           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.532      0.000           clock uncertainty " "     3.532      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.706      0.174      uTh  clockDivider_AW:clockDivider_2\|ctr\[1\] " "     3.706      0.174      uTh  clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.049 " "Data Arrival Time  :     4.049" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.706 " "Data Required Time :     3.706" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.343  " "Slack              :     0.343 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682942 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682942 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.883 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.883" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_dram_ext\}\] " "-to_clock \[get_clocks \{clk_dram_ext\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682943 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682943 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682943 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.883  " "Path #1: Hold slack is 0.883 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\] " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_ADDR\[5\] " "To Node      : DRAM_ADDR\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_dram_ext " "Latch Clock  : clk_dram_ext" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.085      0.085  R        clock network delay " "    20.085      0.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.324      0.239     uTco  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\] " "    20.324      0.239     uTco  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.853      0.529 FF  CELL  u0\|sdram\|m_addr\[5\]\|q " "    20.853      0.529 FF  CELL  u0\|sdram\|m_addr\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.853      0.000 FF    IC  DRAM_ADDR\[5\]~output\|i " "    20.853      0.000 FF    IC  DRAM_ADDR\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.663      2.810 FF  CELL  DRAM_ADDR\[5\]~output\|o " "    23.663      2.810 FF  CELL  DRAM_ADDR\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.663      0.000 FF  CELL  DRAM_ADDR\[5\] " "    23.663      0.000 FF  CELL  DRAM_ADDR\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.000     19.000           latch edge time " "    19.000     19.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.770      2.770  R        clock network delay " "    21.770      2.770  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.880      0.110           clock uncertainty " "    21.880      0.110           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.780      0.900  F  oExt  DRAM_ADDR\[5\] " "    22.780      0.900  F  oExt  DRAM_ADDR\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.663 " "Data Arrival Time  :    23.663" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.780 " "Data Required Time :    22.780" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.883  " "Slack              :     0.883 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682944 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682944 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 6.881 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 6.881" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_virt\}\] " "-to_clock \[get_clocks \{CLK1_virt\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682945 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 6.881  " "Path #1: Hold slack is 6.881 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out " "From Node    : finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ARDUINO_IO\[7\] " "To Node      : ARDUINO_IO\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_virt " "Latch Clock  : CLK1_virt" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.542      3.542  R        clock network delay " "     3.542      3.542  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      0.207     uTco  finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out " "     3.749      0.207     uTco  finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.749      0.000 FF  CELL  u0\|usb_rst\|data_out\|q " "     3.749      0.000 FF  CELL  u0\|usb_rst\|data_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.305      1.556 FF    IC  ARDUINO_IO\[7\]~output\|i " "     5.305      1.556 FF    IC  ARDUINO_IO\[7\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.801      2.496 FF  CELL  ARDUINO_IO\[7\]~output\|o " "     7.801      2.496 FF  CELL  ARDUINO_IO\[7\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.801      0.000 FF  CELL  ARDUINO_IO\[7\] " "     7.801      0.000 FF  CELL  ARDUINO_IO\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.020      0.020           clock uncertainty " "     0.020      0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.920      0.900  F  oExt  ARDUINO_IO\[7\] " "     0.920      0.900  F  oExt  ARDUINO_IO\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.801 " "Data Arrival Time  :     7.801" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.920 " "Data Required Time :     0.920" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.881  " "Slack              :     6.881 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682945 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682945 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.080 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.080" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682977 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682977 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682977 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.080  " "Path #1: Recovery slack is 12.080 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\] " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.149      4.149  R        clock network delay " "     4.149      4.149  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.438      0.289     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.438      0.289     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.868      2.430 RF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.868      2.430 RF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.854      1.986 FF    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\] " "     8.854      1.986 FF    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.854      0.000 FF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk " "     8.854      0.000 FF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.798      1.944 FF    IC  u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[67\]\|clrn " "    10.798      1.944 FF    IC  u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[67\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.496      0.698 FR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\] " "    11.496      0.698 FR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.525      3.525  R        clock network delay " "    23.525      3.525  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.583      0.058           clock pessimism removed " "    23.583      0.058           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.563     -0.020           clock uncertainty " "    23.563     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.576      0.013     uTsu  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\] " "    23.576      0.013     uTsu  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.496 " "Data Arrival Time  :    11.496" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.576 " "Data Required Time :    23.576" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.080  " "Slack              :    12.080 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682978 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.413 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.413" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682983 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.413  " "Path #1: Recovery slack is 14.413 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_sdram:sdram\|m_data\[15\] " "To Node      : finalProject:u0\|finalProject_sdram:sdram\|m_data\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.066      0.066  R        clock network delay " "     0.066      0.066  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.273      0.207     uTco  finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     0.273      0.207     uTco  finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.273      0.000 FF  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     0.273      0.000 FF  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.224      1.951 FF    IC  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|inclk\[0\] " "     2.224      1.951 FF    IC  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.224      0.000 FF  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|outclk " "     2.224      0.000 FF  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      1.969 FF    IC  u0\|sdram\|m_data\[15\]\|clrn " "     4.193      1.969 FF    IC  u0\|sdram\|m_data\[15\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.118      0.925 FF  CELL  finalProject:u0\|finalProject_sdram:sdram\|m_data\[15\] " "     5.118      0.925 FF  CELL  finalProject:u0\|finalProject_sdram:sdram\|m_data\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.140      0.140  R        clock network delay " "    20.140      0.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.120     -0.020           clock uncertainty " "    20.120     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.531     -0.589     uTsu  finalProject:u0\|finalProject_sdram:sdram\|m_data\[15\] " "    19.531     -0.589     uTsu  finalProject:u0\|finalProject_sdram:sdram\|m_data\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.118 " "Data Arrival Time  :     5.118" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.531 " "Data Required Time :    19.531" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.413  " "Slack              :    14.413 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682983 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682983 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.766 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.766" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.766  " "Path #1: Recovery slack is 47.766 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.132      3.132  R        clock network delay " "     3.132      3.132  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.207     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     3.339      0.207     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     3.339      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.724      1.385 FF    IC  u0\|jtag_uart\|finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     4.724      1.385 FF    IC  u0\|jtag_uart\|finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.422      0.698 FR  CELL  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     5.422      0.698 FR  CELL  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.162      3.162  F        clock network delay " "    53.162      3.162  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.195      0.033           clock pessimism removed " "    53.195      0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.175     -0.020           clock uncertainty " "    53.175     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.188      0.013     uTsu  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    53.188      0.013     uTsu  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.422 " "Data Arrival Time  :     5.422" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    53.188 " "Data Required Time :    53.188" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.766  " "Slack              :    47.766 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.280 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.280" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682990 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.280  " "Path #1: Removal slack is 1.280 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4 " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0 " "To Node      : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.069      0.069  R        clock network delay " "     0.069      0.069  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.276      0.207     uTco  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4 " "     0.276      0.207     uTco  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.276      0.000 FF  CELL  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|dffe4\|q " "     0.276      0.000 FF  CELL  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|dffe4\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.883      0.607 FF    IC  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0 " "     0.883      0.607 FF    IC  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.039      1.156 FR  CELL  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0 " "     2.039      1.156 FR  CELL  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.517      0.517  R        clock network delay " "     0.517      0.517  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.517      0.000           clock uncertainty " "     0.517      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.759      0.242      uTh  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0 " "     0.759      0.242      uTh  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.039 " "Data Arrival Time  :     2.039" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.759 " "Data Required Time :     0.759" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.280  " "Slack              :     1.280 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682990 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682990 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.381 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.381" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.381  " "Path #1: Removal slack is 1.381 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.023      3.023  R        clock network delay " "     3.023      3.023  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.230      0.207     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     3.230      0.207     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.230      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     3.230      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.979      0.749 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     3.979      0.749 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.653      0.674 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     4.653      0.674 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.131      3.131  R        clock network delay " "     3.131      3.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.098     -0.033           clock pessimism removed " "     3.098     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.098      0.000           clock uncertainty " "     3.098      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.272      0.174      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.272      0.174      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.653 " "Data Arrival Time  :     4.653" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.272 " "Data Required Time :     3.272" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.381  " "Slack              :     1.381 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679682993 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679682993 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 6.274 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 6.274" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679683022 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 6.274  " "Path #1: Removal slack is 6.274 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.906      3.906  R        clock network delay " "     3.906      3.906  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.195      0.289     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.195      0.289     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.511      2.316 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.511      2.316 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.412      1.901 RR    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\] " "     8.412      1.901 RR    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.412      0.000 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk " "     8.412      0.000 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.870      1.458 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\|clrn " "     9.870      1.458 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.521      0.651 RF  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted " "    10.521      0.651 RF  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.131      4.131  R        clock network delay " "     4.131      4.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.073     -0.058           clock pessimism removed " "     4.073     -0.058           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.073      0.000           clock uncertainty " "     4.073      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.247      0.174      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted " "     4.247      0.174      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.521 " "Data Arrival Time  :    10.521" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.247 " "Data Required Time :     4.247" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.274  " "Slack              :     6.274 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679683022 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679683022 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627679683026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1627679683095 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1627679692009 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARDUINO_IO\[5\] " "Node: ARDUINO_IO\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_core:i2s_core_inst\|shiftreg_N:shiftregR\|Data_Out\[31\] ARDUINO_IO\[5\] " "Register i2s_core:i2s_core_inst\|shiftreg_N:shiftregR\|Data_Out\[31\] is being clocked by ARDUINO_IO\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627679692712 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627679692712 "|fpgaSynth|ARDUINO_IO[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARDUINO_IO\[4\] " "Node: ARDUINO_IO\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_core:i2s_core_inst\|shiftDinL\[28\] ARDUINO_IO\[4\] " "Register i2s_core:i2s_core_inst\|shiftDinL\[28\] is being clocked by ARDUINO_IO\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627679692712 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627679692712 "|fpgaSynth|ARDUINO_IO[4]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1627679692732 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1627679692732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679692733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.664 " "Worst-case setup slack is 1.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.664               0.000 CLK2_50  " "    1.664               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.854               0.000 CLK1_virt  " "    6.854               0.000 CLK1_virt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.076               0.000 CLK1_50  " "    8.076               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.748               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    8.748               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.759               0.000 clk_dram_ext  " "   15.759               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.384               0.000 altera_reserved_tck  " "   45.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679693018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 CLK1_50  " "    0.233               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.284               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 CLK2_50  " "    0.307               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 clk_dram_ext  " "    0.777               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.152               0.000 CLK1_virt  " "    6.152               0.000 CLK1_virt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679693123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.773 " "Worst-case recovery slack is 12.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.773               0.000 CLK1_50  " "   12.773               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.890               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   14.890               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.937               0.000 altera_reserved_tck  " "   47.937               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679693157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.128 " "Worst-case removal slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    1.128               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.236               0.000 altera_reserved_tck  " "    1.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.692               0.000 CLK1_50  " "    5.692               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679693181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.497 " "Worst-case minimum pulse width slack is 9.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.497               0.000 CLK2_50  " "    9.497               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.578               0.000 CLK1_50  " "    9.578               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.695               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.874               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]  " "    9.874               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.790               0.000 clk_dram_ext  " "   15.790               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.649               0.000 altera_reserved_tck  " "   49.649               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679693194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679693194 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.745 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.745" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.877 ns " "Worst Case Available Settling Time: 33.877 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679693298 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.664 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.664" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK2_50\}\] " "-to_clock \[get_clocks \{CLK2_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.664  " "Path #1: Setup slack is 1.664 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\] " "To Node      : waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK2_50 " "Launch Clock : CLK2_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK2_50 (INVERTED) " "Latch Clock  : CLK2_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.845      3.845  R        clock network delay " "     3.845      3.845  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.108      0.263     uTco  tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.108      0.263     uTco  tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.347      2.239 RF  CELL  tableROM\|idxROM_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[6\] " "     6.347      2.239 RF  CELL  tableROM\|idxROM_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.182      0.835 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector15~1\|datab " "     7.182      0.835 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector15~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.563      0.381 FR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector15~1\|combout " "     7.563      0.381 FR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector15~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.849      1.286 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~1\|datad " "     8.849      1.286 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.983      0.134 RF  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~1\|combout " "     8.983      0.134 RF  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.236      0.253 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~4\|datab " "     9.236      0.253 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.626      0.390 FF  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~4\|combout " "     9.626      0.390 FF  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.840      0.214 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~5\|datad " "     9.840      0.214 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.986      0.146 FR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~5\|combout " "     9.986      0.146 FR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.638      0.652 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~6\|datad " "    10.638      0.652 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.792      0.154 RR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~6\|combout " "    10.792      0.154 RR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.979      0.187 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~7\|datad " "    10.979      0.187 RR    IC  ROMbank\|sawMuxAnti\[1\]\|Selector12~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.133      0.154 RR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~7\|combout " "    11.133      0.154 RR  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector12~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.318      0.185 RR    IC  ROMbank\|Mux60~1\|datac " "    11.318      0.185 RR    IC  ROMbank\|Mux60~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.600      0.282 RR  CELL  ROMbank\|Mux60~1\|combout " "    11.600      0.282 RR  CELL  ROMbank\|Mux60~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.600      0.000 RR    IC  ROMbank\|dOutAnti\[1\]\[3\]\|d " "    11.600      0.000 RR    IC  ROMbank\|dOutAnti\[1\]\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.682      0.082 RR  CELL  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\] " "    11.682      0.082 RR  CELL  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.298      3.298  F        clock network delay " "    13.298      3.298  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.354      0.056           clock pessimism removed " "    13.354      0.056           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.334     -0.020           clock uncertainty " "    13.334     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.346      0.012     uTsu  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\] " "    13.346      0.012     uTsu  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.682 " "Data Arrival Time  :    11.682" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.346 " "Data Required Time :    13.346" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.664  " "Slack              :     1.664 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693363 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.854 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.854" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_virt\}\] " "-to_clock \[get_clocks \{CLK1_virt\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.854  " "Path #1: Setup slack is 6.854 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe " "From Node    : finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ARDUINO_IO\[15\] " "To Node      : ARDUINO_IO\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_virt " "Latch Clock  : CLK1_virt" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.371      3.371  R        clock network delay " "     3.371      3.371  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.562      0.191     uTco  finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe " "     3.562      0.191     uTco  finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.562      0.000 RR  CELL  u0\|i2c_0\|u_txout\|clk_oe\|q " "     3.562      0.000 RR  CELL  u0\|i2c_0\|u_txout\|clk_oe\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.957      5.395 RR    IC  ARDUINO_IO\[15\]~output\|i " "     8.957      5.395 RR    IC  ARDUINO_IO\[15\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.526      2.569 RF  CELL  ARDUINO_IO\[15\]~output\|o " "    11.526      2.569 RF  CELL  ARDUINO_IO\[15\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.526      0.000 FF  CELL  ARDUINO_IO\[15\] " "    11.526      0.000 FF  CELL  ARDUINO_IO\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R        clock network delay " "    20.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.980     -0.020           clock uncertainty " "    19.980     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.380     -1.600  F  oExt  ARDUINO_IO\[15\] " "    18.380     -1.600  F  oExt  ARDUINO_IO\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.526 " "Data Arrival Time  :    11.526" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.380 " "Data Required Time :    18.380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.854  " "Slack              :     6.854 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.076 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693423 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693423 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.076  " "Path #1: Setup slack is 8.076 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_alu_result\[18\] " "From Node    : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_alu_result\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217 " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.392      3.392  R        clock network delay " "     3.392      3.392  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.583      0.191     uTco  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_alu_result\[18\] " "     3.583      0.191     uTco  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|W_alu_result\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.583      0.000 FF  CELL  u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\]\|q " "     3.583      0.000 FF  CELL  u0\|nios2_gen2_0\|cpu\|W_alu_result\[18\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.597      1.014 FF    IC  u0\|mm_interconnect_0\|router\|Equal54~2\|dataa " "     4.597      1.014 FF    IC  u0\|mm_interconnect_0\|router\|Equal54~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.966      0.369 FR  CELL  u0\|mm_interconnect_0\|router\|Equal54~2\|combout " "     4.966      0.369 FR  CELL  u0\|mm_interconnect_0\|router\|Equal54~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.344      0.378 RR    IC  u0\|mm_interconnect_0\|router\|Equal54~4\|datab " "     5.344      0.378 RR    IC  u0\|mm_interconnect_0\|router\|Equal54~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.672      0.328 RR  CELL  u0\|mm_interconnect_0\|router\|Equal54~4\|combout " "     5.672      0.328 RR  CELL  u0\|mm_interconnect_0\|router\|Equal54~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.659      0.987 RR    IC  u0\|mm_interconnect_0\|router\|Equal42~0\|datab " "     6.659      0.987 RR    IC  u0\|mm_interconnect_0\|router\|Equal42~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.033      0.374 RR  CELL  u0\|mm_interconnect_0\|router\|Equal42~0\|combout " "     7.033      0.374 RR  CELL  u0\|mm_interconnect_0\|router\|Equal42~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.474      0.441 RR    IC  u0\|mm_interconnect_0\|router\|Equal47~0\|datad " "     7.474      0.441 RR    IC  u0\|mm_interconnect_0\|router\|Equal47~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.628      0.154 RR  CELL  u0\|mm_interconnect_0\|router\|Equal47~0\|combout " "     7.628      0.154 RR  CELL  u0\|mm_interconnect_0\|router\|Equal47~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.685      1.057 RR    IC  u0\|mm_interconnect_0\|usb_rst_s1_agent\|m0_write~0\|datab " "     8.685      1.057 RR    IC  u0\|mm_interconnect_0\|usb_rst_s1_agent\|m0_write~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.072      0.387 RR  CELL  u0\|mm_interconnect_0\|usb_rst_s1_agent\|m0_write~0\|combout " "     9.072      0.387 RR  CELL  u0\|mm_interconnect_0\|usb_rst_s1_agent\|m0_write~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.812      0.740 RR    IC  u0\|mm_interconnect_0\|usb_rst_s1_translator\|av_waitrequest_generated~0\|dataa " "     9.812      0.740 RR    IC  u0\|mm_interconnect_0\|usb_rst_s1_translator\|av_waitrequest_generated~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.178      0.366 RF  CELL  u0\|mm_interconnect_0\|usb_rst_s1_translator\|av_waitrequest_generated~0\|combout " "    10.178      0.366 RF  CELL  u0\|mm_interconnect_0\|usb_rst_s1_translator\|av_waitrequest_generated~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.108      0.930 FF    IC  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~7\|datab " "    11.108      0.930 FF    IC  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~7\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.469      0.361 FR  CELL  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~7\|combout " "    11.469      0.361 FR  CELL  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.136      0.667 RR    IC  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~12\|datad " "    12.136      0.667 RR    IC  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.290      0.154 RR  CELL  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~12\|combout " "    12.290      0.154 RR  CELL  u0\|mm_interconnect_0\|cmd_demux\|WideOr0~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.661      1.371 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted~0\|datab " "    13.661      1.371 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.035      0.374 RR  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted~0\|combout " "    14.035      0.374 RR  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.907      0.872 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~0\|datad " "    14.907      0.872 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.041      0.134 RF  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~0\|combout " "    15.041      0.134 RF  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.261      0.220 FF    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~1\|datac " "    15.261      0.220 FF    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.537      0.276 FF  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~1\|combout " "    15.537      0.276 FF  CELL  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|av_waitrequest~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.537      0.000 FF    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted_NEW_REG2216\|d " "    15.537      0.000 FF    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|write_accepted_NEW_REG2216\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.620      0.083 FF  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217 " "    15.620      0.083 FF  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.652      3.652  R        clock network delay " "    23.652      3.652  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.704      0.052           clock pessimism removed " "    23.704      0.052           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.684     -0.020           clock uncertainty " "    23.684     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.696      0.012     uTsu  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217 " "    23.696      0.012     uTsu  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|write_accepted_OTERM2217" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.620 " "Data Arrival Time  :    15.620" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.696 " "Data Required Time :    23.696" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.076  " "Slack              :     8.076 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693424 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693424 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.748 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 8.748" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693433 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 8.748  " "Path #1: Setup slack is 8.748 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module\|rd_address " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\] " "To Node      : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.321      0.321  R        clock network delay " "     0.321      0.321  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.512      0.191     uTco  finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module\|rd_address " "     0.512      0.191     uTco  finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module\|rd_address" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.512      0.000 RR  CELL  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_address\|q " "     0.512      0.000 RR  CELL  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_address\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.194      1.682 RR    IC  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_data\[37\]~11\|dataa " "     2.194      1.682 RR    IC  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_data\[37\]~11\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.576      0.382 RR  CELL  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_data\[37\]~11\|combout " "     2.576      0.382 RR  CELL  u0\|sdram\|the_finalProject_sdram_input_efifo_module\|rd_data\[37\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      0.620 RR    IC  u0\|sdram\|pending~6\|datab " "     3.196      0.620 RR    IC  u0\|sdram\|pending~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.570      0.374 RR  CELL  u0\|sdram\|pending~6\|combout " "     3.570      0.374 RR  CELL  u0\|sdram\|pending~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.513      0.943 RR    IC  u0\|sdram\|pending~9\|dataa " "     4.513      0.943 RR    IC  u0\|sdram\|pending~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.832      0.319 RR  CELL  u0\|sdram\|pending~9\|combout " "     4.832      0.319 RR  CELL  u0\|sdram\|pending~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.458      0.626 RR    IC  u0\|sdram\|pending~10\|datad " "     5.458      0.626 RR    IC  u0\|sdram\|pending~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.612      0.154 RR  CELL  u0\|sdram\|pending~10\|combout " "     5.612      0.154 RR  CELL  u0\|sdram\|pending~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.372      0.760 RR    IC  u0\|sdram\|f_select\|datad " "     6.372      0.760 RR    IC  u0\|sdram\|f_select\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.526      0.154 RR  CELL  u0\|sdram\|f_select\|combout " "     6.526      0.154 RR  CELL  u0\|sdram\|f_select\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.563      1.037 RR    IC  u0\|sdram\|Selector94~2\|datab " "     7.563      1.037 RR    IC  u0\|sdram\|Selector94~2\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.907      0.344 RR  CELL  u0\|sdram\|Selector94~2\|combout " "     7.907      0.344 RR  CELL  u0\|sdram\|Selector94~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.477      0.570 RR    IC  u0\|sdram\|Selector94~3\|datac " "     8.477      0.570 RR    IC  u0\|sdram\|Selector94~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.759      0.282 RR  CELL  u0\|sdram\|Selector94~3\|combout " "     8.759      0.282 RR  CELL  u0\|sdram\|Selector94~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.665      1.906 RR    IC  u0\|sdram\|m_addr\[4\]\|d " "    10.665      1.906 RR    IC  u0\|sdram\|m_addr\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.000      0.335 RR  CELL  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\] " "    11.000      0.335 RR  CELL  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.319      0.319  R        clock network delay " "    20.319      0.319  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.299     -0.020           clock uncertainty " "    20.299     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.748     -0.551     uTsu  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\] " "    19.748     -0.551     uTsu  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.000 " "Data Arrival Time  :    11.000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.748 " "Data Required Time :    19.748" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.748  " "Slack              :     8.748 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693433 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693433 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.759 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.759" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_dram_ext\}\] " "-to_clock \[get_clocks \{clk_dram_ext\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693435 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.759  " "Path #1: Setup slack is 15.759 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15 " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[15\] " "To Node      : DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_dram_ext " "Latch Clock  : clk_dram_ext" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.405      0.405  R        clock network delay " "     0.405      0.405  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.613      0.208     uTco  finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15 " "     0.613      0.208     uTco  finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.379      0.766 FF  CELL  u0\|sdram\|oe~_Duplicate_15\|q " "     1.379      0.766 FF  CELL  u0\|sdram\|oe~_Duplicate_15\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.379      0.000 FF    IC  DRAM_DQ\[15\]~output\|oe " "     1.379      0.000 FF    IC  DRAM_DQ\[15\]~output\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.121      2.742 FF  CELL  DRAM_DQ\[15\]~output\|o " "     4.121      2.742 FF  CELL  DRAM_DQ\[15\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.121      0.000 FF  CELL  DRAM_DQ\[15\] " "     4.121      0.000 FF  CELL  DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.000     19.000           latch edge time " "    19.000     19.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.590      2.590  R        clock network delay " "    21.590      2.590  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.480     -0.110           clock uncertainty " "    21.480     -0.110           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.880     -1.600  F  oExt  DRAM_DQ\[15\] " "    19.880     -1.600  F  oExt  DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.121 " "Data Arrival Time  :     4.121" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.880 " "Data Required Time :    19.880" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.759  " "Slack              :    15.759 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693435 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693435 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 45.384 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 45.384" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693439 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 45.384  " "Path #1: Setup slack is 45.384 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.895      2.895  R        clock network delay " "     2.895      2.895  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      0.191     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\] " "     3.086      0.191     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]\|q " "     3.086      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.368      1.282 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac " "     4.368      1.282 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.650      0.282 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     4.650      0.282 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.872      0.222 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|datab " "     4.872      0.222 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.193      0.321 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|combout " "     5.193      0.321 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.579      0.386 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|datac " "     5.579      0.386 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.861      0.282 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|combout " "     5.861      0.282 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.570      0.709 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|dataa " "     6.570      0.709 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.965      0.395 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|combout " "     6.965      0.395 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.318      0.353 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|datad " "     7.318      0.353 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.472      0.154 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|combout " "     7.472      0.154 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.472      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     7.472      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.554      0.082 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     7.554      0.082 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.916      2.916  F        clock network delay " "    52.916      2.916  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.946      0.030           clock pessimism removed " "    52.946      0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.926     -0.020           clock uncertainty " "    52.926     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.938      0.012     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    52.938      0.012     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.554 " "Data Arrival Time  :     7.554" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.938 " "Data Required Time :    52.938" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    45.384  " "Slack              :    45.384 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693439 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693439 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.233 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.233" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693498 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693498 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693498 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.233  " "Path #1: Hold slack is 0.233 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\] " "From Node    : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.264      3.264  R        clock network delay " "     3.264      3.264  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.455      0.191     uTco  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\] " "     3.455      0.191     uTco  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.455      0.000 RR  CELL  u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\]\|q " "     3.455      0.000 RR  CELL  u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.125      0.670 RR    IC  u0\|nios2_gen2_0\|cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\] " "     4.125      0.670 RR    IC  u0\|nios2_gen2_0\|cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.168      0.043 RR  CELL  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.168      0.043 RR  CELL  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.838      3.838  R        clock network delay " "     3.838      3.838  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.786     -0.052           clock pessimism removed " "     3.786     -0.052           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.786      0.000           clock uncertainty " "     3.786      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.935      0.149      uTh  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.935      0.149      uTh  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.168 " "Data Arrival Time  :     4.168" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.935 " "Data Required Time :     3.935" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.233  " "Slack              :     0.233 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693499 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693499 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.284 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.284" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693507 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.284  " "Path #1: Hold slack is 0.284 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\] " "From Node    : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.282      0.282  R        clock network delay " "     0.282      0.282  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.473      0.191     uTco  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\] " "     0.473      0.191     uTco  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.473      0.000 RR  CELL  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]\|q " "     0.473      0.000 RR  CELL  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.160      0.687 RR    IC  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|portaaddr\[0\] " "     1.160      0.687 RR    IC  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|portaaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.043 RR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.203      0.043 RR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.770      0.770  R        clock network delay " "     0.770      0.770  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.770      0.000           clock uncertainty " "     0.770      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.919      0.149      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0 " "     0.919      0.149      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.203 " "Data Arrival Time  :     1.203" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.919 " "Data Required Time :     0.919" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.284  " "Slack              :     0.284 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693507 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.305 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.305" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.305  " "Path #1: Hold slack is 0.305 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.786      2.786  R        clock network delay " "     2.786      2.786  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.977      0.191     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     2.977      0.191     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.977      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|q " "     2.977      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.977      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~6\|datac " "     2.977      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.256      0.279 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~6\|combout " "     3.256      0.279 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.256      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|d " "     3.256      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.062 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     3.318      0.062 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.883      2.883  R        clock network delay " "     2.883      2.883  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.853     -0.030           clock pessimism removed " "     2.853     -0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.853      0.000           clock uncertainty " "     2.853      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.013      0.160      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\] " "     3.013      0.160      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|hub_mode_reg\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.318 " "Data Arrival Time  :     3.318" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.013 " "Data Required Time :     3.013" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.305  " "Slack              :     0.305 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.307 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.307" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK2_50\}\] " "-to_clock \[get_clocks \{CLK2_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693573 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.307  " "Path #1: Hold slack is 0.307 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : clockDivider_AW:clockDivider_2\|ctr\[1\] " "From Node    : clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : clockDivider_AW:clockDivider_2\|ctr\[1\] " "To Node      : clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK2_50 " "Launch Clock : CLK2_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK2_50 " "Latch Clock  : CLK2_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.164      3.164  R        clock network delay " "     3.164      3.164  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.355      0.191     uTco  clockDivider_AW:clockDivider_2\|ctr\[1\] " "     3.355      0.191     uTco  clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.355      0.000 FF  CELL  clockDivider_2\|ctr\[1\]\|q " "     3.355      0.000 FF  CELL  clockDivider_2\|ctr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.355      0.000 FF    IC  clockDivider_2\|Add0~0\|datac " "     3.355      0.000 FF    IC  clockDivider_2\|Add0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.279 FF  CELL  clockDivider_2\|Add0~0\|combout " "     3.634      0.279 FF  CELL  clockDivider_2\|Add0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.000 FF    IC  clockDivider_2\|ctr\[1\]\|d " "     3.634      0.000 FF    IC  clockDivider_2\|ctr\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.696      0.062 FF  CELL  clockDivider_AW:clockDivider_2\|ctr\[1\] " "     3.696      0.062 FF  CELL  clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.281      3.281  R        clock network delay " "     3.281      3.281  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229     -0.052           clock pessimism removed " "     3.229     -0.052           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.000           clock uncertainty " "     3.229      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.389      0.160      uTh  clockDivider_AW:clockDivider_2\|ctr\[1\] " "     3.389      0.160      uTh  clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.696 " "Data Arrival Time  :     3.696" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.389 " "Data Required Time :     3.389" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.307  " "Slack              :     0.307 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693574 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693574 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.777 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.777" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_dram_ext\}\] " "-to_clock \[get_clocks \{clk_dram_ext\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.777  " "Path #1: Hold slack is 0.777 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\] " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_ADDR\[5\] " "To Node      : DRAM_ADDR\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_dram_ext " "Latch Clock  : clk_dram_ext" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.312      0.312  R        clock network delay " "    20.312      0.312  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.530      0.218     uTco  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\] " "    20.530      0.218     uTco  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.043      0.513 FF  CELL  u0\|sdram\|m_addr\[5\]\|q " "    21.043      0.513 FF  CELL  u0\|sdram\|m_addr\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.043      0.000 FF    IC  DRAM_ADDR\[5\]~output\|i " "    21.043      0.000 FF    IC  DRAM_ADDR\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.538      2.495 FF  CELL  DRAM_ADDR\[5\]~output\|o " "    23.538      2.495 FF  CELL  DRAM_ADDR\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.538      0.000 FF  CELL  DRAM_ADDR\[5\] " "    23.538      0.000 FF  CELL  DRAM_ADDR\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.000     19.000           latch edge time " "    19.000     19.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.751      2.751  R        clock network delay " "    21.751      2.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.861      0.110           clock uncertainty " "    21.861      0.110           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.761      0.900  F  oExt  DRAM_ADDR\[5\] " "    22.761      0.900  F  oExt  DRAM_ADDR\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.538 " "Data Arrival Time  :    23.538" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.761 " "Data Required Time :    22.761" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.777  " "Slack              :     0.777 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693575 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 6.152 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 6.152" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_virt\}\] " "-to_clock \[get_clocks \{CLK1_virt\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 6.152  " "Path #1: Hold slack is 6.152 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out " "From Node    : finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ARDUINO_IO\[7\] " "To Node      : ARDUINO_IO\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_virt " "Latch Clock  : CLK1_virt" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.244      3.244  R        clock network delay " "     3.244      3.244  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.435      0.191     uTco  finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out " "     3.435      0.191     uTco  finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.435      0.000 FF  CELL  u0\|usb_rst\|data_out\|q " "     3.435      0.000 FF  CELL  u0\|usb_rst\|data_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.825      1.390 FF    IC  ARDUINO_IO\[7\]~output\|i " "     4.825      1.390 FF    IC  ARDUINO_IO\[7\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.072      2.247 FF  CELL  ARDUINO_IO\[7\]~output\|o " "     7.072      2.247 FF  CELL  ARDUINO_IO\[7\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.072      0.000 FF  CELL  ARDUINO_IO\[7\] " "     7.072      0.000 FF  CELL  ARDUINO_IO\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.020      0.020           clock uncertainty " "     0.020      0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.920      0.900  F  oExt  ARDUINO_IO\[7\] " "     0.920      0.900  F  oExt  ARDUINO_IO\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.072 " "Data Arrival Time  :     7.072" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.920 " "Data Required Time :     0.920" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.152  " "Slack              :     6.152 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693577 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.773 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.773" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693609 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693609 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693609 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.773  " "Path #1: Recovery slack is 12.773 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\] " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.793      3.793  R        clock network delay " "     3.793      3.793  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.056      0.263     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "     4.056      0.263     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.295      2.239 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.295      2.239 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.144      1.849 RR    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\] " "     8.144      1.849 RR    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.144      0.000 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk " "     8.144      0.000 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.884      1.740 RR    IC  u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[67\]\|clrn " "     9.884      1.740 RR    IC  u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[67\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.500      0.616 RF  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\] " "    10.500      0.616 RF  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.229      3.229  R        clock network delay " "    23.229      3.229  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.281      0.052           clock pessimism removed " "    23.281      0.052           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.261     -0.020           clock uncertainty " "    23.261     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.273      0.012     uTsu  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\] " "    23.273      0.012     uTsu  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.500 " "Data Arrival Time  :    10.500" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.273 " "Data Required Time :    23.273" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.773  " "Slack              :    12.773 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693610 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693610 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.890 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.890" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693614 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.890  " "Path #1: Recovery slack is 14.890 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_sdram:sdram\|m_dqm\[1\] " "To Node      : finalProject:u0\|finalProject_sdram:sdram\|m_dqm\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.335      0.335  R        clock network delay " "     0.335      0.335  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.526      0.191     uTco  finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     0.526      0.191     uTco  finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.526      0.000 RR  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     0.526      0.000 RR  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      1.808 RR    IC  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|inclk\[0\] " "     2.334      1.808 RR    IC  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      0.000 RR  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|outclk " "     2.334      0.000 RR  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.087      1.753 RR    IC  u0\|sdram\|m_dqm\[1\]\|clrn " "     4.087      1.753 RR    IC  u0\|sdram\|m_dqm\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.905      0.818 RR  CELL  finalProject:u0\|finalProject_sdram:sdram\|m_dqm\[1\] " "     4.905      0.818 RR  CELL  finalProject:u0\|finalProject_sdram:sdram\|m_dqm\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.366      0.366  R        clock network delay " "    20.366      0.366  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.346     -0.020           clock uncertainty " "    20.346     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.795     -0.551     uTsu  finalProject:u0\|finalProject_sdram:sdram\|m_dqm\[1\] " "    19.795     -0.551     uTsu  finalProject:u0\|finalProject_sdram:sdram\|m_dqm\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.905 " "Data Arrival Time  :     4.905" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.795 " "Data Required Time :    19.795" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.890  " "Slack              :    14.890 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693615 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693615 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.937 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.937" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.937  " "Path #1: Recovery slack is 47.937 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.883      2.883  R        clock network delay " "     2.883      2.883  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.074      0.191     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     3.074      0.191     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.074      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     3.074      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.376      1.302 RR    IC  u0\|jtag_uart\|finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     4.376      1.302 RR    IC  u0\|jtag_uart\|finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.992      0.616 RF  CELL  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.992      0.616 RF  CELL  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.907      2.907  F        clock network delay " "    52.907      2.907  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.937      0.030           clock pessimism removed " "    52.937      0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.917     -0.020           clock uncertainty " "    52.917     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.929      0.012     uTsu  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.929      0.012     uTsu  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.992 " "Data Arrival Time  :     4.992" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.929 " "Data Required Time :    52.929" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.937  " "Slack              :    47.937 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.128 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.128" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693622 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.128  " "Path #1: Removal slack is 1.128 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4 " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0 " "To Node      : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.299      0.299  R        clock network delay " "     0.299      0.299  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.490      0.191     uTco  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4 " "     0.490      0.191     uTco  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.490      0.000 FF  CELL  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|dffe4\|q " "     0.490      0.000 FF  CELL  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|dffe4\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.039      0.549 FF    IC  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0 " "     1.039      0.549 FF    IC  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.088      1.049 FR  CELL  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0 " "     2.088      1.049 FR  CELL  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.743      0.743  R        clock network delay " "     0.743      0.743  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.743      0.000           clock uncertainty " "     0.743      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.960      0.217      uTh  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0 " "     0.960      0.217      uTh  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.088 " "Data Arrival Time  :     2.088" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.960 " "Data Required Time :     0.960" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.128  " "Slack              :     1.128 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693622 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693622 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.236 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.236" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.236  " "Path #1: Removal slack is 1.236 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783      2.783  R        clock network delay " "     2.783      2.783  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      0.191     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     2.974      0.191     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     2.974      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.641      0.667 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     3.641      0.667 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.248      0.607 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     4.248      0.607 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.882      2.882  R        clock network delay " "     2.882      2.882  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.852     -0.030           clock pessimism removed " "     2.852     -0.030           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.852      0.000           clock uncertainty " "     2.852      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.012      0.160      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.012      0.160      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.248 " "Data Arrival Time  :     4.248" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.012 " "Data Required Time :     3.012" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.236  " "Slack              :     1.236 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693624 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693624 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 5.692 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 5.692" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693654 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 5.692  " "Path #1: Removal slack is 5.692 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.571      3.571  R        clock network delay " "     3.571      3.571  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.834      0.263     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.834      0.263     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.966      2.132 RF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     5.966      2.132 RF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.682      1.716 FF    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\] " "     7.682      1.716 FF    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.682      0.000 FF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk " "     7.682      0.000 FF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.981      1.299 FF    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\|clrn " "     8.981      1.299 FF    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.587      0.606 FR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted " "     9.587      0.606 FR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      3.787  R        clock network delay " "     3.787      3.787  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.735     -0.052           clock pessimism removed " "     3.735     -0.052           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.735      0.000           clock uncertainty " "     3.735      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.895      0.160      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted " "     3.895      0.160      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.587 " "Data Arrival Time  :     9.587" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.895 " "Data Required Time :     3.895" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.692  " "Slack              :     5.692 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679693655 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679693655 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627679693658 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARDUINO_IO\[5\] " "Node: ARDUINO_IO\[5\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_core:i2s_core_inst\|shiftreg_N:shiftregR\|Data_Out\[31\] ARDUINO_IO\[5\] " "Register i2s_core:i2s_core_inst\|shiftreg_N:shiftregR\|Data_Out\[31\] is being clocked by ARDUINO_IO\[5\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627679694171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627679694171 "|fpgaSynth|ARDUINO_IO[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ARDUINO_IO\[4\] " "Node: ARDUINO_IO\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register i2s_core:i2s_core_inst\|shiftDinL\[28\] ARDUINO_IO\[4\] " "Register i2s_core:i2s_core_inst\|shiftDinL\[28\] is being clocked by ARDUINO_IO\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627679694171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627679694171 "|fpgaSynth|ARDUINO_IO[4]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1627679694193 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1627679694193 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.302 " "Worst-case setup slack is 6.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.302               0.000 CLK2_50  " "    6.302               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.754               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   11.754               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.279               0.000 CLK1_virt  " "   12.279               0.000 CLK1_virt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.930               0.000 CLK1_50  " "   12.930               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.684               0.000 clk_dram_ext  " "   15.684               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.083               0.000 altera_reserved_tck  " "   48.083               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679694296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.081 " "Worst-case hold slack is 0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 CLK1_50  " "    0.081               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 CLK2_50  " "    0.149               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.155               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 clk_dram_ext  " "    0.442               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.858               0.000 CLK1_virt  " "    2.858               0.000 CLK1_virt " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679694395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.201 " "Worst-case recovery slack is 16.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.201               0.000 CLK1_50  " "   16.201               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.333               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "   17.333               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.210               0.000 altera_reserved_tck  " "   49.210               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679694422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.584 " "Worst-case removal slack is 0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 altera_reserved_tck  " "    0.584               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    0.600               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.947               0.000 CLK1_50  " "    2.947               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679694442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.401 " "Worst-case minimum pulse width slack is 9.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.401               0.000 CLK2_50  " "    9.401               0.000 CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.407               0.000 CLK1_50  " "    9.407               0.000 CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.717               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]  " "    9.717               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.992               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]  " "    9.992               0.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 clk_dram_ext  " "   16.000               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.421               0.000 altera_reserved_tck  " "   49.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627679694453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627679694453 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.745 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.745" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.160 ns " "Worst Case Available Settling Time: 37.160 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1627679694568 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694568 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.302 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.302" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK2_50\}\] " "-to_clock \[get_clocks \{CLK2_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694643 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694643 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.302  " "Path #1: Setup slack is 6.302 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\] " "To Node      : waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK2_50 " "Launch Clock : CLK2_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK2_50 (INVERTED) " "Latch Clock  : CLK2_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.029      2.029  R        clock network delay " "     2.029      2.029  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.126     uTco  tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.155      0.126     uTco  tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.234      1.079 RF  CELL  tableROM\|idxROM_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[7\] " "     3.234      1.079 RF  CELL  tableROM\|idxROM_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.717      0.483 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector15~5\|dataa " "     3.717      0.483 FF    IC  ROMbank\|sawMuxAnti\[1\]\|Selector15~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.871      0.154 FF  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector15~5\|combout " "     3.871      0.154 FF  CELL  ROMbank\|sawMuxAnti\[1\]\|Selector15~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.572      0.701 FF    IC  ROMbank\|sqrMuxAnti\[1\]\|Selector12~3\|datac " "     4.572      0.701 FF    IC  ROMbank\|sqrMuxAnti\[1\]\|Selector12~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.678      0.106 FF  CELL  ROMbank\|sqrMuxAnti\[1\]\|Selector12~3\|combout " "     4.678      0.106 FF  CELL  ROMbank\|sqrMuxAnti\[1\]\|Selector12~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.781      0.103 FF    IC  ROMbank\|sqrMuxAnti\[1\]\|Selector12~4\|datac " "     4.781      0.103 FF    IC  ROMbank\|sqrMuxAnti\[1\]\|Selector12~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.887      0.106 FF  CELL  ROMbank\|sqrMuxAnti\[1\]\|Selector12~4\|combout " "     4.887      0.106 FF  CELL  ROMbank\|sqrMuxAnti\[1\]\|Selector12~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.988      0.101 FF    IC  ROMbank\|sqrMuxAnti\[1\]\|Selector12~5\|datad " "     4.988      0.101 FF    IC  ROMbank\|sqrMuxAnti\[1\]\|Selector12~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.037      0.049 FF  CELL  ROMbank\|sqrMuxAnti\[1\]\|Selector12~5\|combout " "     5.037      0.049 FF  CELL  ROMbank\|sqrMuxAnti\[1\]\|Selector12~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.370      0.333 FF    IC  ROMbank\|sqrMuxAnti\[1\]\|Selector12~6\|datad " "     5.370      0.333 FF    IC  ROMbank\|sqrMuxAnti\[1\]\|Selector12~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.419      0.049 FF  CELL  ROMbank\|sqrMuxAnti\[1\]\|Selector12~6\|combout " "     5.419      0.049 FF  CELL  ROMbank\|sqrMuxAnti\[1\]\|Selector12~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.523      0.104 FF    IC  ROMbank\|sqrMuxAnti\[1\]\|Selector12~7\|datad " "     5.523      0.104 FF    IC  ROMbank\|sqrMuxAnti\[1\]\|Selector12~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.572      0.049 FF  CELL  ROMbank\|sqrMuxAnti\[1\]\|Selector12~7\|combout " "     5.572      0.049 FF  CELL  ROMbank\|sqrMuxAnti\[1\]\|Selector12~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.675      0.103 FF    IC  ROMbank\|Mux60~1\|datad " "     5.675      0.103 FF    IC  ROMbank\|Mux60~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.724      0.049 FF  CELL  ROMbank\|Mux60~1\|combout " "     5.724      0.049 FF  CELL  ROMbank\|Mux60~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.724      0.000 FF    IC  ROMbank\|dOutAnti\[1\]\[3\]\|d " "     5.724      0.000 FF    IC  ROMbank\|dOutAnti\[1\]\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.767      0.043 FF  CELL  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\] " "     5.767      0.043 FF  CELL  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.048      2.048  F        clock network delay " "    12.048      2.048  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.083      0.035           clock pessimism removed " "    12.083      0.035           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.063     -0.020           clock uncertainty " "    12.063     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.069      0.006     uTsu  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\] " "    12.069      0.006     uTsu  waveformROMbank:ROMbank\|dOutAnti\[1\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.767 " "Data Arrival Time  :     5.767" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.069 " "Data Required Time :    12.069" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.302  " "Slack              :     6.302 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694644 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694644 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.754 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.754" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694651 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694651 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694651 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.754  " "Path #1: Setup slack is 11.754 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DRAM_DQ\[7\] " "From Node    : DRAM_DQ\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_sdram:sdram\|za_data\[7\] " "To Node      : finalProject:u0\|finalProject_sdram:sdram\|za_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk_dram_ext " "Launch Clock : clk_dram_ext" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Multicycle - Setup End   : 2 " "Multicycle - Setup End   : 2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.000     19.000           launch edge time " "    19.000     19.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.373      1.373  R        clock network delay " "    20.373      1.373  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.273      5.900  F  iExt  DRAM_DQ\[7\] " "    26.273      5.900  F  iExt  DRAM_DQ\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.273      0.000 FF    IC  DRAM_DQ\[7\]~input\|i " "    26.273      0.000 FF    IC  DRAM_DQ\[7\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.941      0.668 FF  CELL  DRAM_DQ\[7\]~input\|o " "    26.941      0.668 FF  CELL  DRAM_DQ\[7\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.933      0.992 FF    IC  u0\|sdram\|za_data\[7\]\|d " "    27.933      0.992 FF    IC  u0\|sdram\|za_data\[7\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.121      0.188 FF  CELL  finalProject:u0\|finalProject_sdram:sdram\|za_data\[7\] " "    28.121      0.188 FF  CELL  finalProject:u0\|finalProject_sdram:sdram\|za_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.025      0.025  R        clock network delay " "    40.025      0.025  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.915     -0.110           clock uncertainty " "    39.915     -0.110           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.875     -0.040     uTsu  finalProject:u0\|finalProject_sdram:sdram\|za_data\[7\] " "    39.875     -0.040     uTsu  finalProject:u0\|finalProject_sdram:sdram\|za_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.121 " "Data Arrival Time  :    28.121" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.875 " "Data Required Time :    39.875" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.754  " "Slack              :    11.754 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694652 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694652 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.279 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.279" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_virt\}\] " "-to_clock \[get_clocks \{CLK1_virt\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 12.279  " "Path #1: Setup slack is 12.279 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe " "From Node    : finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ARDUINO_IO\[15\] " "To Node      : ARDUINO_IO\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_virt " "Latch Clock  : CLK1_virt" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801      1.801  R        clock network delay " "     1.801      1.801  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.887      0.086     uTco  finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe " "     1.887      0.086     uTco  finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\|clk_oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.887      0.000 FF  CELL  u0\|i2c_0\|u_txout\|clk_oe\|q " "     1.887      0.000 FF  CELL  u0\|i2c_0\|u_txout\|clk_oe\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.729      2.842 FF    IC  ARDUINO_IO\[15\]~output\|i " "     4.729      2.842 FF    IC  ARDUINO_IO\[15\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.101      1.372 FR  CELL  ARDUINO_IO\[15\]~output\|o " "     6.101      1.372 FR  CELL  ARDUINO_IO\[15\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.101      0.000 RR  CELL  ARDUINO_IO\[15\] " "     6.101      0.000 RR  CELL  ARDUINO_IO\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  R        clock network delay " "    20.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.980     -0.020           clock uncertainty " "    19.980     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.380     -1.600  R  oExt  ARDUINO_IO\[15\] " "    18.380     -1.600  R  oExt  ARDUINO_IO\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.101 " "Data Arrival Time  :     6.101" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.380 " "Data Required Time :    18.380" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.279  " "Slack              :    12.279 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.930 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.930" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 12.930  " "Path #1: Setup slack is 12.930 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ARDUINO_IO\[12\] " "From Node    : ARDUINO_IO\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_spi_0:spi_0\|MISO_reg " "To Node      : finalProject:u0\|finalProject_spi_0:spi_0\|MISO_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_virt " "Launch Clock : CLK1_virt" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.900      5.900  F  iExt  ARDUINO_IO\[12\] " "     5.900      5.900  F  iExt  ARDUINO_IO\[12\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.900      0.000 FF    IC  ARDUINO_IO\[12\]~input\|i " "     5.900      0.000 FF    IC  ARDUINO_IO\[12\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.574      0.674 FF  CELL  ARDUINO_IO\[12\]~input\|o " "     6.574      0.674 FF  CELL  ARDUINO_IO\[12\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.638      2.064 FF    IC  u0\|spi_0\|MISO_reg~0\|datab " "     8.638      2.064 FF    IC  u0\|spi_0\|MISO_reg~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.764      0.126 FF  CELL  u0\|spi_0\|MISO_reg~0\|combout " "     8.764      0.126 FF  CELL  u0\|spi_0\|MISO_reg~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.764      0.000 FF    IC  u0\|spi_0\|MISO_reg\|d " "     8.764      0.000 FF    IC  u0\|spi_0\|MISO_reg\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.807      0.043 FF  CELL  finalProject:u0\|finalProject_spi_0:spi_0\|MISO_reg " "     8.807      0.043 FF  CELL  finalProject:u0\|finalProject_spi_0:spi_0\|MISO_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.751      1.751  R        clock network delay " "    21.751      1.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.731     -0.020           clock uncertainty " "    21.731     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.737      0.006     uTsu  finalProject:u0\|finalProject_spi_0:spi_0\|MISO_reg " "    21.737      0.006     uTsu  finalProject:u0\|finalProject_spi_0:spi_0\|MISO_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.807 " "Data Arrival Time  :     8.807" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.737 " "Data Required Time :    21.737" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.930  " "Slack              :    12.930 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694710 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694710 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.684 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.684" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_dram_ext\}\] " "-to_clock \[get_clocks \{clk_dram_ext\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694711 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694711 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694711 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.684  " "Path #1: Setup slack is 15.684 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15 " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_DQ\[15\] " "To Node      : DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_dram_ext " "Latch Clock  : clk_dram_ext" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.099      0.099  R        clock network delay " "     0.099      0.099  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.190      0.091     uTco  finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15 " "     0.190      0.091     uTco  finalProject:u0\|finalProject_sdram:sdram\|oe~_Duplicate_15" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.461      0.271 FF  CELL  u0\|sdram\|oe~_Duplicate_15\|q " "     0.461      0.271 FF  CELL  u0\|sdram\|oe~_Duplicate_15\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.461      0.000 FF    IC  DRAM_DQ\[15\]~output\|oe " "     0.461      0.000 FF    IC  DRAM_DQ\[15\]~output\|oe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.968      2.507 FR  CELL  DRAM_DQ\[15\]~output\|o " "     2.968      2.507 FR  CELL  DRAM_DQ\[15\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.968      0.000 RR  CELL  DRAM_DQ\[15\] " "     2.968      0.000 RR  CELL  DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.000     19.000           latch edge time " "    19.000     19.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.362      1.362  R        clock network delay " "    20.362      1.362  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.252     -0.110           clock uncertainty " "    20.252     -0.110           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.652     -1.600  R  oExt  DRAM_DQ\[15\] " "    18.652     -1.600  R  oExt  DRAM_DQ\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.968 " "Data Arrival Time  :     2.968" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.652 " "Data Required Time :    18.652" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.684  " "Slack              :    15.684 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694712 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694712 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 48.083 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 48.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694715 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 48.083  " "Path #1: Setup slack is 48.083 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.545      1.545  R        clock network delay " "     1.545      1.545  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.631      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\] " "     1.631      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.631      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]\|q " "     1.631      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|design_hash_reg\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.308      0.677 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac " "     2.308      0.677 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.412      0.104 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout " "     2.412      0.104 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.539      0.127 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|datab " "     2.539      0.127 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.680      0.141 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|combout " "     2.680      0.141 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.868      0.188 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|datac " "     2.868      0.188 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.974      0.106 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|combout " "     2.974      0.106 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.344      0.370 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|dataa " "     3.344      0.370 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.498      0.154 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|combout " "     3.498      0.154 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo_mux_out~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.664      0.166 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|datad " "     3.664      0.166 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.713      0.049 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|combout " "     3.713      0.049 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.713      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     3.713      0.000 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.756      0.043 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     3.756      0.043 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.834      1.834  F        clock network delay " "    51.834      1.834  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.853      0.019           clock pessimism removed " "    51.853      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.833     -0.020           clock uncertainty " "    51.833     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.839      0.006     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    51.839      0.006     uTsu  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.756 " "Data Arrival Time  :     3.756" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.839 " "Data Required Time :    51.839" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.083  " "Slack              :    48.083 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694715 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694715 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.081 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.081" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.081  " "Path #1: Hold slack is 0.081 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\] " "From Node    : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.740      1.740  R        clock network delay " "     1.740      1.740  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.826      0.086     uTco  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\] " "     1.826      0.086     uTco  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|R_dst_regnum\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.826      0.000 RR  CELL  u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\]\|q " "     1.826      0.000 RR  CELL  u0\|nios2_gen2_0\|cpu\|R_dst_regnum\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.125      0.299 RR    IC  u0\|nios2_gen2_0\|cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\] " "     2.125      0.299 RR    IC  u0\|nios2_gen2_0\|cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b\|the_altsyncram\|auto_generated\|ram_block1a0\|portaaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.151      0.026 RR  CELL  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.151      0.026 RR  CELL  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.034      2.034  R        clock network delay " "     2.034      2.034  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.001     -0.033           clock pessimism removed " "     2.001     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.001      0.000           clock uncertainty " "     2.001      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.070      0.069      uTh  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.070      0.069      uTh  finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.151 " "Data Arrival Time  :     2.151" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.070 " "Data Required Time :     2.070" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.081  " "Slack              :     0.081 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694782 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.147" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694786 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694786 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694786 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.147  " "Path #1: Hold slack is 0.147 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.477      1.477  R        clock network delay " "     1.477      1.477  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " "     1.563      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\|q " "     1.563      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]~6\|datac " "     1.563      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      0.140 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]~6\|combout " "     1.703      0.140 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.703      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\|d " "     1.703      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      0.029 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " "     1.732      0.029 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.533      1.533  R        clock network delay " "     1.533      1.533  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514     -0.019           clock pessimism removed " "     1.514     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.514      0.000           clock uncertainty " "     1.514      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.585      0.071      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " "     1.585      0.071      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.732 " "Data Arrival Time  :     1.732" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.585 " "Data Required Time :     1.585" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.147  " "Slack              :     0.147 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694787 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694787 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.149 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.149" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK2_50\}\] " "-to_clock \[get_clocks \{CLK2_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.149  " "Path #1: Hold slack is 0.149 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : clockDivider_AW:clockDivider_2\|ctr\[1\] " "From Node    : clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : clockDivider_AW:clockDivider_2\|ctr\[1\] " "To Node      : clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK2_50 " "Launch Clock : CLK2_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK2_50 " "Latch Clock  : CLK2_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.695      1.695  R        clock network delay " "     1.695      1.695  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.781      0.086     uTco  clockDivider_AW:clockDivider_2\|ctr\[1\] " "     1.781      0.086     uTco  clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.781      0.000 RR  CELL  clockDivider_2\|ctr\[1\]\|q " "     1.781      0.000 RR  CELL  clockDivider_2\|ctr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.781      0.000 RR    IC  clockDivider_2\|Add0~0\|datac " "     1.781      0.000 RR    IC  clockDivider_2\|Add0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.921      0.140 RR  CELL  clockDivider_2\|Add0~0\|combout " "     1.921      0.140 RR  CELL  clockDivider_2\|Add0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.921      0.000 RR    IC  clockDivider_2\|ctr\[1\]\|d " "     1.921      0.000 RR    IC  clockDivider_2\|ctr\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.950      0.029 RR  CELL  clockDivider_AW:clockDivider_2\|ctr\[1\] " "     1.950      0.029 RR  CELL  clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.763      1.763  R        clock network delay " "     1.763      1.763  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.730     -0.033           clock pessimism removed " "     1.730     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.730      0.000           clock uncertainty " "     1.730      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801      0.071      uTh  clockDivider_AW:clockDivider_2\|ctr\[1\] " "     1.801      0.071      uTh  clockDivider_AW:clockDivider_2\|ctr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.950 " "Data Arrival Time  :     1.950" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.801 " "Data Required Time :     1.801" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.149  " "Slack              :     0.149 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694846 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694846 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.155 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.155" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694855 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.155  " "Path #1: Hold slack is 0.155 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\] " "From Node    : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0 " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.101      0.101  R        clock network delay " "     0.101      0.101  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.187      0.086     uTco  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\] " "     0.187      0.086     uTco  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.187      0.000 RR  CELL  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]\|q " "     0.187      0.000 RR  CELL  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|wr_ptr\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.499      0.312 RR    IC  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|portaaddr\[0\] " "     0.499      0.312 RR    IC  u0\|mm_interconnect_0\|sdram_s1_agent_rdata_fifo\|mem_rtl_0\|auto_generated\|ram_block1a0\|portaaddr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.525      0.026 RR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0 " "     0.525      0.026 RR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.301      0.301  R        clock network delay " "     0.301      0.301  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.301      0.000           clock uncertainty " "     0.301      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.370      0.069      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0 " "     0.370      0.069      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\|altsyncram_a4g1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.525 " "Data Arrival Time  :     0.525" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.370 " "Data Required Time :     0.370" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.155  " "Slack              :     0.155 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694855 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694855 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.442 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.442" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk_dram_ext\}\] " "-to_clock \[get_clocks \{clk_dram_ext\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.442  " "Path #1: Hold slack is 0.442 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\] " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DRAM_ADDR\[5\] " "To Node      : DRAM_ADDR\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk_dram_ext " "Latch Clock  : clk_dram_ext" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.076      0.076  R        clock network delay " "    20.076      0.076  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.172      0.096     uTco  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\] " "    20.172      0.096     uTco  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.323      0.151 FF  CELL  u0\|sdram\|m_addr\[5\]\|q " "    20.323      0.151 FF  CELL  u0\|sdram\|m_addr\[5\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.323      0.000 FF    IC  DRAM_ADDR\[5\]~output\|i " "    20.323      0.000 FF    IC  DRAM_ADDR\[5\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.825      1.502 FF  CELL  DRAM_ADDR\[5\]~output\|o " "    21.825      1.502 FF  CELL  DRAM_ADDR\[5\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.825      0.000 FF  CELL  DRAM_ADDR\[5\] " "    21.825      0.000 FF  CELL  DRAM_ADDR\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.000     19.000           latch edge time " "    19.000     19.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.373      1.373  R        clock network delay " "    20.373      1.373  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.483      0.110           clock uncertainty " "    20.483      0.110           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.383      0.900  F  oExt  DRAM_ADDR\[5\] " "    21.383      0.900  F  oExt  DRAM_ADDR\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.825 " "Data Arrival Time  :    21.825" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.383 " "Data Required Time :    21.383" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.442  " "Slack              :     0.442 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.858 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.858" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_virt\}\] " "-to_clock \[get_clocks \{CLK1_virt\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694858 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.858  " "Path #1: Hold slack is 2.858 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out " "From Node    : finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ARDUINO_IO\[7\] " "To Node      : ARDUINO_IO\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_virt " "Latch Clock  : CLK1_virt" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.723      1.723  R        clock network delay " "     1.723      1.723  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.809      0.086     uTco  finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out " "     1.809      0.086     uTco  finalProject:u0\|finalProject_usb_rst:usb_rst\|data_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.809      0.000 RR  CELL  u0\|usb_rst\|data_out\|q " "     1.809      0.000 RR  CELL  u0\|usb_rst\|data_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.460      0.651 RR    IC  ARDUINO_IO\[7\]~output\|i " "     2.460      0.651 RR    IC  ARDUINO_IO\[7\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.778      1.318 RR  CELL  ARDUINO_IO\[7\]~output\|o " "     3.778      1.318 RR  CELL  ARDUINO_IO\[7\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.778      0.000 RR  CELL  ARDUINO_IO\[7\] " "     3.778      0.000 RR  CELL  ARDUINO_IO\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.020      0.020           clock uncertainty " "     0.020      0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.920      0.900  R  oExt  ARDUINO_IO\[7\] " "     0.920      0.900  R  oExt  ARDUINO_IO\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.778 " "Data Arrival Time  :     3.778" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.920 " "Data Required Time :     0.920" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.858  " "Slack              :     2.858 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694858 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694858 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.201 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.201" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694886 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.201  " "Path #1: Recovery slack is 16.201 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\] " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.995      1.995  R        clock network delay " "     1.995      1.995  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.121      0.126     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.121      0.126     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.200      1.079 RF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     3.200      1.079 RF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.177      0.977 FF    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\] " "     4.177      0.977 FF    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.177      0.000 FF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk " "     4.177      0.000 FF  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.213      1.036 FF    IC  u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[67\]\|clrn " "     5.213      1.036 FF    IC  u0\|mm_interconnect_0\|crosser_001\|clock_xer\|in_data_buffer\[67\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.535      0.322 FR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\] " "     5.535      0.322 FR  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.717      1.717  R        clock network delay " "    21.717      1.717  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.750      0.033           clock pessimism removed " "    21.750      0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.730     -0.020           clock uncertainty " "    21.730     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.736      0.006     uTsu  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\] " "    21.736      0.006     uTsu  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser_001\|altera_avalon_st_clock_crosser:clock_xer\|in_data_buffer\[67\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.535 " "Data Arrival Time  :     5.535" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.736 " "Data Required Time :    21.736" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.201  " "Slack              :    16.201 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694886 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694886 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.333 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.333" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694890 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.333  " "Path #1: Recovery slack is 17.333 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[3\] " "To Node      : finalProject:u0\|finalProject_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.094      0.094  R        clock network delay " "     0.094      0.094  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.180      0.086     uTco  finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     0.180      0.086     uTco  finalProject:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.180      0.000 FF  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     0.180      0.000 FF  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.132      0.952 FF    IC  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|inclk\[0\] " "     1.132      0.952 FF    IC  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.132      0.000 FF  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|outclk " "     1.132      0.000 FF  CELL  u0\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.197      1.065 FF    IC  u0\|sdram\|m_addr\[3\]\|clrn " "     2.197      1.065 FF    IC  u0\|sdram\|m_addr\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.578      0.381 FF  CELL  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[3\] " "     2.578      0.381 FF  CELL  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.131      0.131  R        clock network delay " "    20.131      0.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.111     -0.020           clock uncertainty " "    20.111     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.911     -0.200     uTsu  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[3\] " "    19.911     -0.200     uTsu  finalProject:u0\|finalProject_sdram:sdram\|m_addr\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.578 " "Data Arrival Time  :     2.578" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.911 " "Data Required Time :    19.911" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.333  " "Slack              :    17.333 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694890 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694890 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.210 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.210" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694892 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694892 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694892 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.210  " "Path #1: Recovery slack is 49.210 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.535      1.535  R        clock network delay " "     1.535      1.535  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.621      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.621      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.621      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.621      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.298      0.677 FF    IC  u0\|jtag_uart\|finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     2.298      0.677 FF    IC  u0\|jtag_uart\|finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      0.322 FR  CELL  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.620      0.322 FR  CELL  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.825      1.825  F        clock network delay " "    51.825      1.825  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.844      0.019           clock pessimism removed " "    51.844      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.824     -0.020           clock uncertainty " "    51.824     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.830      0.006     uTsu  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.830      0.006     uTsu  finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.620 " "Data Arrival Time  :     2.620" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.830 " "Data Required Time :    51.830" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.210  " "Slack              :    49.210 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694893 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694893 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.584 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.584" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694895 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.584  " "Path #1: Removal slack is 0.584 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.477      1.477  R        clock network delay " "     1.477      1.477  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     1.563      0.086     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.563      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     1.563      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.291 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     1.854      0.291 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.170      0.316 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.170      0.316 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.534      1.534  R        clock network delay " "     1.534      1.534  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515     -0.019           clock pessimism removed " "     1.515     -0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515      0.000           clock uncertainty " "     1.515      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.586      0.071      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.586      0.071      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.170 " "Data Arrival Time  :     2.170" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.586 " "Data Required Time :     1.586" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.584  " "Slack              :     0.584 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694895 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694895 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.600 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.600" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " "-to_clock \[get_clocks \{u0\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694901 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694901 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694901 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.600  " "Path #1: Removal slack is 0.600 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4 " "From Node    : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0 " "To Node      : finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Launch Clock : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "Latch Clock  : u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.117      0.117  R        clock network delay " "     0.117      0.117  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.203      0.086     uTco  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4 " "     0.203      0.086     uTco  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|dffe4" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.203      0.000 RR  CELL  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|dffe4\|q " "     0.203      0.000 RR  CELL  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|dffe4\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.471      0.268 RR    IC  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0 " "     0.471      0.268 RR    IC  u0\|sdram\|rd_valid_rtl_0\|auto_generated\|altsyncram2\|ram_block5a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.993      0.522 RF  CELL  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0 " "     0.993      0.522 RF  CELL  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.288      0.288  R        clock network delay " "     0.288      0.288  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.288      0.000           clock uncertainty " "     0.288      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.393      0.105      uTh  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0 " "     0.393      0.105      uTh  finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\|shift_taps_ftl:auto_generated\|altsyncram_69a1:altsyncram2\|ram_block5a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.993 " "Data Arrival Time  :     0.993" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.393 " "Data Required Time :     0.393" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.600  " "Slack              :     0.600 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694902 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694902 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.947 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.947" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLK1_50\}\] " "-to_clock \[get_clocks \{CLK1_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694928 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694928 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694928 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.947  " "Path #1: Removal slack is 2.947 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "From Node    : finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted " "To Node      : finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK1_50 " "Launch Clock : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK1_50 " "Latch Clock  : CLK1_50" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.886      1.886  R        clock network delay " "     1.886      1.886  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.012      0.126     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.012      0.126     uTco  finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\|altsyncram_iiv:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.044      1.032 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     3.044      1.032 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.881      0.837 RR    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\] " "     3.881      0.837 RR    IC  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.881      0.000 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk " "     3.881      0.000 RR  CELL  u0\|rst_controller\|WideOr0_rtl_0\|auto_generated\|ram_block1a0~clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.671      0.790 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\|clrn " "     4.671      0.790 RR    IC  u0\|mm_interconnect_0\|nios2_gen2_0_data_master_translator\|read_accepted\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.973      0.302 RF  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted " "     4.973      0.302 RF  CELL  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.988      1.988  R        clock network delay " "     1.988      1.988  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955     -0.033           clock pessimism removed " "     1.955     -0.033           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.955      0.000           clock uncertainty " "     1.955      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.026      0.071      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted " "     2.026      0.071      uTh  finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\|read_accepted" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.973 " "Data Arrival Time  :     4.973" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.026 " "Data Required Time :     2.026" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.947  " "Slack              :     2.947 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1627679694929 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627679694929 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627679696045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627679696047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 227 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5037 " "Peak virtual memory: 5037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627679696293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 14:14:56 2021 " "Processing ended: Fri Jul 30 14:14:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627679696293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627679696293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627679696293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1627679696293 ""}
