# compile vhdl design source files
vhdl xpm  "D:/Xilinx/Vivado/2016.1/data/ip/xpm/xpm_VCOMP.vhd"
vhdl fifo_generator_v13_1_0  "../../../ImageProcessing.ip_user_files/ipstatic/fifo_generator_v13_1_0/hdl/fifo_generator_v13_1_rfs.vhd"

# Do not sort compile order
nosort
