Require Import Bool.
Require Import List.
Require Import Program.

From sflib Require Import sflib.
From Paco Require Import paco.

From PromisingLib Require Import Axioms.
From PromisingLib Require Import Basic.
From PromisingLib Require Import Loc.
From PromisingLib Require Import DataStructure.
From PromisingLib Require Import DenseOrder.
From PromisingLib Require Import Language.
From PromisingLib Require Import Event.

Require Import Time.
Require Import View.
Require Import BoolMap.
Require Import Promises.
Require Import Cell.
Require Import Memory.
Require Import Global.
Require Import TView.
Require Import Local.
Require Import Thread.
Require Import Configuration.

Require Import ITreeLang.
Require Import ITreeLib.

Require Import SimLocal.
Require Import SimMemory.
Require Import SimGlobal.
Require Import SimThread.

Set Universe Polymorphism.
Set Implicit Arguments.


Definition SIM_VAL R_src R_tgt := forall (r_src:R_src) (r_tgt:R_tgt), Prop.


Variant sim_terminal R_src R_tgt
           (sim_ret:SIM_VAL R_src R_tgt)
           (st_src: itree MemE.t R_src) (st_tgt: itree MemE.t R_tgt): Prop :=
| sim_terminal_intro
    r0 r1
    (SIMRET: sim_ret r0 r1)
    (SRC: st_src = Ret r0)
    (TGT: st_tgt = Ret r1)
.

Definition _sim_itree
           (sim_thread:SIM_THREAD)
           R_src R_tgt
           (sim_ret:SIM_VAL R_src R_tgt)
           (itr_src: itree MemE.t R_src) (itr_tgt: itree MemE.t R_tgt): Prop :=
  forall lc_src lc_tgt gl0_src gl0_tgt
    (LOCAL: sim_local lc_src lc_tgt),
    sim_thread
      (lang R_src) (lang R_tgt)
      (sim_terminal sim_ret)
      itr_src lc_src gl0_src
      itr_tgt lc_tgt gl0_tgt.

Definition _sim_ktree
           (sim_thread:SIM_THREAD)
           R_src0 R_tgt0 R_src1 R_tgt1
           (sim_ret0:SIM_VAL R_src0 R_tgt0)
           (ktr_src: R_src0 -> itree MemE.t R_src1)
           (ktr_tgt: R_tgt0 -> itree MemE.t R_tgt1)
           (sim_ret1:SIM_VAL R_src1 R_tgt1): Prop :=
  forall r_src r_tgt
         (RET: sim_ret0 r_src r_tgt),
    _sim_itree sim_thread sim_ret1 (ktr_src r_src) (ktr_tgt r_tgt).

Lemma _sim_itree_mon
      s1 s2 (S: s1 <9= s2):
  @_sim_itree s1 <5= @_sim_itree s2.
Proof.
  ii. apply S. apply PR; auto.
Qed.

Lemma _sim_ktree_mon
      s1 s2 (S: s1 <9= s2):
  @_sim_ktree s1 <8= @_sim_ktree s2.
Proof.
  ii. apply S. apply PR; auto.
Qed.

Lemma lang_step_bind R0 R1
      (itr0 itr1: itree MemE.t R0) (k: R0 -> itree MemE.t R1) e
      (STEP: ILang.step e itr0 itr1):
  ILang.step e
             (itr0 >>= k)
             (itr1 >>= k).
Proof.
  dependent destruction STEP; subst; ired; try econs; eauto.
  rewrite bind_spin. econs; eauto.
Qed.

Lemma step_bind R0 R1
      (itr0 itr1: itree MemE.t R0) (k: R0 -> itree MemE.t R1)
      e
      lc1 gl1
      lc2 gl2
      (STEP: Thread.step
               e
               (Thread.mk (lang R0) itr0 lc1 gl1)
               (Thread.mk (lang R0) itr1 lc2 gl2)):
  Thread.step
    e
    (Thread.mk (lang R1) (itr0 >>= k) lc1 gl1)
    (Thread.mk (lang R1) (itr1 >>= k) lc2 gl2).
Proof.
  inv STEP.
  { econs 1. inv LOCAL; econs; eauto. }
  inv LOCAL; ss.
  - econs; [|econs 1]; s; eauto. apply lang_step_bind. auto.
  - econs; [|econs 2]; s; eauto. apply lang_step_bind. auto.
  - econs; [|econs 3]; s; eauto. apply lang_step_bind. auto.
  - econs; [|econs 4]; s; eauto. apply lang_step_bind. auto.
  - econs; [|econs 5]; s; eauto. apply lang_step_bind. auto.
  - econs; [|econs 6]; s; eauto. apply lang_step_bind. auto.
  - econs; [|econs 7]; s; eauto. apply lang_step_bind. auto.
  - econs; [|econs 8]; s; eauto. apply lang_step_bind. auto.
  - econs; [|econs 9]; s; eauto. apply lang_step_bind. auto.
  - econs; [|econs 10]; s; eauto. apply lang_step_bind. auto.
Qed.

Lemma opt_step_bind R0 R1
      (itr0 itr1: itree MemE.t R0) (k: R0 -> itree MemE.t R1)
      e
      lc1 gl1
      lc2 gl2
      (STEP: Thread.opt_step e
                             (Thread.mk (lang R0) itr0 lc1 gl1)
                             (Thread.mk (lang R0) itr1 lc2 gl2)):
  Thread.opt_step e
                  (Thread.mk (lang R1) (itr0 >>= k) lc1 gl1)
                  (Thread.mk (lang R1) (itr1 >>= k) lc2 gl2).
Proof.
  inv STEP.
  - econs 1.
  - econs 2. apply step_bind. eauto.
Qed.

Lemma thread_step_deseq
      R0 R1 ktr (itr1: itree MemE.t R0) (itr2: itree MemE.t R1)
      e
      lc1 gl1
      lc2 gl2
      (STEP: Thread.step e
                         (Thread.mk (lang _) (itr1 >>= ktr) lc1 gl1)
                         (Thread.mk (lang _) itr2 lc2 gl2)):
  (exists r,
      itr1 = Ret r /\
      Thread.step e
                  (Thread.mk (lang _) (ktr r) lc1 gl1)
                  (Thread.mk (lang _) (itr2) lc2 gl2)) \/
  (exists itr2',
      itr2 = itr2' >>= ktr /\
      Thread.step e
                  (Thread.mk (lang _) itr1 lc1 gl1)
                  (Thread.mk (lang _) itr2' lc2 gl2)) \/
  (itr1 = Vis MemE.abort (Empty_set_rect _) /\
   e = ThreadEvent.failure)
.
Proof.
  inv STEP.
  - inv LOCAL.
    + right. left. esplits; eauto.
    + right. left. esplits; eauto.
    + right. left. esplits; eauto.
  - apply lang_step_deseq in STATE. des; clarify.
    { left. esplits; eauto. }
    { right. left. esplits; eauto. }
    { destruct e; ss; auto. }
Qed.

Lemma sim_rtc
      A B
      (sim:A -> B -> Prop)
      (rA:A -> A -> Prop)
      (rB:B -> B -> Prop)
      (SIM:
         forall a1 a2 b1 (RA: rA a1 a2) (SIM1: sim a1 b1),
         exists b2, rB b1 b2 /\ sim a2 b2)
      a1 a2 b1
      (RA: rtc rA a1 a2) (SIM1: sim a1 b1):
  exists b2, rtc rB b1 b2 /\ sim a2 b2.
Proof.
  revert b1 SIM1. induction RA; i.
  - esplits; eauto.
  - exploit SIM; eauto. i. des.
    exploit IHRA; eauto. i. des.
    esplits; [|eauto].
    econs; eauto.
Qed.

Variant sim_bind R0 R1 (k: R0 -> itree MemE.t R1):
  forall (lhs: Thread.t (lang R0)) (rhs:Thread.t (lang R1)), Prop :=
| sim_bind_intro
    itr lc gl:
    sim_bind k
             (Thread.mk (lang R0) itr lc gl)
             (Thread.mk (lang R1) (itr >>= k) lc gl)
.

Lemma rtc_step_bind R0 R1
      (itr0 itr1: itree MemE.t R0) (k: R0 -> itree MemE.t R1)
      lc1 gl1
      lc2 gl2
      (STEP: rtc (@Thread.tau_step (lang R0))
                 (Thread.mk (lang R0) itr0 lc1 gl1)
                 (Thread.mk (lang R0) itr1 lc2 gl2)):
  rtc (@Thread.tau_step (lang R1))
      (Thread.mk (lang R1) (itr0 >>= k) lc1 gl1)
      (Thread.mk (lang R1) (itr1 >>= k) lc2 gl2).
Proof.
  exploit (sim_rtc (sim_bind k)); eauto.
  - i. inv SIM1. destruct a2. destruct local. inv RA.
    generalize (step_bind k TSTEP). i.
    esplits; [|econs; eauto].
    eapply tau_intro; eauto.
  - econs; ss.
  - i. des. inv x1. auto.
Qed.


Global Hint Resolve cpn9_wcompat: paco.

Variant ctx (sim_thread:SIM_THREAD): SIM_THREAD :=
| ctx_ret
    R_src R_tgt
    (sim_ret:SIM_VAL R_src R_tgt)
    gl0_src
    gl0_tgt
    lc_src lc_tgt (r_src: R_src) (r_tgt: R_tgt)
    (RET: sim_ret r_src r_tgt)
    (LOCAL: sim_local lc_src lc_tgt):
    @ctx sim_thread
         (lang R_src) (lang R_tgt)
         (sim_terminal sim_ret)
         (Ret r_src) lc_src gl0_src
         (Ret r_tgt) lc_tgt gl0_tgt
| ctx_bind
    R_src0 R_tgt0 R_src1 R_tgt1
    (sim_ret1:SIM_VAL R_src0 R_tgt0) (sim_ret2:SIM_VAL R_src1 R_tgt1)
    itr0 k0 lc_src gl0_src
    itr1 k1 lc_tgt gl0_tgt
    (SIM1: sim_thread (lang R_src0) (lang R_tgt0) (sim_terminal sim_ret1)
                      itr0 lc_src gl0_src
                      itr1 lc_tgt gl0_tgt)
    (SIM2: _sim_ktree sim_thread sim_ret1 k0 k1 sim_ret2):
    @ctx sim_thread
         (lang R_src1) (lang R_tgt1)
         (sim_terminal sim_ret2)
         (itr0 >>= k0) lc_src gl0_src
         (itr1 >>= k1) lc_tgt gl0_tgt
| ctx_tau_iter
    I_src I_tgt R_src R_tgt
    (sim_ret0: SIM_VAL I_src I_tgt) (sim_ret1: SIM_VAL R_src R_tgt)
    gl0_src
    gl0_tgt
    lc_src lc_tgt
    (body_src: I_src -> itree MemE.t (I_src + R_src))
    (body_tgt: I_tgt -> itree MemE.t (I_tgt + R_tgt))
    (SIM: _sim_ktree sim_thread sim_ret0 body_src body_tgt (sum_rel sim_ret0 sim_ret1))
    i_src i_tgt
    (VAL: sim_ret0 i_src i_tgt)
    (LOCAL: sim_local lc_src lc_tgt)
  :
    @ctx sim_thread
              (lang R_src) (lang R_tgt)
              (sim_terminal sim_ret1)
              (tau;;(ITree.iter body_src i_src)) lc_src gl0_src
              (tau;;(ITree.iter body_tgt i_tgt)) lc_tgt gl0_tgt
.

Lemma ctx_mon: monotone9 ctx.
Proof.
  ii. destruct IN.
  - econs 1; eauto.
  - econs 2; eauto. ii. eapply LE. eapply SIM2; eauto.
  - econs 3; eauto. ii. eapply LE. eapply SIM; eauto.
Qed.
#[export] Hint Resolve ctx_mon: paco.


Lemma ctx_compat:
  ctx <10= gupaco9 _sim_thread (cpn9 _sim_thread).
Proof.
  assert (MON: monotone9 _sim_thread).
  (* paco tactics do not work well without this *)
  { eapply _sim_thread_mon; eauto. }
  eapply wrespect9_uclo; auto.
  econs; auto with paco. i. destruct PR.
  - (* ret *)
    ii.
    inversion LOCAL.
    destruct lc_src, lc_tgt. ss. subst.
    splits; s; ii.
    { right. inv TERMINAL_TGT. ss. esplits; eauto; ss.
      - econs; eauto.
      - econs; eauto.
    }
    { right. subst. esplits; eauto. }
    inv STEP_TGT; try by inv LOCAL0; inv STATE.
    exploit sim_local_internal; eauto. i. des.
    right. esplits.
    + inv LOCAL0; ss.
    + eauto.
    + econs 2. econs 1. eauto.
    + eauto.
    + eauto.
    + eapply rclo9_clo_base. eapply ctx_ret; auto.
  - (* bind *)
    ii. ss. eapply GF in SIM1.
    exploit SIM1; try apply SC; eauto. i. des.
    splits; s; ii.
    { inv TERMINAL_TGT. ides itr1.
      2: { eapply f_equal with (f:=observe) in H. ss. }
      2: { eapply f_equal with (f:=observe) in H. ss. }
      rewrite bind_ret_l in H.
      exploit TERMINAL; try by econs. i. des.
      - left. inv FAILURE.
        destruct th2, th3.
        eapply rtc_step_bind in STEPS.
        eapply step_bind in STEP_FAILURE.
        esplits; eauto.
      - inversion LOCAL. destruct lc2_src. ss. subst.
        inv TERMINAL_SRC.
        exploit Thread.rtc_tau_step_strong_le; eauto. s. i. des; cycle 1.
        { inv FAILURE. left. destruct th2, th3. econs.
          { eapply rtc_step_bind; eauto. }
          { eapply step_bind. eauto. }
          { eauto. }
        }
        inv TERMINAL0. ss.
        assert (x0 = r1).
        { eapply f_equal with (f:=observe) in SRC. ss. clarify. }
        assert (r0 = r2).
        { eapply f_equal with (f:=observe) in TGT. ss. clarify. }
        subst.
        exploit SIM2; eauto. intros x0. eapply GF in x0.
        exploit x0; try apply SC0; eauto.
        i. ss. des. exploit TERMINAL0; try by econs.
        { econs. eauto. }
        i. des.
        + left.
          inv FAILURE. destruct th2.
          econs; [|eauto|eauto].
          etrans; try exact STEPS0.
          eapply rtc_step_bind in STEPS.
          rewrite bind_ret_l in STEPS. eauto.
        + right.
          destruct lc2_src.
          esplits; cycle 1; eauto.
          * rewrite bind_ret_l. eauto.
          * etrans; [|eauto].
            eapply rtc_step_bind in STEPS.
            rewrite bind_ret_l in STEPS. eauto.
    }
    { exploit PROMISES; eauto. i. des.
      - left.
        inv FAILURE. destruct th2, th3.
        eapply rtc_step_bind in STEPS.
        eapply step_bind in STEP_FAILURE.
        esplits; eauto.
      - right.
        destruct lc_tgt, lc2_src. ss. subst.
        esplits; [|eauto].
        + eapply rtc_step_bind. apply STEPS.
        + ss.
    }
    hexploit thread_step_deseq; eauto. i. des; clarify.
    + exploit TERMINAL; try by econs. i. des.
      * left.
        inv FAILURE. destruct th2, th3. ss.
        eapply rtc_step_bind in STEPS.
        eapply step_bind in STEP_FAILURE.
        esplits; eauto.
      * inversion LOCAL. destruct lc2_src. inv TERMINAL_SRC. ss. subst.
        exploit Thread.rtc_tau_step_strong_le; eauto. s. i. des; cycle 1.
        { inv FAILURE. left. destruct th2, th3. econs.
          { eapply rtc_step_bind; eauto. }
          { eapply step_bind. eauto. }
          { eauto. }
        }
        inv TERMINAL0. ss. subst.
        assert (x = r1).
        { eapply f_equal with (f:=observe) in SRC. ss. clarify. }
        assert (r0 = r2).
        { eapply f_equal with (f:=observe) in TGT. ss. clarify. }
        subst.
        exploit SIM2; eauto. intros x. eapply GF in x.
        exploit x; try apply SC0; eauto.
        i. ss. des.
        exploit STEP0; eauto. i. des.
        { left.
          inv FAILURE. destruct th2, th3.
          eapply rtc_step_bind in STEPS.
          econs; try exact STEP_FAILURE; [|eauto].
          etrans; eauto. rewrite bind_ret_l. eauto. }
        { right.
          esplits; cycle 2; eauto.
          - eapply rclo9_base. auto.
          - eapply rtc_step_bind in STEPS.
            etrans; [apply STEPS|eauto].
            rewrite bind_ret_l. eauto. }
    + destruct lc3_tgt.
      exploit STEP; eauto. i. des.
      * left.
        inv FAILURE. destruct th2, th3.
        eapply rtc_step_bind in STEPS.
        eapply step_bind in STEP_FAILURE.
        esplits; eauto.
      * right.
        destruct lc2_src. destruct lc3_src.
        esplits; [|M|M| | |]; Mskip eauto.
        { eapply rtc_step_bind. eauto. }
        { eapply opt_step_bind. eauto. }
        { eapply rclo9_clo_base. eapply ctx_bind; eauto.
          eapply _sim_ktree_mon; cycle 1; eauto.
        }
    + left. exploit STEP.
      { right. instantiate (2:=ThreadEvent.failure). econs; eauto.
        ss. econs; eauto. }
      i. des; ss.
      inv FAILURE. destruct th2, th3. econs; [..|eauto].
      { eapply rtc_step_bind; eauto. }
      { eapply step_bind; eauto. }
  - (* tau iter *)
    ii.
    inversion LOCAL. destruct lc_src, lc_tgt. ss. subst.
    splits; s; ii.
    { inv TERMINAL_TGT. eapply f_equal with (f:=observe) in H. ss. }
    { right. subst. esplits; eauto. }
    right. inv STEP_TGT; ss.
    + (* promise *)
      exploit sim_local_internal; eauto. i. des.
      esplits.
      * inv LOCAL0; ss.
      * eauto.
      * econs 2. econs 1. eauto.
      * eauto.
      * eauto.
      * eapply rclo9_clo_base. eapply ctx_tau_iter; eauto.
        eapply _sim_ktree_mon; cycle 1; eauto.
    + (* tau *)
      inv LOCAL0; dependent destruction STATE.
      inv LOCAL; ss.
      esplits; try apply SC; ss.
      { econs 2; [|refl]. econs.
        { econs 2; eauto. econs; eauto. }
        { ss. }
      }
      { eauto. }
      { rewrite unfold_iter_eq. rewrite unfold_iter_eq.
        eapply rclo9_clo. eapply ctx_bind; eauto.
        { eapply rclo9_base. eapply LE. eapply SIM; ss. }
        ii. eapply rclo9_clo. inv RET.
        { eapply ctx_tau_iter; eauto.
          eapply _sim_ktree_mon; cycle 1; eauto.
          i. eapply rclo9_base. eauto. }
        { eapply ctx_ret; eauto. }
      }
      Unshelve. all: try exact ITree.spin.
Qed.

Variant iter_ctx (sim_thread:SIM_THREAD): SIM_THREAD :=
| ctx_iter
    I_src I_tgt R_src R_tgt
    (sim_ret0: SIM_VAL I_src I_tgt) (sim_ret1: SIM_VAL R_src R_tgt)
    gl0_src
    gl0_tgt
    lc_src lc_tgt
    (body_src: I_src -> itree MemE.t (I_src + R_src))
    (body_tgt: I_tgt -> itree MemE.t (I_tgt + R_tgt))
    (SIM: _sim_ktree sim_thread sim_ret0 body_src body_tgt (sum_rel sim_ret0 sim_ret1))
    i_src i_tgt
    (VAL: sim_ret0 i_src i_tgt)
    (LOCAL: sim_local lc_src lc_tgt)
  :
    @iter_ctx sim_thread
              (lang R_src) (lang R_tgt)
              (sim_terminal sim_ret1)
              (ITree.iter body_src i_src) lc_src gl0_src
              (ITree.iter body_tgt i_tgt) lc_tgt gl0_tgt
.

Lemma iter_ctx_mon: monotone9 iter_ctx.
Proof.
  ii. destruct IN.
  econs; eauto. ii. eapply LE. eapply SIM; eauto.
Qed.
#[export] Hint Resolve iter_ctx_mon: paco.

Lemma iter_ctx_compat:
  iter_ctx <10= gupaco9 _sim_thread (cpn9 _sim_thread).
Proof.
  assert (MON: monotone9 _sim_thread).
  (* paco tactics do not work well without this *)
  { eapply _sim_thread_mon; eauto. }
  eapply grespect9_uclo; auto.
  econs; auto with paco. i. destruct PR.
  eapply rclo9_clo_base. eapply cpn9_gupaco; [eauto with paco|].
  rewrite unfold_iter_eq. rewrite unfold_iter_eq.
  guclo ctx_compat. eapply ctx_bind.
  { gbase. eapply _sim_thread_mon.
    { hexploit (@SIM i_src i_tgt); eauto. }
    { i. eapply rclo9_base. eauto. }
  }
  { ii. inv RET.
    { guclo ctx_compat. eapply ctx_tau_iter; eauto.
      eapply _sim_ktree_mon; cycle 1; eauto.
      i. gbase. eapply _sim_thread_mon; eauto.
      i. eapply rclo9_base. eauto.
    }
    { guclo ctx_compat. eapply ctx_ret; eauto. }
  }
Qed.

Definition sim_itree := @_sim_itree sim_thread.
Definition sim_ktree := @_sim_ktree sim_thread.

Lemma sim_itree_mon R_src R_tgt
      sim_ret0 sim_ret1
      itr_src itr_tgt
      (SIM01: sim_ret0 <2= sim_ret1)
      (SIM: @sim_itree R_src R_tgt sim_ret0 itr_src itr_tgt):
  sim_itree sim_ret1 itr_src itr_tgt.
Proof.
  ii. eapply sim_thread_mon; [|eauto].
  i. inv PR. econs; eauto.
Qed.

Lemma sim_itree_ret R_src R_tgt (sim_ret: SIM_VAL R_src R_tgt)
      r_src r_tgt
      (SIM: sim_ret r_src r_tgt):
  @sim_itree R_src R_tgt sim_ret (Ret r_src) (Ret r_tgt).
Proof.
  ii. ginit. guclo ctx_compat. econs 1; eauto.
Qed.

Lemma sim_itree_bind
      R_src0 R_tgt0 R_src1 R_tgt1
      (sim_ret0: SIM_VAL R_src0 R_tgt0)
      (sim_ret1: SIM_VAL R_src1 R_tgt1)
      itr_src itr_tgt k_src k_tgt
      (SIM1: sim_itree sim_ret0 itr_src itr_tgt)
      (SIM2: sim_ktree sim_ret0 k_src k_tgt sim_ret1):
  sim_itree sim_ret1 (itr_src >>= k_src) (itr_tgt >>= k_tgt).
Proof.
  ii. ginit. guclo ctx_compat. econs 2.
  - gfinal. right. apply SIM1; auto.
  - ii. gfinal. right. apply SIM2; auto.
Qed.

Lemma sim_itree_iter
      I_src I_tgt R_src R_tgt
      (sim_ret0: SIM_VAL I_src I_tgt) (sim_ret1: SIM_VAL R_src R_tgt)
      (body_src: I_src -> itree MemE.t (I_src + R_src))
      (body_tgt: I_tgt -> itree MemE.t (I_tgt + R_tgt))
      (SIM: sim_ktree sim_ret0 body_src body_tgt (sum_rel sim_ret0 sim_ret1))
      i_src i_tgt
      (VAL: sim_ret0 i_src i_tgt):
  sim_itree sim_ret1 (ITree.iter body_src i_src) (ITree.iter body_tgt i_tgt).
Proof.
  ii. ginit. guclo iter_ctx_compat. econs; eauto.
  eapply _sim_ktree_mon; cycle 1; eauto.
  ii. gfinal. right. eauto.
Qed.


Lemma sim_ktree_ret R_src R_tgt sim_ret:
  @sim_ktree R_src R_tgt R_src R_tgt sim_ret (fun r => Ret r) (fun r => Ret r) sim_ret.
Proof.
  ii. ginit. guclo ctx_compat. econs 1; eauto.
Qed.

Lemma sim_ktree_bind
      R_src0 R_tgt0 R_src1 R_tgt1 R_src2 R_tgt2
      (sim_ret0: SIM_VAL R_src0 R_tgt0)
      (sim_ret1: SIM_VAL R_src1 R_tgt1)
      (sim_ret2: SIM_VAL R_src2 R_tgt2)
      k1_src k2_src
      k1_tgt k2_tgt
      (SIM1: sim_ktree sim_ret0 k1_src k1_tgt sim_ret1)
      (SIM2: sim_ktree sim_ret1 k2_src k2_tgt sim_ret2):
  sim_ktree sim_ret0 (fun r => k1_src r >>= k2_src) (fun r => k1_tgt r >>= k2_tgt) sim_ret2.
Proof.
  ii. ginit. guclo ctx_compat. econs 2.
  - gfinal. right. apply SIM1; auto.
  - ii. gfinal. right. apply SIM2; auto.
Qed.

Lemma sim_ktree_iter
      I_src I_tgt R_src R_tgt
      (sim_ret0: SIM_VAL I_src I_tgt) (sim_ret1: SIM_VAL R_src R_tgt)
      (body_src: I_src -> itree MemE.t (I_src + R_src))
      (body_tgt: I_tgt -> itree MemE.t (I_tgt + R_tgt))
      (SIM: sim_ktree sim_ret0 body_src body_tgt (sum_rel sim_ret0 sim_ret1)):
  sim_ktree sim_ret0 (ITree.iter body_src) (ITree.iter body_tgt) sim_ret1.
Proof.
  ii. ginit. guclo iter_ctx_compat. econs; eauto.
  eapply _sim_ktree_mon; cycle 1; eauto.
  ii. gfinal. right. eauto.
Qed.
