// Seed: 806109433
module module_0 (
    id_1,
    id_2
);
  output tri id_2;
  input wire id_1;
  parameter id_3 = 1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd9,
    parameter id_5 = 32'd55
) (
    input uwire id_0,
    output supply0 id_1,
    input uwire id_2,
    input wire _id_3,
    output supply0 id_4,
    input uwire _id_5,
    input wor id_6,
    output uwire id_7,
    input supply0 id_8
);
  uwire [-1 : id_5] id_10;
  assign id_10 = (1 ? id_0 === id_0 : (1'b0));
  logic [7:0] id_11;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign modCall_1.id_2 = 0;
  assign id_11[1'b0][id_3] = 1'h0;
endmodule
