Altera SOPC Builder Version 6.00 Build 202
Copyright (c) 1999-2006 Altera Corporation.  All rights reserved.


# 2006.07.06 23:39:51 (*) mk_custom_sdk starting
# 2006.07.06 23:39:51 (*) Reading project C:/DE1/DE1_NIOS/system_0.ptf.

# 2006.07.06 23:39:52 (*) Finding all CPUs
# 2006.07.06 23:39:52 (*) Finding all available components
# 2006.07.06 23:39:52 (*) Reading C:/DE1/DE1_NIOS/.sopc_builder/install.ptf

# 2006.07.06 23:39:52 (*) Found 57 components

# 2006.07.06 23:39:53 (*) Finding all peripherals

# 2006.07.06 23:39:53 (*) Finding software components

# 2006.07.06 23:39:54 (*) (Legacy SDK Generation Skipped)
# 2006.07.06 23:39:54 (*) (All TCL Script Generation Skipped)
# 2006.07.06 23:39:54 (*) (No Libraries Built)
# 2006.07.06 23:39:54 (*) (Contents Generation Skipped)
# 2006.07.06 23:39:54 (*) mk_custom_sdk finishing

# 2006.07.06 23:39:54 (*) Starting generation for system: system_0.

.
.
.
.
.
.
.
....
.

# 2006.07.06 23:39:56 (*) Running Generator Program for cpu_0

# 2006.07.06 23:39:57 (*)   IP functional simulation model enabled: Uncheck System Generation Simulation box for faster generation if HDL Simulation not required.
# 2006.07.06 23:39:58 (*)   Checking for plaintext license.
# 2006.07.06 23:39:59 (*)   Plaintext license not found.
# 2006.07.06 23:39:59 (*)   Checking for encrypted license (non-evaluation).
# 2006.07.06 23:40:00 (*)   Encrypted license found.  SOF will not be time-limited.
# 2006.07.06 23:40:18 (*)   Creating encrypted HDL
# 2006.07.06 23:40:23 (*)   Creating IP functional simulation model

# 2006.07.06 23:40:45 (*) Running Generator Program for jtag_uart_0

# 2006.07.06 23:40:47 (*) Running Generator Program for uart_0

# 2006.07.06 23:40:49 (*) Running Generator Program for sram_0

# 2006.07.06 23:40:52 (*) Running Generator Program for epcs_controller

# 2006.07.06 23:40:54 (*) Running Generator Program for cfi_flash_0

# 2006.07.06 23:40:56 (*) Running Generator Program for sdram_0

# 2006.07.06 23:40:58 (*) Running Generator Program for LEDG

# 2006.07.06 23:41:00 (*) Running Generator Program for LEDR

# 2006.07.06 23:41:01 (*) Running Generator Program for KEY

# 2006.07.06 23:41:03 (*) Running Generator Program for Switch

# 2006.07.06 23:41:05 (*) Running Generator Program for SEG7

.

# 2006.07.06 23:41:07 (*) Running Test Generator Program for sdram_0

# 2006.07.06 23:41:09 (*) Making arbitration and system (top) modules.

# 2006.07.06 23:41:23 (*) Generating Quartus symbol for top level: system_0

# 2006.07.06 23:41:23 (*) Symbol C:/DE1/DE1_NIOS/system_0.bsf already exists, no need to regenerate
# 2006.07.06 23:41:23 (*) Creating command-line system-generation script: C:/DE1/DE1_NIOS/system_0_generation_script

# 2006.07.06 23:41:23 (*) Running setup for HDL simulator: modelsim


Building ModelSim Project

'vsim' 不是內部或外部命令、
可執行的程式或批次檔。

# 2006.07.06 23:41:24 (*) Setting up Quartus with system_0_setup_quartus.tcl
C:/altera/quartus60/bin/quartus_sh -t system_0_setup_quartus.tcl


Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2006 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Ple
ase refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Jul 06 23:41:24 2006
Info: Command: quartus_sh -t system_0_setup_quartus.tcl
Info: Evaluation of Tcl script system_0_setup_quartus.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Processing ended: Thu Jul 06 23:41:24 2006
    Info: Elapsed time: 00:00:00

# 2006.07.06 23:41:24 (*) Completed generation for system: system_0.
# 2006.07.06 23:41:24 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/DE1/DE1_NIOS/system_0.ptf 
  System HDL Model : C:/DE1/DE1_NIOS/system_0.v 
  System Generation Script : C:/DE1/DE1_NIOS/system_0_generation_script 
  HDL Simulation Directory : C:/DE1/DE1_NIOS/system_0_sim 

# 2006.07.06 23:41:24 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
