{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 20:44:23 2021 " "Info: Processing started: Tue Mar 09 20:44:23 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memories -c memories " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memories -c memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw_pc_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sw_pc_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_pc_ar-rtl " "Info: Found design unit 1: sw_pc_ar-rtl" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sw_pc_ar " "Info: Found entity 1: sw_pc_ar" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memories.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file memories.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memories " "Info: Found entity 1: memories" {  } { { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "memories " "Info: Elaborating entity \"memories\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_pc_ar sw_pc_ar:inst1 " "Info: Elaborating entity \"sw_pc_ar\" for hierarchy \"sw_pc_ar:inst1\"" {  } { { "memories.bdf" "inst1" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 184 224 384 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst\"" {  } { { "memories.bdf" "inst" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst " "Info: Instantiated megafunction \"LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./memories.mif " "Info: Parameter \"LPM_FILE\" = \"./memories.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "sw_pc_ar:inst1\|pc\[0\]~16 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"sw_pc_ar:inst1\|pc\[0\]~16\"" {  } { { "sw_pc_ar.vhd" "pc\[0\]~16" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sw_pc_ar:inst1\|lpm_counter:pc_rtl_0 " "Info: Elaborated megafunction instantiation \"sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sw_pc_ar:inst1\|lpm_counter:pc_rtl_0 " "Info: Instantiated megafunction \"sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter sw_pc_ar:inst1\|lpm_counter:pc_rtl_0 " "Info: Elaborated megafunction instantiation \"sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "d:/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Info: Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Info: Implemented 52 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 20:44:24 2021 " "Info: Processing ended: Tue Mar 09 20:44:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 20:44:24 2021 " "Info: Processing started: Tue Mar 09 20:44:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off memories -c memories " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off memories -c memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "memories EPF10K20TI144-4 " "Info: Selected device EPF10K20TI144-4 for design \"memories\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Tue Mar 09 2021 20:44:24 " "Info: Started fitting attempt 1 on Tue Mar 09 2021 at 20:44:24" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 20:44:25 2021 " "Info: Processing ended: Tue Mar 09 20:44:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 20:44:26 2021 " "Info: Processing started: Tue Mar 09 20:44:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off memories -c memories " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off memories -c memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 20:44:26 2021 " "Info: Processing ended: Tue Mar 09 20:44:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 20:44:26 2021 " "Info: Processing started: Tue Mar 09 20:44:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memories -c memories " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memories -c memories" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_cdu " "Info: Assuming node \"clk_cdu\" is an undefined clock" {  } { { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_cdu register sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] register sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 68.97 MHz 14.5 ns Internal " "Info: Clock \"clk_cdu\" has Internal fmax of 68.97 MHz between source register \"sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" and destination register \"sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" (period= 14.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.900 ns + Longest register register " "Info: + Longest register to register delay is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 1 REG LC4_D3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_D3; Fanout = 3; REG Node = 'sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 4.500 ns sw_pc_ar:inst1\|bus_Reg\[3\]~15 2 COMB LC6_D2 2 " "Info: 2: + IC(2.200 ns) + CELL(2.300 ns) = 4.500 ns; Loc. = LC6_D2; Fanout = 2; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[3\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] sw_pc_ar:inst1|bus_Reg[3]~15 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 6.900 ns sw_pc_ar:inst1\|bus_Reg\[3\]~22 3 COMB LC1_D2 2 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 6.900 ns; Loc. = LC1_D2; Fanout = 2; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[3\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { sw_pc_ar:inst1|bus_Reg[3]~15 sw_pc_ar:inst1|bus_Reg[3]~22 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.700 ns) 10.900 ns sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 4 REG LC4_D3 3 " "Info: 4: + IC(2.300 ns) + CELL(1.700 ns) = 10.900 ns; Loc. = LC4_D3; Fanout = 3; REG Node = 'sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { sw_pc_ar:inst1|bus_Reg[3]~22 sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.800 ns ( 53.21 % ) " "Info: Total cell delay = 5.800 ns ( 53.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 46.79 % ) " "Info: Total interconnect delay = 5.100 ns ( 46.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] sw_pc_ar:inst1|bus_Reg[3]~15 sw_pc_ar:inst1|bus_Reg[3]~22 sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} sw_pc_ar:inst1|bus_Reg[3]~15 {} sw_pc_ar:inst1|bus_Reg[3]~22 {} sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 2.200ns 0.600ns 2.300ns } { 0.000ns 2.300ns 1.800ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_cdu\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk_cdu 1 CLK PIN_55 168 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 168; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 2 REG LC4_D3 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC4_D3; Fanout = 3; REG Node = 'sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_cdu sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk_cdu sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk_cdu {} clk_cdu~out {} sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"clk_cdu\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk_cdu 1 CLK PIN_55 168 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 168; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] 2 REG LC4_D3 3 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC4_D3; Fanout = 3; REG Node = 'sw_pc_ar:inst1\|lpm_counter:pc_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_cdu sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk_cdu sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk_cdu {} clk_cdu~out {} sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk_cdu sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk_cdu {} clk_cdu~out {} sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.900 ns" { sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] sw_pc_ar:inst1|bus_Reg[3]~15 sw_pc_ar:inst1|bus_Reg[3]~22 sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.900 ns" { sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} sw_pc_ar:inst1|bus_Reg[3]~15 {} sw_pc_ar:inst1|bus_Reg[3]~22 {} sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 2.200ns 0.600ns 2.300ns } { 0.000ns 2.300ns 1.800ns 1.700ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk_cdu sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk_cdu {} clk_cdu~out {} sw_pc_ar:inst1|lpm_counter:pc_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0 we clk_cdu 14.800 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0\" (data pin = \"we\", clock pin = \"clk_cdu\") is 14.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.300 ns + Longest pin memory " "Info: + Longest pin to memory delay is 18.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns we 1 PIN PIN_110 1 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_110; Fanout = 1; PIN Node = 'we'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 480 648 0 "we" "" } { 248 576 664 264 "we" "" } { -24 648 696 -8 "we" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(2.300 ns) 9.800 ns lpm_ram_io:inst\|_~3 2 COMB LC5_D8 8 " "Info: 2: + IC(4.000 ns) + CELL(2.300 ns) = 9.800 ns; Loc. = LC5_D8; Fanout = 8; COMB Node = 'lpm_ram_io:inst\|_~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { we lpm_ram_io:inst|_~3 } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 192 664 792 320 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(6.200 ns) 18.300 ns lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0 3 MEM EC8_D 1 " "Info: 3: + IC(2.300 ns) + CELL(6.200 ns) = 18.300 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 65.57 % ) " "Info: Total cell delay = 12.000 ns ( 65.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 34.43 % ) " "Info: Total interconnect delay = 6.300 ns ( 34.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.300 ns" { we lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.300 ns" { we {} we~out {} lpm_ram_io:inst|_~3 {} lpm_ram_io:inst|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 4.000ns 2.300ns } { 0.000ns 3.500ns 2.300ns 6.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 5.300 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk_cdu\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk_cdu 1 CLK PIN_55 168 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 168; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0 2 MEM EC8_D 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_we0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_cdu lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk_cdu lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk_cdu {} clk_cdu~out {} lpm_ram_io:inst|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.300 ns" { we lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.300 ns" { we {} we~out {} lpm_ram_io:inst|_~3 {} lpm_ram_io:inst|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 4.000ns 2.300ns } { 0.000ns 3.500ns 2.300ns 6.200ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk_cdu lpm_ram_io:inst|altram:sram|q[7]~reg_we0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk_cdu {} clk_cdu~out {} lpm_ram_io:inst|altram:sram|q[7]~reg_we0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_cdu d\[7\] lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra0 35.100 ns memory " "Info: tco from clock \"clk_cdu\" to destination pin \"d\[7\]\" through memory \"lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra0\" is 35.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 5.300 ns + Longest memory " "Info: + Longest clock path from clock \"clk_cdu\" to source memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk_cdu 1 CLK PIN_55 168 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 168; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra0 2 MEM EC8_D 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_cdu lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk_cdu lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk_cdu {} clk_cdu~out {} lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "29.200 ns + Longest memory pin " "Info: + Longest memory to pin delay is 29.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra0 1 MEM EC8_D 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[7\]~reg_ra0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 10.700 ns lpm_ram_io:inst\|altram:sram\|q\[7\]~mem_cell_ra0 2 MEM EC8_D 1 " "Info: 2: + IC(0.000 ns) + CELL(10.700 ns) = 10.700 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[7\]~mem_cell_ra0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 lpm_ram_io:inst|altram:sram|q[7]~mem_cell_ra0 } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 13.200 ns lpm_ram_io:inst\|altram:sram\|q\[7\] 3 MEM EC8_D 1 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 13.200 ns; Loc. = EC8_D; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|q\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_ram_io:inst|altram:sram|q[7]~mem_cell_ra0 lpm_ram_io:inst|altram:sram|q[7] } "NODE_NAME" } } { "altram.tdf" "" { Text "d:/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 17.600 ns lpm_ram_io:inst\|datatri\[7\]~9 4 COMB LC6_D8 1 " "Info: 4: + IC(2.600 ns) + CELL(1.800 ns) = 17.600 ns; Loc. = LC6_D8; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|datatri\[7\]~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { lpm_ram_io:inst|altram:sram|q[7] lpm_ram_io:inst|datatri[7]~9 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 21.600 ns lpm_ram_io:inst\|datatri\[7\]~10 5 COMB LC5_D4 1 " "Info: 5: + IC(2.200 ns) + CELL(1.800 ns) = 21.600 ns; Loc. = LC5_D4; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|datatri\[7\]~10'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { lpm_ram_io:inst|datatri[7]~9 lpm_ram_io:inst|datatri[7]~10 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.100 ns) 29.200 ns d\[7\] 6 PIN PIN_22 0 " "Info: 6: + IC(2.500 ns) + CELL(5.100 ns) = 29.200 ns; Loc. = PIN_22; Fanout = 0; PIN Node = 'd\[7\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_ram_io:inst|datatri[7]~10 d[7] } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 136 704 880 152 "d\[7..0\]" "" } { 232 384 440 252 "d\[7..0\]" "" } { 232 792 864 248 "d\[7..0\]" "" } { 128 608 704 144 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.900 ns ( 75.00 % ) " "Info: Total cell delay = 21.900 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 25.00 % ) " "Info: Total interconnect delay = 7.300 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "29.200 ns" { lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 lpm_ram_io:inst|altram:sram|q[7]~mem_cell_ra0 lpm_ram_io:inst|altram:sram|q[7] lpm_ram_io:inst|datatri[7]~9 lpm_ram_io:inst|datatri[7]~10 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "29.200 ns" { lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 {} lpm_ram_io:inst|altram:sram|q[7]~mem_cell_ra0 {} lpm_ram_io:inst|altram:sram|q[7] {} lpm_ram_io:inst|datatri[7]~9 {} lpm_ram_io:inst|datatri[7]~10 {} d[7] {} } { 0.000ns 0.000ns 0.000ns 2.600ns 2.200ns 2.500ns } { 0.000ns 10.700ns 2.500ns 1.800ns 1.800ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk_cdu lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk_cdu {} clk_cdu~out {} lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "29.200 ns" { lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 lpm_ram_io:inst|altram:sram|q[7]~mem_cell_ra0 lpm_ram_io:inst|altram:sram|q[7] lpm_ram_io:inst|datatri[7]~9 lpm_ram_io:inst|datatri[7]~10 d[7] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "29.200 ns" { lpm_ram_io:inst|altram:sram|q[7]~reg_ra0 {} lpm_ram_io:inst|altram:sram|q[7]~mem_cell_ra0 {} lpm_ram_io:inst|altram:sram|q[7] {} lpm_ram_io:inst|datatri[7]~9 {} lpm_ram_io:inst|datatri[7]~10 {} d[7] {} } { 0.000ns 0.000ns 0.000ns 2.600ns 2.200ns 2.500ns } { 0.000ns 10.700ns 2.500ns 1.800ns 1.800ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "d\[0\] d\[0\] 22.900 ns Longest " "Info: Longest tpd from source pin \"d\[0\]\" to destination pin \"d\[0\]\" is 22.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[0\] 1 PIN PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'd\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 136 704 880 152 "d\[7..0\]" "" } { 232 384 440 252 "d\[7..0\]" "" } { 232 792 864 248 "d\[7..0\]" "" } { 128 608 704 144 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns d~7 2 COMB IOC_21 2 " "Info: 2: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = IOC_21; Fanout = 2; COMB Node = 'd~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { d[0] d~7 } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 136 704 880 152 "d\[7..0\]" "" } { 232 384 440 252 "d\[7..0\]" "" } { 232 792 864 248 "d\[7..0\]" "" } { 128 608 704 144 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.800 ns) 8.500 ns sw_pc_ar:inst1\|bus_Reg\[0\]~18 3 COMB LC6_D4 2 " "Info: 3: + IC(3.200 ns) + CELL(1.800 ns) = 8.500 ns; Loc. = LC6_D4; Fanout = 2; COMB Node = 'sw_pc_ar:inst1\|bus_Reg\[0\]~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { d~7 sw_pc_ar:inst1|bus_Reg[0]~18 } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 10.900 ns lpm_ram_io:inst\|datatri\[0\]~24 4 COMB LC3_D4 1 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 10.900 ns; Loc. = LC3_D4; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|datatri\[0\]~24'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { sw_pc_ar:inst1|bus_Reg[0]~18 lpm_ram_io:inst|datatri[0]~24 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 15.300 ns lpm_ram_io:inst\|datatri\[0\]~25 5 COMB LC8_D8 1 " "Info: 5: + IC(2.600 ns) + CELL(1.800 ns) = 15.300 ns; Loc. = LC8_D8; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|datatri\[0\]~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { lpm_ram_io:inst|datatri[0]~24 lpm_ram_io:inst|datatri[0]~25 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.100 ns) 22.900 ns d\[0\] 6 PIN PIN_21 0 " "Info: 6: + IC(2.500 ns) + CELL(5.100 ns) = 22.900 ns; Loc. = PIN_21; Fanout = 0; PIN Node = 'd\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_ram_io:inst|datatri[0]~25 d[0] } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 136 704 880 152 "d\[7..0\]" "" } { 232 384 440 252 "d\[7..0\]" "" } { 232 792 864 248 "d\[7..0\]" "" } { 128 608 704 144 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 61.14 % ) " "Info: Total cell delay = 14.000 ns ( 61.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.900 ns ( 38.86 % ) " "Info: Total interconnect delay = 8.900 ns ( 38.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "22.900 ns" { d[0] d~7 sw_pc_ar:inst1|bus_Reg[0]~18 lpm_ram_io:inst|datatri[0]~24 lpm_ram_io:inst|datatri[0]~25 d[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "22.900 ns" { d[0] {} d~7 {} sw_pc_ar:inst1|bus_Reg[0]~18 {} lpm_ram_io:inst|datatri[0]~24 {} lpm_ram_io:inst|datatri[0]~25 {} d[0] {} } { 0.000ns 0.000ns 3.200ns 0.600ns 2.600ns 2.500ns } { 0.000ns 3.500ns 1.800ns 1.800ns 1.800ns 5.100ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sw_pc_ar:inst1\|ar\[3\] ldar clk_cdu 1.000 ns register " "Info: th for register \"sw_pc_ar:inst1\|ar\[3\]\" (data pin = \"ldar\", clock pin = \"clk_cdu\") is 1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 5.300 ns + Longest register " "Info: + Longest clock path from clock \"clk_cdu\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns clk_cdu 1 CLK PIN_55 168 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 168; CLK Node = 'clk_cdu'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { -16 200 368 0 "clk_cdu" "" } { 216 576 664 232 "clk_cdu" "" } { 200 160 224 216 "clk_cdu" "" } { -24 368 448 -8 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns sw_pc_ar:inst1\|ar\[3\] 2 REG LC3_D1 16 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC3_D1; Fanout = 16; REG Node = 'sw_pc_ar:inst1\|ar\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk_cdu sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk_cdu sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk_cdu {} clk_cdu~out {} sw_pc_ar:inst1|ar[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.600 ns + " "Info: + Micro hold delay of destination is 1.600 ns" {  } { { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns ldar 1 PIN PIN_125 8 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_125; Fanout = 8; PIN Node = 'ldar'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldar } "NODE_NAME" } } { "memories.bdf" "" { Schematic "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/memories.bdf" { { 128 200 368 144 "ldar" "" } { 296 160 224 312 "ldar" "" } { 120 368 448 136 "ldar" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.200 ns) 5.900 ns sw_pc_ar:inst1\|ar\[3\] 2 REG LC3_D1 16 " "Info: 2: + IC(1.900 ns) + CELL(1.200 ns) = 5.900 ns; Loc. = LC3_D1; Fanout = 16; REG Node = 'sw_pc_ar:inst1\|ar\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { ldar sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "sw_pc_ar.vhd" "" { Text "C:/Users/86150/Desktop/mylearn/CSexperiment/ex3/memories/sw_pc_ar.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.000 ns ( 67.80 % ) " "Info: Total cell delay = 4.000 ns ( 67.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.900 ns ( 32.20 % ) " "Info: Total interconnect delay = 1.900 ns ( 32.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { ldar sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { ldar {} ldar~out {} sw_pc_ar:inst1|ar[3] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { clk_cdu sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { clk_cdu {} clk_cdu~out {} sw_pc_ar:inst1|ar[3] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { ldar sw_pc_ar:inst1|ar[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.900 ns" { ldar {} ldar~out {} sw_pc_ar:inst1|ar[3] {} } { 0.000ns 0.000ns 1.900ns } { 0.000ns 2.800ns 1.200ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 20:44:27 2021 " "Info: Processing ended: Tue Mar 09 20:44:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1  " "Info: Quartus II Full Compilation was successful. 0 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
