<<<<<<< HEAD
-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/test_module_updn_isim_beh.exe" -prj "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/test_module_updn_beh.prj" "work.test_module_updn" "work.glbl" 
=======
-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/testbench_isim_beh.exe" -prj "D:/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/FINAL_EXAM/testbench_beh.prj" "work.testbench" "work.glbl" 
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
