Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 14:42:11 2024
| Host         : B450 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     159         
LUTAR-1    Warning           LUT drives async reset alert    32          
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (191)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (352)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (191)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_div_u1/clkout_r_reg/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: clk_div_u2/clkout_r_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clock_div_u0/clkout_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clock_div_u1/clkout_r_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clock_div_u3/clkout_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xadc_u0/inst/DO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (352)
--------------------------------------------------
 There are 352 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.529        0.000                      0                   72        0.187        0.000                      0                   72       41.160        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.529        0.000                      0                   72        0.187        0.000                      0                   72       41.160        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.529ns  (required time - arrival time)
  Source:                 clock_div_u3/cnter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u3/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.704ns (18.704%)  route 3.060ns (81.296%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    clock_div_u3/CLK
    SLICE_X41Y75         FDCE                                         r  clock_div_u3/cnter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  clock_div_u3/cnter_reg[13]/Q
                         net (fo=2, routed)           0.861     6.395    clock_div_u3/cnter_reg_n_0_[13]
    SLICE_X43Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.519 r  clock_div_u3/cnter[21]_i_3/O
                         net (fo=22, routed)          2.199     8.717    clock_div_u3/cnter[21]_i_3_n_0
    SLICE_X43Y72         LUT6 (Prop_lut6_I1_O)        0.124     8.841 r  clock_div_u3/cnter[3]_i_1__2/O
                         net (fo=1, routed)           0.000     8.841    clock_div_u3/cnter[3]
    SLICE_X43Y72         FDCE                                         r  clock_div_u3/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.423    88.117    clock_div_u3/CLK
    SLICE_X43Y72         FDCE                                         r  clock_div_u3/cnter_reg[3]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X43Y72         FDCE (Setup_fdce_C_D)        0.031    88.370    clock_div_u3/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         88.370    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 79.529    

Slack (MET) :             79.622ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 1.247ns (36.472%)  route 2.172ns (63.528%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.542     5.086    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clock_div_u0/cnter_reg[1]/Q
                         net (fo=6, routed)           1.000     6.505    clock_div_u0/cnter[1]
    SLICE_X30Y69         LUT5 (Prop_lut5_I1_O)        0.327     6.832 r  clock_div_u0/cnter[0]_i_2/O
                         net (fo=2, routed)           0.416     7.248    clock_div_u0/cnter[0]_i_2_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.348     7.596 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          0.563     8.159    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.153     8.312 r  clock_div_u0/cnter[1]_i_1__0/O
                         net (fo=1, routed)           0.193     8.505    clock_div_u0/cnter_0[1]
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425    88.119    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[1]/C
                         clock pessimism              0.296    88.416    
                         clock uncertainty           -0.035    88.380    
    SLICE_X31Y68         FDCE (Setup_fdce_C_D)       -0.254    88.126    clock_div_u0/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         88.126    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 79.622    

Slack (MET) :             79.647ns  (required time - arrival time)
  Source:                 clock_div_u3/cnter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u3/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.704ns (19.329%)  route 2.938ns (80.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    clock_div_u3/CLK
    SLICE_X41Y75         FDCE                                         r  clock_div_u3/cnter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  clock_div_u3/cnter_reg[13]/Q
                         net (fo=2, routed)           0.861     6.395    clock_div_u3/cnter_reg_n_0_[13]
    SLICE_X43Y74         LUT4 (Prop_lut4_I2_O)        0.124     6.519 r  clock_div_u3/cnter[21]_i_3/O
                         net (fo=22, routed)          2.077     8.596    clock_div_u3/cnter[21]_i_3_n_0
    SLICE_X43Y73         LUT6 (Prop_lut6_I1_O)        0.124     8.720 r  clock_div_u3/cnter[6]_i_1__2/O
                         net (fo=1, routed)           0.000     8.720    clock_div_u3/cnter[6]
    SLICE_X43Y73         FDCE                                         r  clock_div_u3/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.422    88.116    clock_div_u3/CLK
    SLICE_X43Y73         FDCE                                         r  clock_div_u3/cnter_reg[6]/C
                         clock pessimism              0.257    88.374    
                         clock uncertainty           -0.035    88.338    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)        0.029    88.367    clock_div_u3/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         88.367    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                 79.647    

Slack (MET) :             79.743ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.913ns (53.042%)  route 1.694ns (46.958%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.537     5.081    clk_div_u1/clkout_r_reg_0
    SLICE_X40Y77         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.201    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.032 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.032    clk_div_u1/cnter0_carry_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  clk_div_u1/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.146    clk_div_u1/cnter0_carry__0_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.368 r  clk_div_u1/cnter0_carry__1/O[0]
                         net (fo=1, routed)           0.992     8.360    clk_div_u1/cnter0_carry__1_n_7
    SLICE_X40Y78         LUT2 (Prop_lut2_I1_O)        0.327     8.687 r  clk_div_u1/cnter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.687    clk_div_u1/cnter[9]
    SLICE_X40Y78         FDCE                                         r  clk_div_u1/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425    88.119    clk_div_u1/clkout_r_reg_0
    SLICE_X40Y78         FDCE                                         r  clk_div_u1/cnter_reg[9]/C
                         clock pessimism              0.271    88.391    
                         clock uncertainty           -0.035    88.355    
    SLICE_X40Y78         FDCE (Setup_fdce_C_D)        0.075    88.430    clk_div_u1/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         88.430    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                 79.743    

Slack (MET) :             79.753ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 2.001ns (56.347%)  route 1.550ns (43.653%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.537     5.081    clk_div_u1/clkout_r_reg_0
    SLICE_X40Y77         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.201    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.032 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.032    clk_div_u1/cnter0_carry_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  clk_div_u1/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.146    clk_div_u1/cnter0_carry__0_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.480 r  clk_div_u1/cnter0_carry__1/O[1]
                         net (fo=1, routed)           0.849     8.329    clk_div_u1/cnter0_carry__1_n_6
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.303     8.632 r  clk_div_u1/cnter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.632    clk_div_u1/cnter[10]
    SLICE_X40Y79         FDCE                                         r  clk_div_u1/cnter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.426    88.120    clk_div_u1/clkout_r_reg_0
    SLICE_X40Y79         FDCE                                         r  clk_div_u1/cnter_reg[10]/C
                         clock pessimism              0.271    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.029    88.385    clk_div_u1/cnter_reg[10]
  -------------------------------------------------------------------
                         required time                         88.385    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                 79.753    

Slack (MET) :             79.794ns  (required time - arrival time)
  Source:                 clk_div_u1/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u1/cnter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 2.027ns (56.995%)  route 1.529ns (43.005%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.537     5.081    clk_div_u1/clkout_r_reg_0
    SLICE_X40Y77         FDCE                                         r  clk_div_u1/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         FDCE (Prop_fdce_C_Q)         0.419     5.500 r  clk_div_u1/cnter_reg[1]/Q
                         net (fo=2, routed)           0.701     6.201    clk_div_u1/cnter_reg_n_0_[1]
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.032 r  clk_div_u1/cnter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.032    clk_div_u1/cnter0_carry_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.146 r  clk_div_u1/cnter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.146    clk_div_u1/cnter0_carry__0_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.260 r  clk_div_u1/cnter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.260    clk_div_u1/cnter0_carry__1_n_0
    SLICE_X41Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.482 r  clk_div_u1/cnter0_carry__2/O[0]
                         net (fo=1, routed)           0.828     8.310    clk_div_u1/cnter0_carry__2_n_7
    SLICE_X40Y79         LUT2 (Prop_lut2_I1_O)        0.327     8.637 r  clk_div_u1/cnter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.637    clk_div_u1/cnter[13]
    SLICE_X40Y79         FDCE                                         r  clk_div_u1/cnter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.426    88.120    clk_div_u1/clkout_r_reg_0
    SLICE_X40Y79         FDCE                                         r  clk_div_u1/cnter_reg[13]/C
                         clock pessimism              0.271    88.392    
                         clock uncertainty           -0.035    88.356    
    SLICE_X40Y79         FDCE (Setup_fdce_C_D)        0.075    88.431    clk_div_u1/cnter_reg[13]
  -------------------------------------------------------------------
                         required time                         88.431    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                 79.794    

Slack (MET) :             79.804ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 1.218ns (34.849%)  route 2.277ns (65.151%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.542     5.086    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clock_div_u0/cnter_reg[1]/Q
                         net (fo=6, routed)           1.000     6.505    clock_div_u0/cnter[1]
    SLICE_X30Y69         LUT5 (Prop_lut5_I1_O)        0.327     6.832 r  clock_div_u0/cnter[0]_i_2/O
                         net (fo=2, routed)           0.416     7.248    clock_div_u0/cnter[0]_i_2_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.348     7.596 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          0.861     8.457    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.581 r  clock_div_u0/cnter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.581    clock_div_u0/cnter_0[4]
    SLICE_X31Y69         FDCE                                         r  clock_div_u0/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.424    88.118    clock_div_u0/CLK
    SLICE_X31Y69         FDCE                                         r  clock_div_u0/cnter_reg[4]/C
                         clock pessimism              0.272    88.391    
                         clock uncertainty           -0.035    88.355    
    SLICE_X31Y69         FDCE (Setup_fdce_C_D)        0.029    88.384    clock_div_u0/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         88.384    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                 79.804    

Slack (MET) :             79.819ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 1.218ns (34.499%)  route 2.313ns (65.501%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.542     5.086    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clock_div_u0/cnter_reg[1]/Q
                         net (fo=6, routed)           1.000     6.505    clock_div_u0/cnter[1]
    SLICE_X30Y69         LUT5 (Prop_lut5_I1_O)        0.327     6.832 r  clock_div_u0/cnter[0]_i_2/O
                         net (fo=2, routed)           0.416     7.248    clock_div_u0/cnter[0]_i_2_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.348     7.596 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          0.896     8.492    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X30Y68         LUT4 (Prop_lut4_I0_O)        0.124     8.616 r  clock_div_u0/cnter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.616    clock_div_u0/cnter_0[2]
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425    88.119    clock_div_u0/CLK
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[2]/C
                         clock pessimism              0.274    88.394    
                         clock uncertainty           -0.035    88.358    
    SLICE_X30Y68         FDCE (Setup_fdce_C_D)        0.077    88.435    clock_div_u0/cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         88.435    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                 79.819    

Slack (MET) :             79.823ns  (required time - arrival time)
  Source:                 clock_div_u1/cnter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u1/cnter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 1.829ns (52.805%)  route 1.635ns (47.196%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.540     5.084    clock_div_u1/CLK
    SLICE_X30Y70         FDCE                                         r  clock_div_u1/cnter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  clock_div_u1/cnter_reg[9]/Q
                         net (fo=2, routed)           0.827     6.428    clock_div_u1/cnter_reg_n_0_[9]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.084 r  clock_div_u1/cnter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.084    clock_div_u1/cnter0_carry__1_n_0
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.198 r  clock_div_u1/cnter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.198    clock_div_u1/cnter0_carry__2_n_0
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.437 r  clock_div_u1/cnter0_carry__3/O[2]
                         net (fo=1, routed)           0.808     8.245    clock_div_u1/cnter0_carry__3_n_5
    SLICE_X28Y72         LUT6 (Prop_lut6_I5_O)        0.302     8.547 r  clock_div_u1/cnter[19]_i_1__0/O
                         net (fo=1, routed)           0.000     8.547    clock_div_u1/cnter[19]
    SLICE_X28Y72         FDCE                                         r  clock_div_u1/cnter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.423    88.117    clock_div_u1/CLK
    SLICE_X28Y72         FDCE                                         r  clock_div_u1/cnter_reg[19]/C
                         clock pessimism              0.257    88.375    
                         clock uncertainty           -0.035    88.339    
    SLICE_X28Y72         FDCE (Setup_fdce_C_D)        0.031    88.370    clock_div_u1/cnter_reg[19]
  -------------------------------------------------------------------
                         required time                         88.370    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                 79.823    

Slack (MET) :             79.838ns  (required time - arrival time)
  Source:                 clock_div_u0/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 1.240ns (34.904%)  route 2.313ns (65.096%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.542     5.086    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.419     5.505 r  clock_div_u0/cnter_reg[1]/Q
                         net (fo=6, routed)           1.000     6.505    clock_div_u0/cnter[1]
    SLICE_X30Y69         LUT5 (Prop_lut5_I1_O)        0.327     6.832 r  clock_div_u0/cnter[0]_i_2/O
                         net (fo=2, routed)           0.416     7.248    clock_div_u0/cnter[0]_i_2_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I4_O)        0.348     7.596 r  clock_div_u0/cnter[9]_i_2/O
                         net (fo=10, routed)          0.896     8.492    clock_div_u0/cnter[9]_i_2_n_0
    SLICE_X30Y68         LUT5 (Prop_lut5_I0_O)        0.146     8.638 r  clock_div_u0/cnter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.638    clock_div_u0/cnter_0[3]
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425    88.119    clock_div_u0/CLK
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[3]/C
                         clock pessimism              0.274    88.394    
                         clock uncertainty           -0.035    88.358    
    SLICE_X30Y68         FDCE (Setup_fdce_C_D)        0.118    88.476    clock_div_u0/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         88.476    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                 79.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.554     1.458    clock_div_u0/CLK
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDCE (Prop_fdce_C_Q)         0.164     1.622 r  clock_div_u0/cnter_reg[7]/Q
                         net (fo=5, routed)           0.083     1.705    clock_div_u0/cnter[7]
    SLICE_X31Y68         LUT5 (Prop_lut5_I3_O)        0.045     1.750 r  clock_div_u0/cnter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.750    clock_div_u0/cnter_0[8]
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.820     1.970    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[8]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X31Y68         FDCE (Hold_fdce_C_D)         0.092     1.563    clock_div_u0/cnter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.187ns (51.766%)  route 0.174ns (48.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.554     1.458    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  clock_div_u0/cnter_reg[0]/Q
                         net (fo=7, routed)           0.174     1.773    clock_div_u0/cnter[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I3_O)        0.046     1.819 r  clock_div_u0/cnter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    clock_div_u0/cnter_0[3]
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.820     1.970    clock_div_u0/CLK
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[3]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X30Y68         FDCE (Hold_fdce_C_D)         0.131     1.602    clock_div_u0/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.179%)  route 0.123ns (39.821%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.554     1.458    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  clock_div_u0/cnter_reg[9]/Q
                         net (fo=3, routed)           0.123     1.722    clock_div_u0/cnter[9]
    SLICE_X31Y68         LUT6 (Prop_lut6_I1_O)        0.045     1.767 r  clock_div_u0/cnter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    clock_div_u0/cnter_0[9]
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.820     1.970    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[9]/C
                         clock pessimism             -0.512     1.458    
    SLICE_X31Y68         FDCE (Hold_fdce_C_D)         0.091     1.549    clock_div_u0/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.512%)  route 0.168ns (47.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.553     1.457    clock_div_u0/CLK
    SLICE_X31Y69         FDCE                                         r  clock_div_u0/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDCE (Prop_fdce_C_Q)         0.141     1.598 r  clock_div_u0/cnter_reg[4]/Q
                         net (fo=6, routed)           0.168     1.766    clock_div_u0/cnter[4]
    SLICE_X30Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  clock_div_u0/cnter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    clock_div_u0/cnter_0[7]
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.820     1.970    clock_div_u0/CLK
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[7]/C
                         clock pessimism             -0.498     1.472    
    SLICE_X30Y68         FDCE (Hold_fdce_C_D)         0.121     1.593    clock_div_u0/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.632%)  route 0.174ns (48.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.554     1.458    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDCE (Prop_fdce_C_Q)         0.141     1.599 r  clock_div_u0/cnter_reg[0]/Q
                         net (fo=7, routed)           0.174     1.773    clock_div_u0/cnter[0]
    SLICE_X30Y68         LUT4 (Prop_lut4_I2_O)        0.045     1.818 r  clock_div_u0/cnter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    clock_div_u0/cnter_0[2]
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.820     1.970    clock_div_u0/CLK
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[2]/C
                         clock pessimism             -0.499     1.471    
    SLICE_X30Y68         FDCE (Hold_fdce_C_D)         0.120     1.591    clock_div_u0/cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_div_u0/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.552     1.456    clock_div_u0/CLK
    SLICE_X30Y70         FDCE                                         r  clock_div_u0/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y70         FDCE (Prop_fdce_C_Q)         0.164     1.620 r  clock_div_u0/clkout_r_reg/Q
                         net (fo=10, routed)          0.175     1.795    clock_div_u0/clk_uart
    SLICE_X30Y70         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  clock_div_u0/clkout_r_i_1__0/O
                         net (fo=1, routed)           0.000     1.840    clock_div_u0/clkout_r_i_1__0_n_0
    SLICE_X30Y70         FDCE                                         r  clock_div_u0/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.818     1.968    clock_div_u0/CLK
    SLICE_X30Y70         FDCE                                         r  clock_div_u0/clkout_r_reg/C
                         clock pessimism             -0.512     1.456    
    SLICE_X30Y70         FDCE (Hold_fdce_C_D)         0.120     1.576    clock_div_u0/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clock_div_u3/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u3/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    clock_div_u3/CLK
    SLICE_X41Y74         FDCE                                         r  clock_div_u3/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141     1.593 f  clock_div_u3/cnter_reg[0]/Q
                         net (fo=3, routed)           0.181     1.773    clock_div_u3/cnter_reg_n_0_[0]
    SLICE_X41Y74         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  clock_div_u3/cnter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.818    clock_div_u3/cnter[0]
    SLICE_X41Y74         FDCE                                         r  clock_div_u3/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.815     1.964    clock_div_u3/CLK
    SLICE_X41Y74         FDCE                                         r  clock_div_u3/cnter_reg[0]/C
                         clock pessimism             -0.512     1.452    
    SLICE_X41Y74         FDCE (Hold_fdce_C_D)         0.091     1.543    clock_div_u3/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 clock_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u3/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.565%)  route 0.182ns (49.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.549     1.453    clock_div_u3/CLK
    SLICE_X41Y73         FDCE                                         r  clock_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  clock_div_u3/clkout_r_reg/Q
                         net (fo=26, routed)          0.182     1.776    clock_div_u3/clkout_r_reg_0
    SLICE_X41Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  clock_div_u3/clkout_r_i_1__2/O
                         net (fo=1, routed)           0.000     1.821    clock_div_u3/clkout_r_i_1__2_n_0
    SLICE_X41Y73         FDCE                                         r  clock_div_u3/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.816     1.965    clock_div_u3/CLK
    SLICE_X41Y73         FDCE                                         r  clock_div_u3/clkout_r_reg/C
                         clock pessimism             -0.512     1.453    
    SLICE_X41Y73         FDCE (Hold_fdce_C_D)         0.091     1.544    clock_div_u3/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clock_div_u1/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u1/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.549     1.453    clock_div_u1/CLK
    SLICE_X28Y73         FDCE                                         r  clock_div_u1/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y73         FDCE (Prop_fdce_C_Q)         0.141     1.594 r  clock_div_u1/clkout_r_reg/Q
                         net (fo=2, routed)           0.185     1.778    clock_div_u1/clkout_r
    SLICE_X28Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.823 r  clock_div_u1/clkout_r_i_1__3/O
                         net (fo=1, routed)           0.000     1.823    clock_div_u1/clkout_r_i_1__3_n_0
    SLICE_X28Y73         FDCE                                         r  clock_div_u1/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.816     1.965    clock_div_u1/CLK
    SLICE_X28Y73         FDCE                                         r  clock_div_u1/clkout_r_reg/C
                         clock pessimism             -0.512     1.453    
    SLICE_X28Y73         FDCE (Hold_fdce_C_D)         0.091     1.544    clock_div_u1/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clock_div_u0/cnter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clock_div_u0/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.044%)  route 0.166ns (39.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.553     1.457    clock_div_u0/CLK
    SLICE_X30Y69         FDCE                                         r  clock_div_u0/cnter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.148     1.605 r  clock_div_u0/cnter_reg[6]/Q
                         net (fo=4, routed)           0.166     1.770    clock_div_u0/cnter[6]
    SLICE_X30Y69         LUT5 (Prop_lut5_I1_O)        0.101     1.871 r  clock_div_u0/cnter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    clock_div_u0/cnter_0[6]
    SLICE_X30Y69         FDCE                                         r  clock_div_u0/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.819     1.969    clock_div_u0/CLK
    SLICE_X30Y69         FDCE                                         r  clock_div_u0/cnter_reg[6]/C
                         clock pessimism             -0.512     1.457    
    SLICE_X30Y69         FDCE (Hold_fdce_C_D)         0.131     1.588    clock_div_u0/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         83.330      79.330     XADC_X0Y0      xadc_u0/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X40Y77   clk_div_u1/clkout_r_reg/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X40Y79   clk_div_u1/cnter_reg[0]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X40Y79   clk_div_u1/cnter_reg[10]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X40Y79   clk_div_u1/cnter_reg[11]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X40Y79   clk_div_u1/cnter_reg[12]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X40Y79   clk_div_u1/cnter_reg[13]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X40Y77   clk_div_u1/cnter_reg[1]/C
Min Period        n/a     FDCE/C     n/a            1.000         83.330      82.330     SLICE_X40Y77   clk_div_u1/cnter_reg[2]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X40Y77   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X40Y77   clk_div_u1/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X40Y79   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X40Y79   clk_div_u1/cnter_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X40Y79   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X40Y79   clk_div_u1/cnter_reg[10]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X40Y79   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X40Y79   clk_div_u1/cnter_reg[11]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X40Y79   clk_div_u1/cnter_reg[12]/C
Low Pulse Width   Fast    FDCE/C     n/a            0.500         41.670      41.170     SLICE_X40Y79   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X40Y77   clk_div_u1/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X40Y77   clk_div_u1/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X40Y79   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X40Y79   clk_div_u1/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X40Y79   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X40Y79   clk_div_u1/cnter_reg[10]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X40Y79   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X40Y79   clk_div_u1/cnter_reg[11]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X40Y79   clk_div_u1/cnter_reg[12]/C
High Pulse Width  Fast    FDCE/C     n/a            0.500         41.660      41.160     SLICE_X40Y79   clk_div_u1/cnter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           366 Endpoints
Min Delay           366 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Segment_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio45
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.858ns  (logic 5.021ns (42.348%)  route 6.836ns (57.652%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE                         0.000     0.000 r  Segment_data_reg[8]/C
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Segment_data_reg[8]/Q
                         net (fo=1, routed)           0.688     1.166    segment_u0/Q[8]
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.298     1.464 f  segment_u0/pio38_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.820     2.284    segment_u0/pio38_OBUF_inst_i_8_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.152     2.436 f  segment_u0/pio38_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.894     3.330    segment_u0/cur_num_r__28[0]
    SLICE_X37Y69         LUT4 (Prop_lut4_I1_O)        0.354     3.684 r  segment_u0/pio45_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.434     8.118    pio45_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.739    11.858 r  pio45_OBUF_inst/O
                         net (fo=0)                   0.000    11.858    pio45
    U7                                                                r  pio45 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.288ns  (logic 4.796ns (42.486%)  route 6.492ns (57.514%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE                         0.000     0.000 r  Segment_data_reg[5]/C
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Segment_data_reg[5]/Q
                         net (fo=1, routed)           0.848     1.326    segment_u0/Q[5]
    SLICE_X35Y69         LUT6 (Prop_lut6_I4_O)        0.301     1.627 r  segment_u0/pio38_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.877     2.504    segment_u0/pio38_OBUF_inst_i_6_n_0
    SLICE_X35Y69         LUT5 (Prop_lut5_I0_O)        0.124     2.628 r  segment_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.844     3.472    segment_u0/cur_num_r__28[1]
    SLICE_X37Y69         LUT4 (Prop_lut4_I1_O)        0.154     3.626 r  segment_u0/pio48_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.923     7.549    pio48_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.739    11.288 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000    11.288    pio48
    V8                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio39
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.273ns  (logic 4.758ns (42.212%)  route 6.514ns (57.788%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE                         0.000     0.000 r  Segment_data_reg[8]/C
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Segment_data_reg[8]/Q
                         net (fo=1, routed)           0.688     1.166    segment_u0/Q[8]
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.298     1.464 r  segment_u0/pio38_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.820     2.284    segment_u0/pio38_OBUF_inst_i_8_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.152     2.436 r  segment_u0/pio38_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.892     3.328    segment_u0/cur_num_r__28[0]
    SLICE_X37Y69         LUT4 (Prop_lut4_I2_O)        0.326     3.654 r  segment_u0/pio39_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.114     7.768    pio39_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.273 r  pio39_OBUF_inst/O
                         net (fo=0)                   0.000    11.273    pio39
    V5                                                                r  pio39 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio41
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.265ns  (logic 4.774ns (42.378%)  route 6.491ns (57.622%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE                         0.000     0.000 r  Segment_data_reg[8]/C
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Segment_data_reg[8]/Q
                         net (fo=1, routed)           0.688     1.166    segment_u0/Q[8]
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.298     1.464 r  segment_u0/pio38_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.820     2.284    segment_u0/pio38_OBUF_inst_i_8_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.152     2.436 r  segment_u0/pio38_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.894     3.330    segment_u0/cur_num_r__28[0]
    SLICE_X37Y69         LUT4 (Prop_lut4_I1_O)        0.326     3.656 r  segment_u0/pio41_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.089     7.745    pio41_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.265 r  pio41_OBUF_inst/O
                         net (fo=0)                   0.000    11.265    pio41
    U5                                                                r  pio41 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio42
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 4.987ns (45.181%)  route 6.051ns (54.819%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE                         0.000     0.000 r  Segment_data_reg[8]/C
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  Segment_data_reg[8]/Q
                         net (fo=1, routed)           0.688     1.166    segment_u0/Q[8]
    SLICE_X35Y69         LUT6 (Prop_lut6_I5_O)        0.298     1.464 f  segment_u0/pio38_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.820     2.284    segment_u0/pio38_OBUF_inst_i_8_n_0
    SLICE_X36Y69         LUT5 (Prop_lut5_I0_O)        0.152     2.436 f  segment_u0/pio38_OBUF_inst_i_4/O
                         net (fo=7, routed)           0.892     3.328    segment_u0/cur_num_r__28[0]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.354     3.682 r  segment_u0/pio42_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.650     7.333    pio42_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.705    11.038 r  pio42_OBUF_inst/O
                         net (fo=0)                   0.000    11.038    pio42
    U2                                                                r  pio42 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio38
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.948ns  (logic 4.526ns (41.343%)  route 6.421ns (58.657%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE                         0.000     0.000 r  Segment_data_reg[5]/C
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Segment_data_reg[5]/Q
                         net (fo=1, routed)           0.848     1.326    segment_u0/Q[5]
    SLICE_X35Y69         LUT6 (Prop_lut6_I4_O)        0.301     1.627 r  segment_u0/pio38_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.877     2.504    segment_u0/pio38_OBUF_inst_i_6_n_0
    SLICE_X35Y69         LUT5 (Prop_lut5_I0_O)        0.124     2.628 r  segment_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.849     3.477    segment_u0/cur_num_r__28[1]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.601 r  segment_u0/pio38_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.848     7.448    pio38_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.499    10.948 r  pio38_OBUF_inst/O
                         net (fo=0)                   0.000    10.948    pio38
    U4                                                                r  pio38 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio44
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.747ns  (logic 4.531ns (42.158%)  route 6.216ns (57.842%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE                         0.000     0.000 r  Segment_data_reg[5]/C
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Segment_data_reg[5]/Q
                         net (fo=1, routed)           0.848     1.326    segment_u0/Q[5]
    SLICE_X35Y69         LUT6 (Prop_lut6_I4_O)        0.301     1.627 r  segment_u0/pio38_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.877     2.504    segment_u0/pio38_OBUF_inst_i_6_n_0
    SLICE_X35Y69         LUT5 (Prop_lut5_I0_O)        0.124     2.628 r  segment_u0/pio38_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.844     3.472    segment_u0/cur_num_r__28[1]
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.124     3.596 r  segment_u0/pio44_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.647     7.243    pio44_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.504    10.747 r  pio44_OBUF_inst/O
                         net (fo=0)                   0.000    10.747    pio44
    U3                                                                r  pio44 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio43
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.775ns  (logic 4.345ns (44.452%)  route 5.430ns (55.548%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[1]/C
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment_u0/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          1.142     1.598    segment_u0/an_r[1]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.152     1.750 r  segment_u0/pio43_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.287     6.038    pio43_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.737     9.775 r  pio43_OBUF_inst/O
                         net (fo=0)                   0.000     9.775    pio43
    W6                                                                r  pio43 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio47
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.493ns  (logic 4.348ns (45.805%)  route 5.145ns (54.195%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[2]/C
    SLICE_X36Y70         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  segment_u0/FSM_sequential_an_r_reg[2]/Q
                         net (fo=15, routed)          0.864     1.320    segment_u0/an_r[2]
    SLICE_X36Y69         LUT3 (Prop_lut3_I1_O)        0.154     1.474 r  segment_u0/pio47_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.281     5.755    pio47_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.738     9.493 r  pio47_OBUF_inst/O
                         net (fo=0)                   0.000     9.493    pio47
    U8                                                                r  pio47 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_u0/FSM_sequential_an_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pio46
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 4.091ns (44.518%)  route 5.098ns (55.482%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDCE                         0.000     0.000 r  segment_u0/FSM_sequential_an_r_reg[1]/C
    SLICE_X35Y69         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  segment_u0/FSM_sequential_an_r_reg[1]/Q
                         net (fo=14, routed)          0.975     1.431    segment_u0/an_r[1]
    SLICE_X36Y69         LUT3 (Prop_lut3_I0_O)        0.124     1.555 r  segment_u0/pio46_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.123     5.678    pio46_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.189 r  pio46_OBUF_inst/O
                         net (fo=0)                   0.000     9.189    pio46
    W7                                                                r  pio46 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prng_u0/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (53.942%)  route 0.120ns (46.058%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE                         0.000     0.000 r  prng_u0/data_reg[0]/C
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prng_u0/data_reg[0]/Q
                         net (fo=2, routed)           0.120     0.261    data[0]
    SLICE_X35Y72         FDCE                                         r  cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE                         0.000     0.000 r  prng_u0/data_reg[2]/C
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prng_u0/data_reg[2]/Q
                         net (fo=2, routed)           0.124     0.265    data[2]
    SLICE_X33Y72         FDCE                                         r  cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y73         FDCE                         0.000     0.000 r  cnter_reg[5]/C
    SLICE_X35Y73         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  cnter_reg[5]/Q
                         net (fo=1, routed)           0.086     0.214    cnter_reg_n_0_[5]
    SLICE_X35Y73         LUT3 (Prop_lut3_I0_O)        0.102     0.316 r  uart_tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.316    uart_tx_data[5]_i_1_n_0
    SLICE_X35Y73         FDCE                                         r  uart_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.294%)  route 0.177ns (55.706%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  prng_u0/data_reg[5]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prng_u0/data_reg[5]/Q
                         net (fo=2, routed)           0.177     0.318    data[5]
    SLICE_X35Y73         FDCE                                         r  cnter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Segment_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.835%)  route 0.181ns (56.165%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE                         0.000     0.000 r  prng_u0/data_reg[3]/C
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prng_u0/data_reg[3]/Q
                         net (fo=2, routed)           0.181     0.322    data[3]
    SLICE_X34Y70         FDRE                                         r  Segment_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y73         FDCE                         0.000     0.000 r  cnter_reg[6]/C
    SLICE_X33Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnter_reg[6]/Q
                         net (fo=1, routed)           0.138     0.279    cnter_reg_n_0_[6]
    SLICE_X33Y73         LUT3 (Prop_lut3_I0_O)        0.045     0.324 r  uart_tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.324    uart_tx_data[6]_i_1_n_0
    SLICE_X33Y73         FDCE                                         r  uart_tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Segment_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.478%)  route 0.183ns (56.522%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE                         0.000     0.000 r  prng_u0/data_reg[2]/C
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prng_u0/data_reg[2]/Q
                         net (fo=2, routed)           0.183     0.324    data[2]
    SLICE_X34Y69         FDRE                                         r  Segment_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.305%)  route 0.185ns (56.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  prng_u0/data_reg[4]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prng_u0/data_reg[4]/Q
                         net (fo=2, routed)           0.185     0.326    data[4]
    SLICE_X35Y73         FDCE                                         r  cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_u0/FSM_sequential_fsm_statu_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_u0/FSM_sequential_fsm_statu_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.227ns (69.409%)  route 0.100ns (30.591%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDCE                         0.000     0.000 r  uart_tx_u0/FSM_sequential_fsm_statu_reg[1]/C
    SLICE_X31Y72         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_tx_u0/FSM_sequential_fsm_statu_reg[1]/Q
                         net (fo=9, routed)           0.100     0.228    uart_tx_u0/fsm_statu[1]
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.099     0.327 r  uart_tx_u0/FSM_sequential_fsm_statu[2]_i_1/O
                         net (fo=1, routed)           0.000     0.327    uart_tx_u0/FSM_sequential_fsm_statu[2]_i_1_n_0
    SLICE_X31Y72         FDCE                                         r  uart_tx_u0/FSM_sequential_fsm_statu_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prng_u0/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Segment_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.141ns (43.002%)  route 0.187ns (56.998%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDRE                         0.000     0.000 r  prng_u0/data_reg[7]/C
    SLICE_X32Y73         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  prng_u0/data_reg[7]/Q
                         net (fo=2, routed)           0.187     0.328    data[7]
    SLICE_X34Y70         FDRE                                         r  Segment_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 2.753ns (53.929%)  route 2.352ns (46.071%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  xadc_u0/inst/DO[1]
                         net (fo=4, routed)           1.360     7.652    prng_u0/do_out[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  prng_u0/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.776    prng_u0/data0_carry_i_3_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  prng_u0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    prng_u0/data0_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  prng_u0/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.440    prng_u0/data0_carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.554 r  prng_u0/data0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.554    prng_u0/data0_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.888 r  prng_u0/data0_carry__2/O[1]
                         net (fo=1, routed)           0.992     9.879    prng_u0/data0_carry__2_n_6
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.303    10.182 r  prng_u0/data[13]_i_1/O
                         net (fo=1, routed)           0.000    10.182    prng_u0/data[13]
    SLICE_X34Y75         FDRE                                         r  prng_u0/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.060ns  (logic 2.735ns (54.047%)  route 2.325ns (45.953%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  xadc_u0/inst/DO[1]
                         net (fo=4, routed)           1.360     7.652    prng_u0/do_out[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  prng_u0/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.776    prng_u0/data0_carry_i_3_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  prng_u0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    prng_u0/data0_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  prng_u0/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.440    prng_u0/data0_carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.554 r  prng_u0/data0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.554    prng_u0/data0_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.867 r  prng_u0/data0_carry__2/O[3]
                         net (fo=1, routed)           0.965     9.832    prng_u0/data0_carry__2_n_4
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.306    10.138 r  prng_u0/data[15]_i_2/O
                         net (fo=1, routed)           0.000    10.138    prng_u0/data[15]
    SLICE_X34Y75         FDRE                                         r  prng_u0/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.875ns  (logic 2.525ns (51.793%)  route 2.350ns (48.207%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  xadc_u0/inst/DO[1]
                         net (fo=4, routed)           1.360     7.652    prng_u0/do_out[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  prng_u0/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.776    prng_u0/data0_carry_i_3_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  prng_u0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    prng_u0/data0_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.660 r  prng_u0/data0_carry__0/O[1]
                         net (fo=1, routed)           0.990     9.650    prng_u0/data0_carry__0_n_6
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.303     9.953 r  prng_u0/data[5]_i_1/O
                         net (fo=1, routed)           0.000     9.953    prng_u0/data[5]
    SLICE_X32Y73         FDRE                                         r  prng_u0/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.785ns  (logic 2.409ns (50.350%)  route 2.376ns (49.650%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  xadc_u0/inst/DO[1]
                         net (fo=4, routed)           1.360     7.652    prng_u0/do_out[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  prng_u0/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.776    prng_u0/data0_carry_i_3_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  prng_u0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    prng_u0/data0_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.548 r  prng_u0/data0_carry__0/O[0]
                         net (fo=1, routed)           1.015     9.563    prng_u0/data0_carry__0_n_7
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.299     9.862 r  prng_u0/data[4]_i_1/O
                         net (fo=1, routed)           0.000     9.862    prng_u0/data[4]
    SLICE_X32Y73         FDRE                                         r  prng_u0/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.681ns  (logic 2.657ns (56.765%)  route 2.024ns (43.235%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  xadc_u0/inst/DO[1]
                         net (fo=4, routed)           1.360     7.652    prng_u0/do_out[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  prng_u0/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.776    prng_u0/data0_carry_i_3_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  prng_u0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    prng_u0/data0_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  prng_u0/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.440    prng_u0/data0_carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.554 r  prng_u0/data0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.554    prng_u0/data0_carry__1_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.793 r  prng_u0/data0_carry__2/O[2]
                         net (fo=1, routed)           0.664     9.456    prng_u0/data0_carry__2_n_5
    SLICE_X35Y77         LUT6 (Prop_lut6_I5_O)        0.302     9.758 r  prng_u0/data[14]_i_1/O
                         net (fo=1, routed)           0.000     9.758    prng_u0/data[14]
    SLICE_X35Y77         FDRE                                         r  prng_u0/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.627ns  (logic 2.507ns (54.180%)  route 2.120ns (45.820%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  xadc_u0/inst/DO[1]
                         net (fo=4, routed)           1.360     7.652    prng_u0/do_out[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  prng_u0/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.776    prng_u0/data0_carry_i_3_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  prng_u0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    prng_u0/data0_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.639 r  prng_u0/data0_carry__0/O[3]
                         net (fo=1, routed)           0.760     9.399    prng_u0/data0_carry__0_n_4
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.306     9.705 r  prng_u0/data[7]_i_1/O
                         net (fo=1, routed)           0.000     9.705    prng_u0/data[7]
    SLICE_X32Y73         FDRE                                         r  prng_u0/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.619ns  (logic 2.639ns (57.139%)  route 1.980ns (42.861%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  xadc_u0/inst/DO[1]
                         net (fo=4, routed)           1.360     7.652    prng_u0/do_out[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  prng_u0/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.776    prng_u0/data0_carry_i_3_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  prng_u0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    prng_u0/data0_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  prng_u0/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.440    prng_u0/data0_carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.774 r  prng_u0/data0_carry__1/O[1]
                         net (fo=1, routed)           0.619     9.393    prng_u0/data0_carry__1_n_6
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.303     9.696 r  prng_u0/data[9]_i_1/O
                         net (fo=1, routed)           0.000     9.696    prng_u0/data[9]
    SLICE_X34Y77         FDRE                                         r  prng_u0/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.546ns  (logic 2.429ns (53.430%)  route 2.117ns (46.570%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  xadc_u0/inst/DO[1]
                         net (fo=4, routed)           1.360     7.652    prng_u0/do_out[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  prng_u0/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.776    prng_u0/data0_carry_i_3_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  prng_u0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    prng_u0/data0_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.565 r  prng_u0/data0_carry__0/O[2]
                         net (fo=1, routed)           0.757     9.322    prng_u0/data0_carry__0_n_5
    SLICE_X32Y73         LUT6 (Prop_lut6_I5_O)        0.302     9.624 r  prng_u0/data[6]_i_1/O
                         net (fo=1, routed)           0.000     9.624    prng_u0/data[6]
    SLICE_X32Y73         FDRE                                         r  prng_u0/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.507ns  (logic 2.543ns (56.417%)  route 1.964ns (43.583%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  xadc_u0/inst/DO[1]
                         net (fo=4, routed)           1.360     7.652    prng_u0/do_out[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  prng_u0/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.776    prng_u0/data0_carry_i_3_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  prng_u0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    prng_u0/data0_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  prng_u0/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.440    prng_u0/data0_carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.679 r  prng_u0/data0_carry__1/O[2]
                         net (fo=1, routed)           0.604     9.283    prng_u0/data0_carry__1_n_5
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.302     9.585 r  prng_u0/data[10]_i_1/O
                         net (fo=1, routed)           0.000     9.585    prng_u0/data[10]
    SLICE_X34Y77         FDRE                                         r  prng_u0/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.419ns  (logic 2.621ns (59.309%)  route 1.798ns (40.691%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.534     5.078    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[1])
                                                      1.214     6.292 r  xadc_u0/inst/DO[1]
                         net (fo=4, routed)           1.360     7.652    prng_u0/do_out[1]
    SLICE_X32Y75         LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  prng_u0/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.776    prng_u0/data0_carry_i_3_n_0
    SLICE_X32Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.326 r  prng_u0/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.326    prng_u0/data0_carry_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.440 r  prng_u0/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.440    prng_u0/data0_carry__0_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.753 r  prng_u0/data0_carry__1/O[3]
                         net (fo=1, routed)           0.438     9.191    prng_u0/data0_carry__1_n_4
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.306     9.497 r  prng_u0/data[11]_i_1/O
                         net (fo=1, routed)           0.000     9.497    prng_u0/data[11]
    SLICE_X34Y77         FDRE                                         r  prng_u0/data_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_next_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.679ns  (logic 0.301ns (44.326%)  route 0.378ns (55.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     1.708 r  xadc_u0/inst/DO[9]
                         net (fo=4, routed)           0.194     1.902    prng_u0/do_out[9]
    SLICE_X29Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.947 f  prng_u0/data_next_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.131    prng_u0/data_next_reg[9]_LDC_i_2_n_0
    SLICE_X29Y76         LDCE                                         f  prng_u0/data_next_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_next_reg[9]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.301ns (40.800%)  route 0.437ns (59.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      0.256     1.708 r  xadc_u0/inst/DO[9]
                         net (fo=4, routed)           0.194     1.902    prng_u0/do_out[9]
    SLICE_X29Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.947 f  prng_u0/data_next_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.243     2.189    prng_u0/data_next_reg[9]_LDC_i_2_n_0
    SLICE_X31Y76         FDCE                                         f  prng_u0/data_next_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_next_reg[14]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.301ns (38.418%)  route 0.482ns (61.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.708 r  xadc_u0/inst/DO[14]
                         net (fo=4, routed)           0.354     2.062    prng_u0/do_out[14]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.107 f  prng_u0/data_next_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.129     2.235    prng_u0/data_next_reg[14]_LDC_i_2_n_0
    SLICE_X31Y75         FDCE                                         f  prng_u0/data_next_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_next_reg[14]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.783ns  (logic 0.301ns (38.418%)  route 0.482ns (61.582%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.708 r  xadc_u0/inst/DO[14]
                         net (fo=4, routed)           0.354     2.062    prng_u0/do_out[14]
    SLICE_X31Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.107 f  prng_u0/data_next_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.129     2.235    prng_u0/data_next_reg[14]_LDC_i_2_n_0
    SLICE_X30Y75         LDCE                                         f  prng_u0/data_next_reg[14]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_next_reg[5]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.301ns (37.306%)  route 0.506ns (62.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256     1.708 r  xadc_u0/inst/DO[5]
                         net (fo=4, routed)           0.378     2.086    prng_u0/do_out[5]
    SLICE_X33Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.131 f  prng_u0/data_next_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.128     2.259    prng_u0/data_next_reg[5]_LDC_i_2_n_0
    SLICE_X34Y71         FDCE                                         f  prng_u0/data_next_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_next_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.301ns (37.306%)  route 0.506ns (62.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256     1.708 r  xadc_u0/inst/DO[5]
                         net (fo=4, routed)           0.378     2.086    prng_u0/do_out[5]
    SLICE_X33Y71         LUT2 (Prop_lut2_I1_O)        0.045     2.131 f  prng_u0/data_next_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.128     2.259    prng_u0/data_next_reg[5]_LDC_i_2_n_0
    SLICE_X35Y71         LDCE                                         f  prng_u0/data_next_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_next_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.814ns  (logic 0.301ns (36.958%)  route 0.513ns (63.042%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     1.708 r  xadc_u0/inst/DO[11]
                         net (fo=4, routed)           0.330     2.037    prng_u0/do_out[11]
    SLICE_X29Y77         LUT2 (Prop_lut2_I1_O)        0.045     2.082 f  prng_u0/data_next_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.184     2.266    prng_u0/data_next_reg[11]_LDC_i_2_n_0
    SLICE_X29Y77         LDCE                                         f  prng_u0/data_next_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_next_reg[11]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.301ns (36.657%)  route 0.520ns (63.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      0.256     1.708 r  xadc_u0/inst/DO[11]
                         net (fo=4, routed)           0.330     2.037    prng_u0/do_out[11]
    SLICE_X29Y77         LUT2 (Prop_lut2_I1_O)        0.045     2.082 f  prng_u0/data_next_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.191     2.273    prng_u0/data_next_reg[11]_LDC_i_2_n_0
    SLICE_X31Y77         FDCE                                         f  prng_u0/data_next_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_next_reg[13]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.301ns (36.569%)  route 0.522ns (63.431%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     1.708 r  xadc_u0/inst/DO[13]
                         net (fo=4, routed)           0.402     2.110    prng_u0/do_out[13]
    SLICE_X31Y76         LUT2 (Prop_lut2_I1_O)        0.045     2.155 f  prng_u0/data_next_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.120     2.275    prng_u0/data_next_reg[13]_LDC_i_2_n_0
    SLICE_X32Y76         LDCE                                         f  prng_u0/data_next_reg[13]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xadc_u0/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            prng_u0/data_next_reg[8]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.301ns (35.618%)  route 0.544ns (64.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.548     1.452    xadc_u0/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_u0/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     1.708 r  xadc_u0/inst/DO[8]
                         net (fo=4, routed)           0.330     2.038    prng_u0/do_out[8]
    SLICE_X28Y75         LUT2 (Prop_lut2_I1_O)        0.045     2.083 f  prng_u0/data_next_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.214     2.297    prng_u0/data_next_reg[8]_LDC_i_2_n_0
    SLICE_X30Y74         FDCE                                         f  prng_u0/data_next_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.456ns (17.760%)  route 6.743ns (82.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         6.743     8.199    clock_div_u0/btn_IBUF[0]
    SLICE_X31Y68         FDCE                                         f  clock_div_u0/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425     4.789    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.456ns (17.760%)  route 6.743ns (82.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         6.743     8.199    clock_div_u0/btn_IBUF[0]
    SLICE_X31Y68         FDCE                                         f  clock_div_u0/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425     4.789    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.456ns (17.760%)  route 6.743ns (82.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         6.743     8.199    clock_div_u0/btn_IBUF[0]
    SLICE_X30Y68         FDCE                                         f  clock_div_u0/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425     4.789    clock_div_u0/CLK
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.456ns (17.760%)  route 6.743ns (82.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         6.743     8.199    clock_div_u0/btn_IBUF[0]
    SLICE_X30Y68         FDCE                                         f  clock_div_u0/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425     4.789    clock_div_u0/CLK
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.456ns (17.760%)  route 6.743ns (82.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         6.743     8.199    clock_div_u0/btn_IBUF[0]
    SLICE_X30Y68         FDCE                                         f  clock_div_u0/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425     4.789    clock_div_u0/CLK
    SLICE_X30Y68         FDCE                                         r  clock_div_u0/cnter_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.456ns (17.760%)  route 6.743ns (82.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         6.743     8.199    clock_div_u0/btn_IBUF[0]
    SLICE_X31Y68         FDCE                                         f  clock_div_u0/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425     4.789    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u0/cnter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.456ns (17.760%)  route 6.743ns (82.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         6.743     8.199    clock_div_u0/btn_IBUF[0]
    SLICE_X31Y68         FDCE                                         f  clock_div_u0/cnter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425     4.789    clock_div_u0/CLK
    SLICE_X31Y68         FDCE                                         r  clock_div_u0/cnter_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u1/cnter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.199ns  (logic 1.456ns (17.760%)  route 6.743ns (82.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         6.743     8.199    clock_div_u1/btn_IBUF[0]
    SLICE_X30Y68         FDCE                                         f  clock_div_u1/cnter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.425     4.789    clock_div_u1/CLK
    SLICE_X30Y68         FDCE                                         r  clock_div_u1/cnter_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u1/cnter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.456ns (17.887%)  route 6.685ns (82.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         6.685     8.141    clock_div_u1/btn_IBUF[0]
    SLICE_X28Y70         FDCE                                         f  clock_div_u1/cnter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.426     4.790    clock_div_u1/CLK
    SLICE_X28Y70         FDCE                                         r  clock_div_u1/cnter_reg[11]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u1/cnter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.141ns  (logic 1.456ns (17.887%)  route 6.685ns (82.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         6.685     8.141    clock_div_u1/btn_IBUF[0]
    SLICE_X28Y70         FDCE                                         f  clock_div_u1/cnter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.426     4.790    clock_div_u1/CLK
    SLICE_X28Y70         FDCE                                         r  clock_div_u1/cnter_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u1/cnter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.224ns (13.477%)  route 1.440ns (86.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         1.440     1.664    clock_div_u1/btn_IBUF[0]
    SLICE_X28Y72         FDCE                                         f  clock_div_u1/cnter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.817     1.967    clock_div_u1/CLK
    SLICE_X28Y72         FDCE                                         r  clock_div_u1/cnter_reg[15]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u1/cnter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.224ns (13.477%)  route 1.440ns (86.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         1.440     1.664    clock_div_u1/btn_IBUF[0]
    SLICE_X28Y72         FDCE                                         f  clock_div_u1/cnter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.817     1.967    clock_div_u1/CLK
    SLICE_X28Y72         FDCE                                         r  clock_div_u1/cnter_reg[16]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u1/cnter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.224ns (13.477%)  route 1.440ns (86.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         1.440     1.664    clock_div_u1/btn_IBUF[0]
    SLICE_X28Y72         FDCE                                         f  clock_div_u1/cnter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.817     1.967    clock_div_u1/CLK
    SLICE_X28Y72         FDCE                                         r  clock_div_u1/cnter_reg[19]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u1/cnter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.224ns (13.477%)  route 1.440ns (86.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         1.440     1.664    clock_div_u1/btn_IBUF[0]
    SLICE_X28Y72         FDCE                                         f  clock_div_u1/cnter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.817     1.967    clock_div_u1/CLK
    SLICE_X28Y72         FDCE                                         r  clock_div_u1/cnter_reg[20]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u1/clkout_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.224ns (12.793%)  route 1.529ns (87.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         1.529     1.753    clock_div_u1/btn_IBUF[0]
    SLICE_X28Y73         FDCE                                         f  clock_div_u1/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.816     1.965    clock_div_u1/CLK
    SLICE_X28Y73         FDCE                                         r  clock_div_u1/clkout_r_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u1/cnter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.224ns (12.793%)  route 1.529ns (87.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         1.529     1.753    clock_div_u1/btn_IBUF[0]
    SLICE_X28Y73         FDCE                                         f  clock_div_u1/cnter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.816     1.965    clock_div_u1/CLK
    SLICE_X28Y73         FDCE                                         r  clock_div_u1/cnter_reg[17]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clock_div_u1/cnter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.224ns (12.793%)  route 1.529ns (87.207%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         1.529     1.753    clock_div_u1/btn_IBUF[0]
    SLICE_X28Y73         FDCE                                         f  clock_div_u1/cnter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.816     1.965    clock_div_u1/CLK
    SLICE_X28Y73         FDCE                                         r  clock_div_u1/cnter_reg[18]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/clkout_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.224ns (11.220%)  route 1.775ns (88.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         1.775     1.999    clk_div_u1/btn_IBUF[0]
    SLICE_X40Y77         FDCE                                         f  clk_div_u1/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.817     1.967    clk_div_u1/clkout_r_reg_0
    SLICE_X40Y77         FDCE                                         r  clk_div_u1/clkout_r_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.224ns (11.220%)  route 1.775ns (88.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         1.775     1.999    clk_div_u1/btn_IBUF[0]
    SLICE_X40Y77         FDCE                                         f  clk_div_u1/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.817     1.967    clk_div_u1/clkout_r_reg_0
    SLICE_X40Y77         FDCE                                         r  clk_div_u1/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            clk_div_u1/cnter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.999ns  (logic 0.224ns (11.220%)  route 1.775ns (88.780%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn_IBUF[1]_inst/O
                         net (fo=202, routed)         1.775     1.999    clk_div_u1/btn_IBUF[0]
    SLICE_X40Y77         FDCE                                         f  clk_div_u1/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.817     1.967    clk_div_u1/clkout_r_reg_0
    SLICE_X40Y77         FDCE                                         r  clk_div_u1/cnter_reg[2]/C





