<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\impl\gwsynthesis\TangConsoleDCJ11MEM.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\tc138k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\wks\ework\FPGA\TangNano\console\TangConsoleDCJ11MEM\v6\TangConsoleDCJ11MEM_project\src\TangConsoleDCJ11MEM.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Sep  2 09:52:56 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>24001</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>19944</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>1836</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk50 </td>
</tr>
<tr>
<td>2</td>
<td>CLK2</td>
<td>Base</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td></td>
<td></td>
<td>CLK2 </td>
</tr>
<tr>
<td>3</td>
<td>ALE</td>
<td>Base</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td></td>
<td></td>
<td>ALE_n </td>
</tr>
<tr>
<td>4</td>
<td>SCTL</td>
<td>Base</td>
<td>55.556</td>
<td>18.000
<td>0.000</td>
<td>27.778</td>
<td></td>
<td></td>
<td>SCTL_n </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>50.000(MHz)</td>
<td>253.505(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>CLK2</td>
<td>18.000(MHz)</td>
<td>41.324(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ALE</td>
<td>18.000(MHz)</td>
<td>212.667(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of SCTL!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ALE</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>SCTL</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>15.070</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_wordcount_15_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.848</td>
<td>13.210</td>
</tr>
<tr>
<td>2</td>
<td>15.690</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_wordcount_1_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.842</td>
<td>12.584</td>
</tr>
<tr>
<td>3</td>
<td>15.690</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_wordcount_10_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.842</td>
<td>12.584</td>
</tr>
<tr>
<td>4</td>
<td>15.690</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_wordcount_12_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.842</td>
<td>12.584</td>
</tr>
<tr>
<td>5</td>
<td>15.836</td>
<td>DAL_latched_7_s0/Q</td>
<td>dbg_reg4_7_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.892</td>
<td>12.487</td>
</tr>
<tr>
<td>6</td>
<td>15.867</td>
<td>DAL_latched_7_s0/Q</td>
<td>dbg_reg1_9_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.886</td>
<td>12.450</td>
</tr>
<tr>
<td>7</td>
<td>15.872</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_wordcount_6_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.856</td>
<td>12.415</td>
</tr>
<tr>
<td>8</td>
<td>15.882</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_start_address_17_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.865</td>
<td>12.415</td>
</tr>
<tr>
<td>9</td>
<td>15.907</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_start_address_7_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.850</td>
<td>12.375</td>
</tr>
<tr>
<td>10</td>
<td>15.910</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_wordcount_8_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.851</td>
<td>12.373</td>
</tr>
<tr>
<td>11</td>
<td>15.910</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_wordcount_9_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.851</td>
<td>12.373</td>
</tr>
<tr>
<td>12</td>
<td>15.998</td>
<td>AIO_latched_0_s0/Q</td>
<td>mem_lo_mem_lo_7_1_s/CEA</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.954</td>
<td>12.615</td>
</tr>
<tr>
<td>13</td>
<td>16.042</td>
<td>DAL_latched_9_s0/Q</td>
<td>REG_KE_AC_6_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.893</td>
<td>12.283</td>
</tr>
<tr>
<td>14</td>
<td>16.055</td>
<td>halt_cnt_19_s0/Q</td>
<td>reg_HALT_SW_s0/CE</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>3.631</td>
</tr>
<tr>
<td>15</td>
<td>16.073</td>
<td>DAL_latched_7_s0/Q</td>
<td>dbg_reg2_6_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.882</td>
<td>12.241</td>
</tr>
<tr>
<td>16</td>
<td>16.085</td>
<td>DAL_latched_7_s0/Q</td>
<td>dbg_reg1_0_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.895</td>
<td>12.241</td>
</tr>
<tr>
<td>17</td>
<td>16.103</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_wordcount_0_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.832</td>
<td>12.161</td>
</tr>
<tr>
<td>18</td>
<td>16.110</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_wordcount_7_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.844</td>
<td>12.166</td>
</tr>
<tr>
<td>19</td>
<td>16.112</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_wordcount_3_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.846</td>
<td>12.166</td>
</tr>
<tr>
<td>20</td>
<td>16.112</td>
<td>DAL_latched_2_s0/Q</td>
<td>RK_dma_start_address_0_s0/CE</td>
<td>ALE:[F]</td>
<td>CLK2:[R]</td>
<td>27.778</td>
<td>-0.846</td>
<td>12.166</td>
</tr>
<tr>
<td>21</td>
<td>16.119</td>
<td>halt_cnt_2_s0/Q</td>
<td>halt_cnt_13_s0/CE</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.570</td>
</tr>
<tr>
<td>22</td>
<td>16.119</td>
<td>halt_cnt_2_s0/Q</td>
<td>halt_cnt_14_s0/CE</td>
<td>clk50:[R]</td>
<td>clk50:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.570</td>
</tr>
<tr>
<td>23</td>
<td>15.679</td>
<td>sdhd_inst/state_3_s0/Q</td>
<td>mem_hi_mem_hi_3_2_s/ADB[9]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.443</td>
<td>11.729</td>
</tr>
<tr>
<td>24</td>
<td>15.763</td>
<td>sdhd_inst/state_3_s0/Q</td>
<td>mem_lo_mem_lo_7_1_s/ADB[9]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.407</td>
<td>11.680</td>
</tr>
<tr>
<td>25</td>
<td>15.965</td>
<td>sdhd_inst/state_3_s0/Q</td>
<td>mem_lo_mem_lo_7_3_s/ADB[9]</td>
<td>CLK2:[R]</td>
<td>CLK2:[F]</td>
<td>27.778</td>
<td>0.434</td>
<td>11.451</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.964</td>
<td>SCTL_n0_s0/D</td>
<td>SCTL_n0_s0/D</td>
<td>SCTL:[F]</td>
<td>CLK2:[F]</td>
<td>0.000</td>
<td>-2.931</td>
<td>2.044</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.167</td>
<td>ALE_n0_s0/D</td>
<td>ALE_n0_s0/D</td>
<td>ALE:[F]</td>
<td>CLK2:[F]</td>
<td>0.000</td>
<td>-2.929</td>
<td>2.839</td>
</tr>
<tr>
<td>3</td>
<td>0.168</td>
<td>uart_tx_inst/tx_head_6_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[9]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.204</td>
</tr>
<tr>
<td>4</td>
<td>0.205</td>
<td>uart_tx_inst/tx_head_3_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[6]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.241</td>
</tr>
<tr>
<td>5</td>
<td>0.212</td>
<td>uart_tx_inst/tx_tail_9_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[12]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.018</td>
<td>0.267</td>
</tr>
<tr>
<td>6</td>
<td>0.213</td>
<td>uart_tx_inst/tx_tail_5_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[8]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.264</td>
</tr>
<tr>
<td>7</td>
<td>0.215</td>
<td>uart_tx_inst/tx_tail_10_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[13]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.261</td>
</tr>
<tr>
<td>8</td>
<td>0.223</td>
<td>uart_tx_inst/tx_tail_4_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[7]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.274</td>
</tr>
<tr>
<td>9</td>
<td>0.227</td>
<td>uart_tx_inst/tx_head_9_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[12]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.267</td>
</tr>
<tr>
<td>10</td>
<td>0.231</td>
<td>uart_tx_inst/tx_head_4_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[7]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.267</td>
</tr>
<tr>
<td>11</td>
<td>0.259</td>
<td>sdhd_inst/read_dma_cnt_0_s0/Q</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[3]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.282</td>
</tr>
<tr>
<td>12</td>
<td>0.269</td>
<td>uart_tx_inst/tx_head_10_s0/Q</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[13]</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.309</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>uart_tx_inst_dbg/bit_cnt_1_s0/Q</td>
<td>uart_tx_inst_dbg/bit_cnt_1_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>sdhd_inst/read_byte_cnt_0_s2/Q</td>
<td>sdhd_inst/read_byte_cnt_0_s2/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>sdhd_inst/dma_bytecount_9_s0/Q</td>
<td>sdhd_inst/dma_bytecount_9_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>sdhd_inst/dma_bytecount_13_s0/Q</td>
<td>sdhd_inst/dma_bytecount_13_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>sdhd_inst/r1_bit_cnt_0_s0/Q</td>
<td>sdhd_inst/r1_bit_cnt_0_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>sdhd_inst/r1_bit_cnt_2_s0/Q</td>
<td>sdhd_inst/r1_bit_cnt_2_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>sdhd_inst/seek_cnt_0_s0/Q</td>
<td>sdhd_inst/seek_cnt_0_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>uart_tx_inst/cycle_cnt_18_s0/Q</td>
<td>uart_tx_inst/cycle_cnt_18_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>uart_tx_inst/bit_cnt_1_s0/Q</td>
<td>uart_tx_inst/bit_cnt_1_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>uart_tx_inst/bit_cnt_3_s0/Q</td>
<td>uart_tx_inst/bit_cnt_3_s0/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>dbg_pbuf[3]_1_s4/Q</td>
<td>dbg_pbuf[3]_1_s4/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>dbg_pbuf[13]_1_s4/Q</td>
<td>dbg_pbuf[13]_1_s4/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>dbg_pbuf[16]_2_s4/Q</td>
<td>dbg_pbuf[16]_2_s4/D</td>
<td>CLK2:[R]</td>
<td>CLK2:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.703</td>
<td>7.953</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>halt_cnt_24_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.703</td>
<td>7.953</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>halt_cnt_23_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.703</td>
<td>7.953</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>halt_cnt_22_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.703</td>
<td>7.953</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>halt_cnt_21_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.703</td>
<td>7.953</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>halt_cnt_20_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.703</td>
<td>7.953</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>halt_cnt_19_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.706</td>
<td>7.956</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>reg_HALT_SW_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.707</td>
<td>7.957</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>reg_INIT_n_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.709</td>
<td>7.959</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>halt_cnt_27_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.709</td>
<td>7.959</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>clk50</td>
<td>halt_cnt_25_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_wordcount_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>46.505</td>
<td>3.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[1][A]</td>
<td style=" font-weight:bold;">RK_dma_wordcount_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.921</td>
<td>5.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C117[1][A]</td>
<td>RK_dma_wordcount_15_s0/CLK</td>
</tr>
<tr>
<td>61.886</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_wordcount_15_s0</td>
</tr>
<tr>
<td>61.574</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C117[1][A]</td>
<td>RK_dma_wordcount_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.848</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 18.026%; route: 10.395, 78.690%; tC2Q: 0.434, 3.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.723%; route: 5.682, 89.277%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_wordcount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.879</td>
<td>2.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td style=" font-weight:bold;">RK_dma_wordcount_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.915</td>
<td>5.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][B]</td>
<td>RK_dma_wordcount_1_s0/CLK</td>
</tr>
<tr>
<td>61.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_wordcount_1_s0</td>
</tr>
<tr>
<td>61.569</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C113[2][B]</td>
<td>RK_dma_wordcount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 18.923%; route: 9.769, 77.630%; tC2Q: 0.434, 3.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.733%; route: 5.676, 89.267%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_wordcount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.879</td>
<td>2.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[3][A]</td>
<td style=" font-weight:bold;">RK_dma_wordcount_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.915</td>
<td>5.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[3][A]</td>
<td>RK_dma_wordcount_10_s0/CLK</td>
</tr>
<tr>
<td>61.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_wordcount_10_s0</td>
</tr>
<tr>
<td>61.569</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C113[3][A]</td>
<td>RK_dma_wordcount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 18.923%; route: 9.769, 77.630%; tC2Q: 0.434, 3.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.733%; route: 5.676, 89.267%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.690</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_wordcount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.879</td>
<td>2.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][A]</td>
<td style=" font-weight:bold;">RK_dma_wordcount_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.915</td>
<td>5.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C113[2][A]</td>
<td>RK_dma_wordcount_12_s0/CLK</td>
</tr>
<tr>
<td>61.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_wordcount_12_s0</td>
</tr>
<tr>
<td>61.569</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C113[2][A]</td>
<td>RK_dma_wordcount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.842</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 18.923%; route: 9.769, 77.630%; tC2Q: 0.434, 3.447%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.733%; route: 5.676, 89.267%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg4_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.251</td>
<td>4.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C109[2][A]</td>
<td>DAL_latched_7_s0/CLK</td>
</tr>
<tr>
<td>33.685</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>24</td>
<td>R54C109[2][A]</td>
<td style=" font-weight:bold;">DAL_latched_7_s0/Q</td>
</tr>
<tr>
<td>35.452</td>
<td>1.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[3][B]</td>
<td>pmod0_d_3_s6/I1</td>
</tr>
<tr>
<td>36.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C128[3][B]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s6/F</td>
</tr>
<tr>
<td>36.447</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>pmod0_d_3_s3/I3</td>
</tr>
<tr>
<td>36.904</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s3/F</td>
</tr>
<tr>
<td>37.674</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[2][B]</td>
<td>pmod0_d_3_s0/I1</td>
</tr>
<tr>
<td>38.241</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C119[2][B]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s0/F</td>
</tr>
<tr>
<td>38.741</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[2][A]</td>
<td>pmod0_d_3_s7/I0</td>
</tr>
<tr>
<td>39.309</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R58C112[2][A]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s7/F</td>
</tr>
<tr>
<td>41.130</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C120[3][A]</td>
<td>dbg_regw_13_s4/I0</td>
</tr>
<tr>
<td>41.704</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R50C120[3][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s4/F</td>
</tr>
<tr>
<td>42.135</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>42.709</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>45.739</td>
<td>3.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C127[0][B]</td>
<td style=" font-weight:bold;">dbg_reg4_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.921</td>
<td>5.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C127[0][B]</td>
<td>dbg_reg4_7_s0/CLK</td>
</tr>
<tr>
<td>61.886</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg4_7_s0</td>
</tr>
<tr>
<td>61.574</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C127[0][B]</td>
<td>dbg_reg4_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.561%; route: 4.786, 87.439%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.312, 26.527%; route: 8.741, 70.000%; tC2Q: 0.434, 3.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.723%; route: 5.682, 89.277%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.251</td>
<td>4.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C109[2][A]</td>
<td>DAL_latched_7_s0/CLK</td>
</tr>
<tr>
<td>33.685</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>24</td>
<td>R54C109[2][A]</td>
<td style=" font-weight:bold;">DAL_latched_7_s0/Q</td>
</tr>
<tr>
<td>35.452</td>
<td>1.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[3][B]</td>
<td>pmod0_d_3_s6/I1</td>
</tr>
<tr>
<td>36.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C128[3][B]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s6/F</td>
</tr>
<tr>
<td>36.447</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>pmod0_d_3_s3/I3</td>
</tr>
<tr>
<td>36.904</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s3/F</td>
</tr>
<tr>
<td>37.674</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[2][B]</td>
<td>pmod0_d_3_s0/I1</td>
</tr>
<tr>
<td>38.241</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C119[2][B]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s0/F</td>
</tr>
<tr>
<td>38.741</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[2][A]</td>
<td>pmod0_d_3_s7/I0</td>
</tr>
<tr>
<td>39.309</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R58C112[2][A]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s7/F</td>
</tr>
<tr>
<td>41.130</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C120[3][A]</td>
<td>dbg_regw_13_s4/I0</td>
</tr>
<tr>
<td>41.704</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R50C120[3][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s4/F</td>
</tr>
<tr>
<td>42.135</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>42.709</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>45.701</td>
<td>2.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C125[0][A]</td>
<td style=" font-weight:bold;">dbg_reg1_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.915</td>
<td>5.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C125[0][A]</td>
<td>dbg_reg1_9_s0/CLK</td>
</tr>
<tr>
<td>61.880</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg1_9_s0</td>
</tr>
<tr>
<td>61.569</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C125[0][A]</td>
<td>dbg_reg1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.561%; route: 4.786, 87.439%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.312, 26.606%; route: 8.704, 69.910%; tC2Q: 0.434, 3.484%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.733%; route: 5.676, 89.267%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.582</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_wordcount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.710</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td style=" font-weight:bold;">RK_dma_wordcount_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.928</td>
<td>5.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>RK_dma_wordcount_6_s0/CLK</td>
</tr>
<tr>
<td>61.893</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_wordcount_6_s0</td>
</tr>
<tr>
<td>61.582</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C109[0][A]</td>
<td>RK_dma_wordcount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 19.180%; route: 9.600, 77.326%; tC2Q: 0.434, 3.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.710%; route: 5.690, 89.290%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.710</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.592</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_start_address_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.710</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C108[0][A]</td>
<td style=" font-weight:bold;">RK_dma_start_address_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.938</td>
<td>5.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C108[0][A]</td>
<td>RK_dma_start_address_17_s0/CLK</td>
</tr>
<tr>
<td>61.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_start_address_17_s0</td>
</tr>
<tr>
<td>61.592</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C108[0][A]</td>
<td>RK_dma_start_address_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.865</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 19.180%; route: 9.600, 77.326%; tC2Q: 0.434, 3.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.694%; route: 5.699, 89.306%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_start_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.670</td>
<td>2.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C110[1][A]</td>
<td style=" font-weight:bold;">RK_dma_start_address_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.923</td>
<td>5.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C110[1][A]</td>
<td>RK_dma_start_address_7_s0/CLK</td>
</tr>
<tr>
<td>61.888</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_start_address_7_s0</td>
</tr>
<tr>
<td>61.577</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C110[1][A]</td>
<td>RK_dma_start_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 19.242%; route: 9.560, 77.253%; tC2Q: 0.434, 3.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.720%; route: 5.684, 89.280%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_wordcount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.667</td>
<td>2.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C112[1][A]</td>
<td style=" font-weight:bold;">RK_dma_wordcount_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.924</td>
<td>5.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C112[1][A]</td>
<td>RK_dma_wordcount_8_s0/CLK</td>
</tr>
<tr>
<td>61.889</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_wordcount_8_s0</td>
</tr>
<tr>
<td>61.578</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C112[1][A]</td>
<td>RK_dma_wordcount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 19.246%; route: 9.558, 77.248%; tC2Q: 0.434, 3.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.717%; route: 5.686, 89.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_wordcount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.667</td>
<td>2.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C112[1][B]</td>
<td style=" font-weight:bold;">RK_dma_wordcount_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.924</td>
<td>5.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C112[1][B]</td>
<td>RK_dma_wordcount_9_s0/CLK</td>
</tr>
<tr>
<td>61.889</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_wordcount_9_s0</td>
</tr>
<tr>
<td>61.578</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C112[1][B]</td>
<td>RK_dma_wordcount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 19.246%; route: 9.558, 77.248%; tC2Q: 0.434, 3.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.717%; route: 5.686, 89.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.998</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.864</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>AIO_latched_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_7_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.249</td>
<td>4.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R107C101[0][A]</td>
<td>AIO_latched_0_s0/CLK</td>
</tr>
<tr>
<td>33.692</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R107C101[0][A]</td>
<td style=" font-weight:bold;">AIO_latched_0_s0/Q</td>
</tr>
<tr>
<td>35.199</td>
<td>1.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C107[1][A]</td>
<td>DAL_sign_extended_15_s2/I2</td>
</tr>
<tr>
<td>35.488</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R57C107[1][A]</td>
<td style=" background: #97FFFF;">DAL_sign_extended_15_s2/F</td>
</tr>
<tr>
<td>35.668</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[0][A]</td>
<td>mem_lo_s266/I3</td>
</tr>
<tr>
<td>36.175</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C106[0][A]</td>
<td style=" background: #97FFFF;">mem_lo_s266/F</td>
</tr>
<tr>
<td>36.865</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C103[0][B]</td>
<td>mem_lo_s265/I2</td>
</tr>
<tr>
<td>37.373</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C103[0][B]</td>
<td style=" background: #97FFFF;">mem_lo_s265/F</td>
</tr>
<tr>
<td>37.905</td>
<td>0.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C103[3][B]</td>
<td>mem_lo_s268/I0</td>
</tr>
<tr>
<td>38.224</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R49C103[3][B]</td>
<td style=" background: #97FFFF;">mem_lo_s268/F</td>
</tr>
<tr>
<td>38.395</td>
<td>0.171</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C103[3][B]</td>
<td>mem_lo_s262/I2</td>
</tr>
<tr>
<td>38.852</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R48C103[3][B]</td>
<td style=" background: #97FFFF;">mem_lo_s262/F</td>
</tr>
<tr>
<td>45.864</td>
<td>7.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_7_1_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.981</td>
<td>5.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td>mem_lo_mem_lo_7_1_s/CLKA</td>
</tr>
<tr>
<td>61.946</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mem_lo_mem_lo_7_1_s</td>
</tr>
<tr>
<td>61.863</td>
<td>-0.084</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td>mem_lo_mem_lo_7_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.566%; route: 4.784, 87.434%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.079, 16.478%; route: 10.094, 80.014%; tC2Q: 0.442, 3.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.622%; route: 5.743, 89.378%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>REG_KE_AC_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.249</td>
<td>4.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C121[0][A]</td>
<td>DAL_latched_9_s0/CLK</td>
</tr>
<tr>
<td>33.692</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R53C121[0][A]</td>
<td style=" font-weight:bold;">DAL_latched_9_s0/Q</td>
</tr>
<tr>
<td>35.198</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C108[0][B]</td>
<td>n3426_s3/I1</td>
</tr>
<tr>
<td>35.457</td>
<td>0.259</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R52C108[0][B]</td>
<td style=" background: #97FFFF;">n3426_s3/F</td>
</tr>
<tr>
<td>36.647</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C122[3][B]</td>
<td>n3392_s17/I1</td>
</tr>
<tr>
<td>36.965</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R58C122[3][B]</td>
<td style=" background: #97FFFF;">n3392_s17/F</td>
</tr>
<tr>
<td>38.468</td>
<td>1.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C104[2][A]</td>
<td>REG_KE_AC_15_s3/I1</td>
</tr>
<tr>
<td>39.047</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>17</td>
<td>R56C104[2][A]</td>
<td style=" background: #97FFFF;">REG_KE_AC_15_s3/F</td>
</tr>
<tr>
<td>39.814</td>
<td>0.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C106[3][A]</td>
<td>KE_operation_3_s3/I3</td>
</tr>
<tr>
<td>40.388</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C106[3][A]</td>
<td style=" background: #97FFFF;">KE_operation_3_s3/F</td>
</tr>
<tr>
<td>40.560</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C106[0][B]</td>
<td>KE_operation_3_s2/I1</td>
</tr>
<tr>
<td>40.849</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R58C106[0][B]</td>
<td style=" background: #97FFFF;">KE_operation_3_s2/F</td>
</tr>
<tr>
<td>41.233</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[1][A]</td>
<td>REG_KE_AC_15_s2/I2</td>
</tr>
<tr>
<td>41.740</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R57C105[1][A]</td>
<td style=" background: #97FFFF;">REG_KE_AC_15_s2/F</td>
</tr>
<tr>
<td>45.532</td>
<td>3.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C97[0][B]</td>
<td style=" font-weight:bold;">REG_KE_AC_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.921</td>
<td>5.682</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C97[0][B]</td>
<td>REG_KE_AC_6_s0/CLK</td>
</tr>
<tr>
<td>61.886</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>REG_KE_AC_6_s0</td>
</tr>
<tr>
<td>61.574</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C97[0][B]</td>
<td>REG_KE_AC_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.566%; route: 4.784, 87.434%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.526, 20.567%; route: 9.314, 75.831%; tC2Q: 0.442, 3.603%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.723%; route: 5.682, 89.277%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.257</td>
</tr>
<tr>
<td class="label">From</td>
<td>halt_cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_HALT_SW_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.571</td>
<td>3.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[0][A]</td>
<td>halt_cnt_19_s0/CLK</td>
</tr>
<tr>
<td>4.953</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C117[0][A]</td>
<td style=" font-weight:bold;">halt_cnt_19_s0/Q</td>
</tr>
<tr>
<td>5.337</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[3][A]</td>
<td>n7921_s4/I1</td>
</tr>
<tr>
<td>5.911</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C116[3][A]</td>
<td style=" background: #97FFFF;">n7921_s4/F</td>
</tr>
<tr>
<td>6.317</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C118[3][B]</td>
<td>n7921_s1/I3</td>
</tr>
<tr>
<td>6.891</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C118[3][B]</td>
<td style=" background: #97FFFF;">n7921_s1/F</td>
</tr>
<tr>
<td>7.274</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C117[0][A]</td>
<td>n7921_s0/I2</td>
</tr>
<tr>
<td>7.782</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C117[0][A]</td>
<td style=" background: #97FFFF;">n7921_s0/F</td>
</tr>
<tr>
<td>8.202</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C114[1][A]</td>
<td style=" font-weight:bold;">reg_HALT_SW_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>24.568</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C114[1][A]</td>
<td>reg_HALT_SW_s0/CLK</td>
</tr>
<tr>
<td>24.257</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C114[1][A]</td>
<td>reg_HALT_SW_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.932%; route: 3.888, 85.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.655, 45.577%; route: 1.594, 43.890%; tC2Q: 0.382, 10.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.939%; route: 3.886, 85.061%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.251</td>
<td>4.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C109[2][A]</td>
<td>DAL_latched_7_s0/CLK</td>
</tr>
<tr>
<td>33.685</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>24</td>
<td>R54C109[2][A]</td>
<td style=" font-weight:bold;">DAL_latched_7_s0/Q</td>
</tr>
<tr>
<td>35.452</td>
<td>1.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[3][B]</td>
<td>pmod0_d_3_s6/I1</td>
</tr>
<tr>
<td>36.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C128[3][B]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s6/F</td>
</tr>
<tr>
<td>36.447</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>pmod0_d_3_s3/I3</td>
</tr>
<tr>
<td>36.904</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s3/F</td>
</tr>
<tr>
<td>37.674</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[2][B]</td>
<td>pmod0_d_3_s0/I1</td>
</tr>
<tr>
<td>38.241</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C119[2][B]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s0/F</td>
</tr>
<tr>
<td>38.741</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[2][A]</td>
<td>pmod0_d_3_s7/I0</td>
</tr>
<tr>
<td>39.309</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R58C112[2][A]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s7/F</td>
</tr>
<tr>
<td>41.130</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C120[3][A]</td>
<td>dbg_regw_13_s4/I0</td>
</tr>
<tr>
<td>41.704</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R50C120[3][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s4/F</td>
</tr>
<tr>
<td>42.135</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>42.709</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>45.492</td>
<td>2.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C126[3][A]</td>
<td style=" font-weight:bold;">dbg_reg2_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.911</td>
<td>5.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C126[3][A]</td>
<td>dbg_reg2_6_s0/CLK</td>
</tr>
<tr>
<td>61.876</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg2_6_s0</td>
</tr>
<tr>
<td>61.565</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C126[3][A]</td>
<td>dbg_reg2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.882</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.561%; route: 4.786, 87.439%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.312, 27.060%; route: 8.495, 69.397%; tC2Q: 0.434, 3.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.739%; route: 5.673, 89.261%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_reg1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.251</td>
<td>4.786</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C109[2][A]</td>
<td>DAL_latched_7_s0/CLK</td>
</tr>
<tr>
<td>33.685</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>24</td>
<td>R54C109[2][A]</td>
<td style=" font-weight:bold;">DAL_latched_7_s0/Q</td>
</tr>
<tr>
<td>35.452</td>
<td>1.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C128[3][B]</td>
<td>pmod0_d_3_s6/I1</td>
</tr>
<tr>
<td>36.026</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R56C128[3][B]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s6/F</td>
</tr>
<tr>
<td>36.447</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td>pmod0_d_3_s3/I3</td>
</tr>
<tr>
<td>36.904</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C125[3][A]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s3/F</td>
</tr>
<tr>
<td>37.674</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C119[2][B]</td>
<td>pmod0_d_3_s0/I1</td>
</tr>
<tr>
<td>38.241</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C119[2][B]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s0/F</td>
</tr>
<tr>
<td>38.741</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[2][A]</td>
<td>pmod0_d_3_s7/I0</td>
</tr>
<tr>
<td>39.309</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R58C112[2][A]</td>
<td style=" background: #97FFFF;">pmod0_d_3_s7/F</td>
</tr>
<tr>
<td>41.130</td>
<td>1.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C120[3][A]</td>
<td>dbg_regw_13_s4/I0</td>
</tr>
<tr>
<td>41.704</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>69</td>
<td>R50C120[3][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s4/F</td>
</tr>
<tr>
<td>42.135</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][A]</td>
<td>dbg_regw_13_s2/I0</td>
</tr>
<tr>
<td>42.709</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>70</td>
<td>R58C120[3][A]</td>
<td style=" background: #97FFFF;">dbg_regw_13_s2/F</td>
</tr>
<tr>
<td>45.492</td>
<td>2.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[1][A]</td>
<td style=" font-weight:bold;">dbg_reg1_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.924</td>
<td>5.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C124[1][A]</td>
<td>dbg_reg1_0_s0/CLK</td>
</tr>
<tr>
<td>61.889</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dbg_reg1_0_s0</td>
</tr>
<tr>
<td>61.578</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C124[1][A]</td>
<td>dbg_reg1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.561%; route: 4.786, 87.439%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.312, 27.060%; route: 8.495, 69.397%; tC2Q: 0.434, 3.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.717%; route: 5.686, 89.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_wordcount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.456</td>
<td>2.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C110[1][A]</td>
<td style=" font-weight:bold;">RK_dma_wordcount_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.905</td>
<td>5.667</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C110[1][A]</td>
<td>RK_dma_wordcount_0_s0/CLK</td>
</tr>
<tr>
<td>61.870</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_wordcount_0_s0</td>
</tr>
<tr>
<td>61.559</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C110[1][A]</td>
<td>RK_dma_wordcount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.832</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 19.581%; route: 9.346, 76.853%; tC2Q: 0.434, 3.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.749%; route: 5.667, 89.251%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_wordcount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.461</td>
<td>2.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[1][A]</td>
<td style=" font-weight:bold;">RK_dma_wordcount_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.917</td>
<td>5.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[1][A]</td>
<td>RK_dma_wordcount_7_s0/CLK</td>
</tr>
<tr>
<td>61.882</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_wordcount_7_s0</td>
</tr>
<tr>
<td>61.571</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C110[1][A]</td>
<td>RK_dma_wordcount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.844</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 19.573%; route: 9.351, 76.862%; tC2Q: 0.434, 3.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.729%; route: 5.679, 89.271%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_wordcount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.461</td>
<td>2.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[2][A]</td>
<td style=" font-weight:bold;">RK_dma_wordcount_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.919</td>
<td>5.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[2][A]</td>
<td>RK_dma_wordcount_3_s0/CLK</td>
</tr>
<tr>
<td>61.884</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_wordcount_3_s0</td>
</tr>
<tr>
<td>61.573</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C110[2][A]</td>
<td>RK_dma_wordcount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 19.573%; route: 9.351, 76.862%; tC2Q: 0.434, 3.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.726%; route: 5.681, 89.274%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>61.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>DAL_latched_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>RK_dma_start_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>33.295</td>
<td>4.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C120[1][A]</td>
<td>DAL_latched_2_s0/CLK</td>
</tr>
<tr>
<td>33.729</td>
<td>0.434</td>
<td>tC2Q</td>
<td>FR</td>
<td>115</td>
<td>R57C120[1][A]</td>
<td style=" font-weight:bold;">DAL_latched_2_s0/Q</td>
</tr>
<tr>
<td>36.757</td>
<td>3.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[3][A]</td>
<td>n24315_s1/I3</td>
</tr>
<tr>
<td>37.214</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>68</td>
<td>R62C133[3][A]</td>
<td style=" background: #97FFFF;">n24315_s1/F</td>
</tr>
<tr>
<td>40.705</td>
<td>3.491</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][B]</td>
<td>n26471_s2/I0</td>
</tr>
<tr>
<td>41.252</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R52C110[3][B]</td>
<td style=" background: #97FFFF;">n26471_s2/F</td>
</tr>
<tr>
<td>41.444</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[2][A]</td>
<td>RK_go_s4/I2</td>
</tr>
<tr>
<td>42.022</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[2][A]</td>
<td style=" background: #97FFFF;">RK_go_s4/F</td>
</tr>
<tr>
<td>42.027</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C110[0][B]</td>
<td>n26801_s1/I3</td>
</tr>
<tr>
<td>42.535</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R51C110[0][B]</td>
<td style=" background: #97FFFF;">n26801_s1/F</td>
</tr>
<tr>
<td>43.130</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C111[3][B]</td>
<td>n26807_s0/I3</td>
</tr>
<tr>
<td>43.421</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R50C111[3][B]</td>
<td style=" background: #97FFFF;">n26807_s0/F</td>
</tr>
<tr>
<td>45.461</td>
<td>2.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][A]</td>
<td style=" font-weight:bold;">RK_dma_start_address_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.556</td>
<td>55.556</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>55.556</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>56.238</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>61.919</td>
<td>5.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C110[3][A]</td>
<td>RK_dma_start_address_0_s0/CLK</td>
</tr>
<tr>
<td>61.884</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>RK_dma_start_address_0_s0</td>
</tr>
<tr>
<td>61.573</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C110[3][A]</td>
<td>RK_dma_start_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 12.462%; route: 4.829, 87.538%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.381, 19.573%; route: 9.351, 76.862%; tC2Q: 0.434, 3.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.726%; route: 5.681, 89.274%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>halt_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>halt_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.561</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C114[0][B]</td>
<td>halt_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C114[0][B]</td>
<td style=" font-weight:bold;">halt_cnt_2_s0/Q</td>
</tr>
<tr>
<td>5.119</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C114[1][B]</td>
<td>n7921_s8/I2</td>
</tr>
<tr>
<td>5.698</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C114[1][B]</td>
<td style=" background: #97FFFF;">n7921_s8/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C115[3][B]</td>
<td>n7921_s2/I3</td>
</tr>
<tr>
<td>6.653</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C115[3][B]</td>
<td style=" background: #97FFFF;">n7921_s2/F</td>
</tr>
<tr>
<td>7.015</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[3][A]</td>
<td>halt_cnt_27_s3/I3</td>
</tr>
<tr>
<td>7.589</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R63C117[3][A]</td>
<td style=" background: #97FFFF;">halt_cnt_27_s3/F</td>
</tr>
<tr>
<td>8.131</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[0][A]</td>
<td style=" font-weight:bold;">halt_cnt_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>24.561</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[0][A]</td>
<td>halt_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>24.250</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C116[0][A]</td>
<td>halt_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.963%; route: 3.879, 85.037%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.726, 48.354%; route: 1.461, 40.931%; tC2Q: 0.382, 10.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.963%; route: 3.879, 85.037%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>halt_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>halt_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk50:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.561</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C114[0][B]</td>
<td>halt_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.944</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R63C114[0][B]</td>
<td style=" font-weight:bold;">halt_cnt_2_s0/Q</td>
</tr>
<tr>
<td>5.119</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C114[1][B]</td>
<td>n7921_s8/I2</td>
</tr>
<tr>
<td>5.698</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C114[1][B]</td>
<td style=" background: #97FFFF;">n7921_s8/F</td>
</tr>
<tr>
<td>6.079</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C115[3][B]</td>
<td>n7921_s2/I3</td>
</tr>
<tr>
<td>6.653</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R63C115[3][B]</td>
<td style=" background: #97FFFF;">n7921_s2/F</td>
</tr>
<tr>
<td>7.015</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C117[3][A]</td>
<td>halt_cnt_27_s3/I3</td>
</tr>
<tr>
<td>7.589</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>R63C117[3][A]</td>
<td style=" background: #97FFFF;">halt_cnt_27_s3/F</td>
</tr>
<tr>
<td>8.131</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[0][B]</td>
<td style=" font-weight:bold;">halt_cnt_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>87</td>
<td>IOB104[B]</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>24.561</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C116[0][B]</td>
<td>halt_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>24.250</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C116[0][B]</td>
<td>halt_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 14.963%; route: 3.879, 85.037%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.726, 48.354%; route: 1.461, 40.931%; tC2Q: 0.382, 10.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 14.963%; route: 3.879, 85.037%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_hi_mem_hi_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.413</td>
<td>5.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[1][A]</td>
<td>sdhd_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>6.796</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R50C91[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/state_3_s0/Q</td>
</tr>
<tr>
<td>7.630</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C92[0][B]</td>
<td>sdhd_inst/n246_s3/I1</td>
</tr>
<tr>
<td>8.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C92[0][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n246_s3/F</td>
</tr>
<tr>
<td>8.211</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C92[3][B]</td>
<td>sdhd_inst/n4463_s1/I3</td>
</tr>
<tr>
<td>8.785</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R53C92[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4463_s1/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C92[2][A]</td>
<td>n2273_s3/I3</td>
</tr>
<tr>
<td>9.780</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C92[2][A]</td>
<td style=" background: #97FFFF;">n2273_s3/F</td>
</tr>
<tr>
<td>9.782</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C92[2][B]</td>
<td>n2273_s2/I1</td>
</tr>
<tr>
<td>10.142</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R56C92[2][B]</td>
<td style=" background: #97FFFF;">n2273_s2/F</td>
</tr>
<tr>
<td>18.142</td>
<td>8.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[19][B]</td>
<td style=" font-weight:bold;">mem_hi_mem_hi_3_2_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.748</td>
<td>5.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[19][B]</td>
<td>mem_hi_mem_hi_3_2_s/CLKB</td>
</tr>
<tr>
<td>33.821</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[19][B]</td>
<td>mem_hi_mem_hi_3_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.443</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.642%; route: 5.731, 89.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.080, 17.734%; route: 9.266, 79.005%; tC2Q: 0.382, 3.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.515%; route: 5.283, 88.485%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_7_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.413</td>
<td>5.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[1][A]</td>
<td>sdhd_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>6.796</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R50C91[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/state_3_s0/Q</td>
</tr>
<tr>
<td>7.630</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C92[0][B]</td>
<td>sdhd_inst/n246_s3/I1</td>
</tr>
<tr>
<td>8.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C92[0][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n246_s3/F</td>
</tr>
<tr>
<td>8.211</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C92[3][B]</td>
<td>sdhd_inst/n4463_s1/I3</td>
</tr>
<tr>
<td>8.785</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R53C92[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4463_s1/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C92[2][A]</td>
<td>n2273_s3/I3</td>
</tr>
<tr>
<td>9.780</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C92[2][A]</td>
<td style=" background: #97FFFF;">n2273_s3/F</td>
</tr>
<tr>
<td>9.782</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C92[2][B]</td>
<td>n2273_s2/I1</td>
</tr>
<tr>
<td>10.290</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>129</td>
<td>R56C92[2][B]</td>
<td style=" background: #97FFFF;">n2273_s2/F</td>
</tr>
<tr>
<td>18.093</td>
<td>7.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_7_1_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.784</td>
<td>5.318</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td>mem_lo_mem_lo_7_1_s/CLKB</td>
</tr>
<tr>
<td>33.856</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[19][B]</td>
<td>mem_lo_mem_lo_7_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.407</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.642%; route: 5.731, 89.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.227, 19.071%; route: 9.070, 77.654%; tC2Q: 0.382, 3.275%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.447%; route: 5.318, 88.553%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.830</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/state_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem_lo_mem_lo_7_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>6.413</td>
<td>5.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C91[1][A]</td>
<td>sdhd_inst/state_3_s0/CLK</td>
</tr>
<tr>
<td>6.796</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>31</td>
<td>R50C91[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/state_3_s0/Q</td>
</tr>
<tr>
<td>7.630</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C92[0][B]</td>
<td>sdhd_inst/n246_s3/I1</td>
</tr>
<tr>
<td>8.208</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C92[0][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n246_s3/F</td>
</tr>
<tr>
<td>8.211</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C92[3][B]</td>
<td>sdhd_inst/n4463_s1/I3</td>
</tr>
<tr>
<td>8.785</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R53C92[3][B]</td>
<td style=" background: #97FFFF;">sdhd_inst/n4463_s1/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C92[2][A]</td>
<td>n2273_s3/I3</td>
</tr>
<tr>
<td>9.780</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C92[2][A]</td>
<td style=" background: #97FFFF;">n2273_s3/F</td>
</tr>
<tr>
<td>9.782</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C92[2][B]</td>
<td>n2273_s2/I1</td>
</tr>
<tr>
<td>10.142</td>
<td>0.360</td>
<td>tINS</td>
<td>RF</td>
<td>129</td>
<td>R56C92[2][B]</td>
<td style=" background: #97FFFF;">n2273_s2/F</td>
</tr>
<tr>
<td>17.865</td>
<td>7.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[26][A]</td>
<td style=" font-weight:bold;">mem_lo_mem_lo_7_3_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.465</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>33.758</td>
<td>5.292</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[26][A]</td>
<td>mem_lo_mem_lo_7_3_s/CLKB</td>
</tr>
<tr>
<td>33.830</td>
<td>0.072</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[26][A]</td>
<td>mem_lo_mem_lo_7_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.434</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>27.778</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.642%; route: 5.731, 89.358%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.080, 18.164%; route: 8.989, 78.496%; tC2Q: 0.382, 3.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 11.497%; route: 5.292, 88.503%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.463</td>
</tr>
<tr>
<td class="label">From</td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>SCTL:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>SCTL</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB116[A]</td>
<td>SCTL_n_ibuf/I</td>
</tr>
<tr>
<td>28.455</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOB116[A]</td>
<td>SCTL_n_ibuf/O</td>
</tr>
<tr>
<td>30.500</td>
<td>2.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C114[1][B]</td>
<td style=" font-weight:bold;">SCTL_n0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.455</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>31.386</td>
<td>2.931</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C114[1][B]</td>
<td>SCTL_n0_s0/CLK</td>
</tr>
<tr>
<td>31.421</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SCTL_n0_s0</td>
</tr>
<tr>
<td>31.463</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C114[1][B]</td>
<td>SCTL_n0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.931</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.044, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 18.775%; route: 2.931, 81.225%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.462</td>
</tr>
<tr>
<td class="label">From</td>
<td>ALE_n0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ALE_n0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ALE:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ALE</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/I</td>
</tr>
<tr>
<td>28.455</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>IOB108[B]</td>
<td>ALE_n_ibuf/O</td>
</tr>
<tr>
<td>31.295</td>
<td>2.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C118[0][A]</td>
<td style=" font-weight:bold;">ALE_n0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>28.455</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>31.385</td>
<td>2.929</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C118[0][A]</td>
<td>ALE_n0_s0/CLK</td>
</tr>
<tr>
<td>31.420</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ALE_n0_s0</td>
</tr>
<tr>
<td>31.462</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C118[0][A]</td>
<td>ALE_n0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.929</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.839, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.678, 18.786%; route: 2.929, 81.214%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_head_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.053</td>
<td>2.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C116[2][B]</td>
<td>uart_tx_inst/tx_head_6_s0/CLK</td>
</tr>
<tr>
<td>3.194</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R65C116[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_head_6_s0/Q</td>
</tr>
<tr>
<td>3.257</td>
<td>0.063</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.053</td>
<td>2.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.129%; route: 2.377, 77.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.063, 30.882%; tC2Q: 0.141, 69.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.122%; route: 2.378, 77.878%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_head_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.053</td>
<td>2.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C116[1][A]</td>
<td>uart_tx_inst/tx_head_3_s0/CLK</td>
</tr>
<tr>
<td>3.194</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R65C116[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_head_3_s0/Q</td>
</tr>
<tr>
<td>3.293</td>
<td>0.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.053</td>
<td>2.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.129%; route: 2.377, 77.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.100, 41.494%; tC2Q: 0.141, 58.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.122%; route: 2.378, 77.878%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C117[1][B]</td>
<td>uart_tx_inst/tx_tail_9_s0/CLK</td>
</tr>
<tr>
<td>3.181</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R66C117[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_9_s0/Q</td>
</tr>
<tr>
<td>3.306</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.057</td>
<td>2.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.094</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.224%; route: 2.364, 77.776%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 47.191%; tC2Q: 0.141, 52.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.093%; route: 2.382, 77.907%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.043</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C116[1][B]</td>
<td>uart_tx_inst/tx_tail_5_s0/CLK</td>
</tr>
<tr>
<td>3.184</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R66C116[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_5_s0/Q</td>
</tr>
<tr>
<td>3.307</td>
<td>0.123</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.057</td>
<td>2.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.094</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.195%; route: 2.368, 77.805%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 46.591%; tC2Q: 0.141, 53.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.093%; route: 2.382, 77.907%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.049</td>
<td>2.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[2][B]</td>
<td>uart_tx_inst/tx_tail_10_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R65C117[2][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_10_s0/Q</td>
</tr>
<tr>
<td>3.310</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.057</td>
<td>2.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.094</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.158%; route: 2.373, 77.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 45.977%; tC2Q: 0.141, 54.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.093%; route: 2.382, 77.907%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.223</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_tail_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.043</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C116[0][A]</td>
<td>uart_tx_inst/tx_tail_4_s0/CLK</td>
</tr>
<tr>
<td>3.184</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R66C116[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_tail_4_s0/Q</td>
</tr>
<tr>
<td>3.317</td>
<td>0.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.057</td>
<td>2.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.094</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.195%; route: 2.368, 77.805%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.133, 48.540%; tC2Q: 0.141, 51.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.093%; route: 2.382, 77.907%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_head_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.049</td>
<td>2.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[1][A]</td>
<td>uart_tx_inst/tx_head_9_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R65C117[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_head_9_s0/Q</td>
</tr>
<tr>
<td>3.316</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.053</td>
<td>2.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.158%; route: 2.373, 77.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 47.191%; tC2Q: 0.141, 52.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.122%; route: 2.378, 77.878%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_head_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.053</td>
<td>2.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C116[1][B]</td>
<td>uart_tx_inst/tx_head_4_s0/CLK</td>
</tr>
<tr>
<td>3.194</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R65C116[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_head_4_s0/Q</td>
</tr>
<tr>
<td>3.319</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.053</td>
<td>2.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.129%; route: 2.377, 77.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 47.191%; tC2Q: 0.141, 52.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.122%; route: 2.378, 77.878%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_dma_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.065</td>
<td>2.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C87[0][B]</td>
<td>sdhd_inst/read_dma_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.209</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R62C87[0][B]</td>
<td style=" font-weight:bold;">sdhd_inst/read_dma_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.347</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.050</td>
<td>2.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.087</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[18][A]</td>
<td>sdhd_inst/read_before_write_buf_read_before_write_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.043%; route: 2.389, 77.957%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.144%; route: 2.375, 77.856%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/tx_head_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.049</td>
<td>2.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C117[1][B]</td>
<td>uart_tx_inst/tx_head_10_s0/CLK</td>
</tr>
<tr>
<td>3.190</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R65C117[1][B]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_head_10_s0/Q</td>
</tr>
<tr>
<td>3.358</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td style=" font-weight:bold;">uart_tx_inst/tx_buf_tx_buf_0_0_s/ADB[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.053</td>
<td>2.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[24]</td>
<td>uart_tx_inst/tx_buf_tx_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.158%; route: 2.373, 77.842%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.168, 54.369%; tC2Q: 0.141, 45.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.122%; route: 2.378, 77.878%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst_dbg/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst_dbg/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[1][A]</td>
<td>uart_tx_inst_dbg/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.181</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R66C125[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/bit_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.187</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][A]</td>
<td>uart_tx_inst_dbg/n384_s4/I1</td>
</tr>
<tr>
<td>3.339</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst_dbg/n384_s4/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C125[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst_dbg/bit_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C125[1][A]</td>
<td>uart_tx_inst_dbg/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.065</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C125[1][A]</td>
<td>uart_tx_inst_dbg/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.224%; route: 2.364, 77.776%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.224%; route: 2.364, 77.776%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/read_byte_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/read_byte_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.050</td>
<td>2.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[1][A]</td>
<td>sdhd_inst/read_byte_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.191</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R52C86[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_byte_cnt_0_s2/Q</td>
</tr>
<tr>
<td>3.197</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C86[1][A]</td>
<td>sdhd_inst/n1209_s3/I2</td>
</tr>
<tr>
<td>3.350</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C86[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n1209_s3/F</td>
</tr>
<tr>
<td>3.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C86[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/read_byte_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.050</td>
<td>2.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C86[1][A]</td>
<td>sdhd_inst/read_byte_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.075</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C86[1][A]</td>
<td>sdhd_inst/read_byte_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.149%; route: 2.374, 77.851%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.149%; route: 2.374, 77.851%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/dma_bytecount_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/dma_bytecount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.045</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C91[1][A]</td>
<td>sdhd_inst/dma_bytecount_9_s0/CLK</td>
</tr>
<tr>
<td>3.186</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R49C91[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/dma_bytecount_9_s0/Q</td>
</tr>
<tr>
<td>3.192</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C91[1][A]</td>
<td>sdhd_inst/n3189_s36/I1</td>
</tr>
<tr>
<td>3.345</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C91[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n3189_s36/F</td>
</tr>
<tr>
<td>3.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C91[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/dma_bytecount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.045</td>
<td>2.369</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C91[1][A]</td>
<td>sdhd_inst/dma_bytecount_9_s0/CLK</td>
</tr>
<tr>
<td>3.070</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C91[1][A]</td>
<td>sdhd_inst/dma_bytecount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.188%; route: 2.369, 77.812%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.188%; route: 2.369, 77.812%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/dma_bytecount_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/dma_bytecount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.047</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C92[1][A]</td>
<td>sdhd_inst/dma_bytecount_13_s0/CLK</td>
</tr>
<tr>
<td>3.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R49C92[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/dma_bytecount_13_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C92[1][A]</td>
<td>sdhd_inst/n2983_s1/I1</td>
</tr>
<tr>
<td>3.347</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C92[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n2983_s1/F</td>
</tr>
<tr>
<td>3.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C92[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/dma_bytecount_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.047</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C92[1][A]</td>
<td>sdhd_inst/dma_bytecount_13_s0/CLK</td>
</tr>
<tr>
<td>3.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C92[1][A]</td>
<td>sdhd_inst/dma_bytecount_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.166%; route: 2.372, 77.834%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.166%; route: 2.372, 77.834%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/r1_bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/r1_bit_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.046</td>
<td>2.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C90[0][A]</td>
<td>sdhd_inst/r1_bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.187</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R47C90[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/r1_bit_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.193</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C90[0][A]</td>
<td>sdhd_inst/n792_s2/I0</td>
</tr>
<tr>
<td>3.345</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C90[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n792_s2/F</td>
</tr>
<tr>
<td>3.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C90[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/r1_bit_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.046</td>
<td>2.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C90[0][A]</td>
<td>sdhd_inst/r1_bit_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.071</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C90[0][A]</td>
<td>sdhd_inst/r1_bit_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.180%; route: 2.370, 77.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.180%; route: 2.370, 77.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/r1_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/r1_bit_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.046</td>
<td>2.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C90[1][A]</td>
<td>sdhd_inst/r1_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.187</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R47C90[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/r1_bit_cnt_2_s0/Q</td>
</tr>
<tr>
<td>3.193</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C90[1][A]</td>
<td>sdhd_inst/n790_s0/I2</td>
</tr>
<tr>
<td>3.345</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R47C90[1][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n790_s0/F</td>
</tr>
<tr>
<td>3.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C90[1][A]</td>
<td style=" font-weight:bold;">sdhd_inst/r1_bit_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.046</td>
<td>2.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C90[1][A]</td>
<td>sdhd_inst/r1_bit_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.071</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C90[1][A]</td>
<td>sdhd_inst/r1_bit_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.180%; route: 2.370, 77.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.180%; route: 2.370, 77.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdhd_inst/seek_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sdhd_inst/seek_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.047</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C95[0][A]</td>
<td>sdhd_inst/seek_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R50C95[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/seek_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C95[0][A]</td>
<td>sdhd_inst/n281_s2/I0</td>
</tr>
<tr>
<td>3.347</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C95[0][A]</td>
<td style=" background: #97FFFF;">sdhd_inst/n281_s2/F</td>
</tr>
<tr>
<td>3.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C95[0][A]</td>
<td style=" font-weight:bold;">sdhd_inst/seek_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.047</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C95[0][A]</td>
<td>sdhd_inst/seek_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C95[0][A]</td>
<td>sdhd_inst/seek_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.166%; route: 2.372, 77.834%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.166%; route: 2.372, 77.834%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.078</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/cycle_cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/cycle_cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.053</td>
<td>2.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[0][A]</td>
<td>uart_tx_inst/cycle_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>3.194</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R65C120[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_18_s0/Q</td>
</tr>
<tr>
<td>3.200</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C120[0][A]</td>
<td>uart_tx_inst/n387_s5/I1</td>
</tr>
<tr>
<td>3.352</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R65C120[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n387_s5/F</td>
</tr>
<tr>
<td>3.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C120[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/cycle_cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.053</td>
<td>2.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C120[0][A]</td>
<td>uart_tx_inst/cycle_cnt_18_s0/CLK</td>
</tr>
<tr>
<td>3.078</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C120[0][A]</td>
<td>uart_tx_inst/cycle_cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.129%; route: 2.377, 77.871%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.129%; route: 2.377, 77.871%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.047</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C120[1][A]</td>
<td>uart_tx_inst/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R67C120[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_1_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C120[1][A]</td>
<td>uart_tx_inst/n384_s4/I1</td>
</tr>
<tr>
<td>3.347</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C120[1][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n384_s4/F</td>
</tr>
<tr>
<td>3.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C120[1][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.047</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C120[1][A]</td>
<td>uart_tx_inst/bit_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>3.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C120[1][A]</td>
<td>uart_tx_inst/bit_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.166%; route: 2.372, 77.834%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.166%; route: 2.372, 77.834%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_tx_inst/bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>uart_tx_inst/bit_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.047</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C120[0][A]</td>
<td>uart_tx_inst/bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R67C120[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C120[0][A]</td>
<td>uart_tx_inst/n382_s4/I1</td>
</tr>
<tr>
<td>3.347</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C120[0][A]</td>
<td style=" background: #97FFFF;">uart_tx_inst/n382_s4/F</td>
</tr>
<tr>
<td>3.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C120[0][A]</td>
<td style=" font-weight:bold;">uart_tx_inst/bit_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.047</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C120[0][A]</td>
<td>uart_tx_inst/bit_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C120[0][A]</td>
<td>uart_tx_inst/bit_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.166%; route: 2.372, 77.834%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.166%; route: 2.372, 77.834%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>dbg_pbuf[3]_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_pbuf[3]_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C121[0][A]</td>
<td>dbg_pbuf[3]_1_s4/CLK</td>
</tr>
<tr>
<td>3.181</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C121[0][A]</td>
<td style=" font-weight:bold;">dbg_pbuf[3]_1_s4/Q</td>
</tr>
<tr>
<td>3.187</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C121[0][A]</td>
<td>n14550_s14/I1</td>
</tr>
<tr>
<td>3.339</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C121[0][A]</td>
<td style=" background: #97FFFF;">n14550_s14/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C121[0][A]</td>
<td style=" font-weight:bold;">dbg_pbuf[3]_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C121[0][A]</td>
<td>dbg_pbuf[3]_1_s4/CLK</td>
</tr>
<tr>
<td>3.065</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C121[0][A]</td>
<td>dbg_pbuf[3]_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.224%; route: 2.364, 77.776%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.224%; route: 2.364, 77.776%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>dbg_pbuf[13]_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_pbuf[13]_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.059</td>
<td>2.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[0][A]</td>
<td>dbg_pbuf[13]_1_s4/CLK</td>
</tr>
<tr>
<td>3.200</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R45C123[0][A]</td>
<td style=" font-weight:bold;">dbg_pbuf[13]_1_s4/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C123[0][A]</td>
<td>n14390_s14/I1</td>
</tr>
<tr>
<td>3.359</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R45C123[0][A]</td>
<td style=" background: #97FFFF;">n14390_s14/F</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C123[0][A]</td>
<td style=" font-weight:bold;">dbg_pbuf[13]_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.059</td>
<td>2.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C123[0][A]</td>
<td>dbg_pbuf[13]_1_s4/CLK</td>
</tr>
<tr>
<td>3.084</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C123[0][A]</td>
<td>dbg_pbuf[13]_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.086%; route: 2.383, 77.914%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.086%; route: 2.383, 77.914%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>dbg_pbuf[16]_2_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>dbg_pbuf[16]_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK2:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[0][A]</td>
<td>dbg_pbuf[16]_2_s4/CLK</td>
</tr>
<tr>
<td>3.181</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R49C122[0][A]</td>
<td style=" font-weight:bold;">dbg_pbuf[16]_2_s4/Q</td>
</tr>
<tr>
<td>3.187</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C122[0][A]</td>
<td>n14340_s14/I1</td>
</tr>
<tr>
<td>3.339</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C122[0][A]</td>
<td style=" background: #97FFFF;">n14340_s14/F</td>
</tr>
<tr>
<td>3.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C122[0][A]</td>
<td style=" font-weight:bold;">dbg_pbuf[16]_2_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>5044</td>
<td>IOB112[B]</td>
<td>CLK2_ibuf/O</td>
</tr>
<tr>
<td>3.039</td>
<td>2.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[0][A]</td>
<td>dbg_pbuf[16]_2_s4/CLK</td>
</tr>
<tr>
<td>3.065</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C122[0][A]</td>
<td>dbg_pbuf[16]_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.224%; route: 2.364, 77.776%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.224%; route: 2.364, 77.776%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>halt_cnt_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.571</td>
<td>3.888</td>
<td>tNET</td>
<td>RR</td>
<td>halt_cnt_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>12.524</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>halt_cnt_24_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>halt_cnt_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.571</td>
<td>3.888</td>
<td>tNET</td>
<td>RR</td>
<td>halt_cnt_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>12.524</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>halt_cnt_23_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>halt_cnt_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.571</td>
<td>3.888</td>
<td>tNET</td>
<td>RR</td>
<td>halt_cnt_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>12.524</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>halt_cnt_22_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>halt_cnt_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.571</td>
<td>3.888</td>
<td>tNET</td>
<td>RR</td>
<td>halt_cnt_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>12.524</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>halt_cnt_21_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>halt_cnt_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.571</td>
<td>3.888</td>
<td>tNET</td>
<td>RR</td>
<td>halt_cnt_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>12.524</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>halt_cnt_20_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.703</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.953</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>halt_cnt_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.571</td>
<td>3.888</td>
<td>tNET</td>
<td>RR</td>
<td>halt_cnt_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>12.524</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>halt_cnt_19_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.706</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.956</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>reg_HALT_SW_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.568</td>
<td>3.886</td>
<td>tNET</td>
<td>RR</td>
<td>reg_HALT_SW_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>12.525</td>
<td>1.847</td>
<td>tNET</td>
<td>FF</td>
<td>reg_HALT_SW_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.707</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.957</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>reg_INIT_n_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.561</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>12.518</td>
<td>1.841</td>
<td>tNET</td>
<td>FF</td>
<td>reg_INIT_n_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.709</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.959</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>halt_cnt_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.561</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>halt_cnt_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>12.520</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>halt_cnt_27_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.709</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.959</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>halt_cnt_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>4.561</td>
<td>3.879</td>
<td>tNET</td>
<td>RR</td>
<td>halt_cnt_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk50_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk50_ibuf/O</td>
</tr>
<tr>
<td>12.520</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>halt_cnt_25_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5044</td>
<td>CLK2_d</td>
<td>15.679</td>
<td>5.786</td>
</tr>
<tr>
<td>384</td>
<td>n8042_3</td>
<td>21.495</td>
<td>3.219</td>
</tr>
<tr>
<td>139</td>
<td>sdhd_inst/newstate</td>
<td>48.428</td>
<td>2.934</td>
</tr>
<tr>
<td>129</td>
<td>n2269</td>
<td>18.964</td>
<td>4.647</td>
</tr>
<tr>
<td>129</td>
<td>n2270</td>
<td>19.622</td>
<td>3.412</td>
</tr>
<tr>
<td>129</td>
<td>n2271</td>
<td>18.486</td>
<td>4.684</td>
</tr>
<tr>
<td>129</td>
<td>n2273</td>
<td>15.679</td>
<td>8.000</td>
</tr>
<tr>
<td>129</td>
<td>n2274</td>
<td>19.120</td>
<td>4.694</td>
</tr>
<tr>
<td>129</td>
<td>n2272</td>
<td>18.634</td>
<td>4.938</td>
</tr>
<tr>
<td>129</td>
<td>wa[12]</td>
<td>18.904</td>
<td>8.291</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C8</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C32</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C64</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C128</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C76</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C152</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C124</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50 -period 20 -waveform {0 10} [get_ports {sys_clk50}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK2 -period 55.556 -waveform {0 27.778} [get_ports {CLK2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ALE -period 55.556 -waveform {0 27.778} [get_ports {ALE_n}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name SCTL -period 55.556 -waveform {0 27.778} [get_ports {SCTL_n}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
