
RoundLDC_STM32F103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003df8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08003f08  08003f08  00004f08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004110  08004110  00006030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004110  08004110  00006030  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004110  08004110  00006030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004110  08004110  00005110  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004114  08004114  00005114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  08004118  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e4  20000030  08004148  00006030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  08004148  00006114  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000609e  00000000  00000000  00006059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000180b  00000000  00000000  0000c0f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  0000d908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000500  00000000  00000000  0000dfc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ed2  00000000  00000000  0000e4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008384  00000000  00000000  0002539a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082bbd  00000000  00000000  0002d71e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b02db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001dec  00000000  00000000  000b0320  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000b210c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000030 	.word	0x20000030
 800012c:	00000000 	.word	0x00000000
 8000130:	08003ef0 	.word	0x08003ef0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000034 	.word	0x20000034
 800014c:	08003ef0 	.word	0x08003ef0

08000150 <__aeabi_dmul>:
 8000150:	b570      	push	{r4, r5, r6, lr}
 8000152:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000156:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800015a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800015e:	bf1d      	ittte	ne
 8000160:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000164:	ea94 0f0c 	teqne	r4, ip
 8000168:	ea95 0f0c 	teqne	r5, ip
 800016c:	f000 f8de 	bleq	800032c <__aeabi_dmul+0x1dc>
 8000170:	442c      	add	r4, r5
 8000172:	ea81 0603 	eor.w	r6, r1, r3
 8000176:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800017a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800017e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000182:	bf18      	it	ne
 8000184:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000188:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800018c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000190:	d038      	beq.n	8000204 <__aeabi_dmul+0xb4>
 8000192:	fba0 ce02 	umull	ip, lr, r0, r2
 8000196:	f04f 0500 	mov.w	r5, #0
 800019a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800019e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001a6:	f04f 0600 	mov.w	r6, #0
 80001aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ae:	f09c 0f00 	teq	ip, #0
 80001b2:	bf18      	it	ne
 80001b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001c4:	d204      	bcs.n	80001d0 <__aeabi_dmul+0x80>
 80001c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ca:	416d      	adcs	r5, r5
 80001cc:	eb46 0606 	adc.w	r6, r6, r6
 80001d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001e8:	bf88      	it	hi
 80001ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001ee:	d81e      	bhi.n	800022e <__aeabi_dmul+0xde>
 80001f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80001f4:	bf08      	it	eq
 80001f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001fa:	f150 0000 	adcs.w	r0, r0, #0
 80001fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000202:	bd70      	pop	{r4, r5, r6, pc}
 8000204:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000208:	ea46 0101 	orr.w	r1, r6, r1
 800020c:	ea40 0002 	orr.w	r0, r0, r2
 8000210:	ea81 0103 	eor.w	r1, r1, r3
 8000214:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000218:	bfc2      	ittt	gt
 800021a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800021e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000222:	bd70      	popgt	{r4, r5, r6, pc}
 8000224:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000228:	f04f 0e00 	mov.w	lr, #0
 800022c:	3c01      	subs	r4, #1
 800022e:	f300 80ab 	bgt.w	8000388 <__aeabi_dmul+0x238>
 8000232:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000236:	bfde      	ittt	le
 8000238:	2000      	movle	r0, #0
 800023a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800023e:	bd70      	pople	{r4, r5, r6, pc}
 8000240:	f1c4 0400 	rsb	r4, r4, #0
 8000244:	3c20      	subs	r4, #32
 8000246:	da35      	bge.n	80002b4 <__aeabi_dmul+0x164>
 8000248:	340c      	adds	r4, #12
 800024a:	dc1b      	bgt.n	8000284 <__aeabi_dmul+0x134>
 800024c:	f104 0414 	add.w	r4, r4, #20
 8000250:	f1c4 0520 	rsb	r5, r4, #32
 8000254:	fa00 f305 	lsl.w	r3, r0, r5
 8000258:	fa20 f004 	lsr.w	r0, r0, r4
 800025c:	fa01 f205 	lsl.w	r2, r1, r5
 8000260:	ea40 0002 	orr.w	r0, r0, r2
 8000264:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000268:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800026c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000270:	fa21 f604 	lsr.w	r6, r1, r4
 8000274:	eb42 0106 	adc.w	r1, r2, r6
 8000278:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800027c:	bf08      	it	eq
 800027e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	f1c4 040c 	rsb	r4, r4, #12
 8000288:	f1c4 0520 	rsb	r5, r4, #32
 800028c:	fa00 f304 	lsl.w	r3, r0, r4
 8000290:	fa20 f005 	lsr.w	r0, r0, r5
 8000294:	fa01 f204 	lsl.w	r2, r1, r4
 8000298:	ea40 0002 	orr.w	r0, r0, r2
 800029c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002a4:	f141 0100 	adc.w	r1, r1, #0
 80002a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002ac:	bf08      	it	eq
 80002ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	f1c4 0520 	rsb	r5, r4, #32
 80002b8:	fa00 f205 	lsl.w	r2, r0, r5
 80002bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002c0:	fa20 f304 	lsr.w	r3, r0, r4
 80002c4:	fa01 f205 	lsl.w	r2, r1, r5
 80002c8:	ea43 0302 	orr.w	r3, r3, r2
 80002cc:	fa21 f004 	lsr.w	r0, r1, r4
 80002d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	fa21 f204 	lsr.w	r2, r1, r4
 80002d8:	ea20 0002 	bic.w	r0, r0, r2
 80002dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002e4:	bf08      	it	eq
 80002e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f094 0f00 	teq	r4, #0
 80002f0:	d10f      	bne.n	8000312 <__aeabi_dmul+0x1c2>
 80002f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80002f6:	0040      	lsls	r0, r0, #1
 80002f8:	eb41 0101 	adc.w	r1, r1, r1
 80002fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000300:	bf08      	it	eq
 8000302:	3c01      	subeq	r4, #1
 8000304:	d0f7      	beq.n	80002f6 <__aeabi_dmul+0x1a6>
 8000306:	ea41 0106 	orr.w	r1, r1, r6
 800030a:	f095 0f00 	teq	r5, #0
 800030e:	bf18      	it	ne
 8000310:	4770      	bxne	lr
 8000312:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000316:	0052      	lsls	r2, r2, #1
 8000318:	eb43 0303 	adc.w	r3, r3, r3
 800031c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000320:	bf08      	it	eq
 8000322:	3d01      	subeq	r5, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1c6>
 8000326:	ea43 0306 	orr.w	r3, r3, r6
 800032a:	4770      	bx	lr
 800032c:	ea94 0f0c 	teq	r4, ip
 8000330:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000334:	bf18      	it	ne
 8000336:	ea95 0f0c 	teqne	r5, ip
 800033a:	d00c      	beq.n	8000356 <__aeabi_dmul+0x206>
 800033c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000340:	bf18      	it	ne
 8000342:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000346:	d1d1      	bne.n	80002ec <__aeabi_dmul+0x19c>
 8000348:	ea81 0103 	eor.w	r1, r1, r3
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000350:	f04f 0000 	mov.w	r0, #0
 8000354:	bd70      	pop	{r4, r5, r6, pc}
 8000356:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800035a:	bf06      	itte	eq
 800035c:	4610      	moveq	r0, r2
 800035e:	4619      	moveq	r1, r3
 8000360:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000364:	d019      	beq.n	800039a <__aeabi_dmul+0x24a>
 8000366:	ea94 0f0c 	teq	r4, ip
 800036a:	d102      	bne.n	8000372 <__aeabi_dmul+0x222>
 800036c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000370:	d113      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000372:	ea95 0f0c 	teq	r5, ip
 8000376:	d105      	bne.n	8000384 <__aeabi_dmul+0x234>
 8000378:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800037c:	bf1c      	itt	ne
 800037e:	4610      	movne	r0, r2
 8000380:	4619      	movne	r1, r3
 8000382:	d10a      	bne.n	800039a <__aeabi_dmul+0x24a>
 8000384:	ea81 0103 	eor.w	r1, r1, r3
 8000388:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000390:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000394:	f04f 0000 	mov.w	r0, #0
 8000398:	bd70      	pop	{r4, r5, r6, pc}
 800039a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800039e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003a2:	bd70      	pop	{r4, r5, r6, pc}

080003a4 <__aeabi_fmul>:
 80003a4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80003a8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80003ac:	bf1e      	ittt	ne
 80003ae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80003b2:	ea92 0f0c 	teqne	r2, ip
 80003b6:	ea93 0f0c 	teqne	r3, ip
 80003ba:	d06f      	beq.n	800049c <__aeabi_fmul+0xf8>
 80003bc:	441a      	add	r2, r3
 80003be:	ea80 0c01 	eor.w	ip, r0, r1
 80003c2:	0240      	lsls	r0, r0, #9
 80003c4:	bf18      	it	ne
 80003c6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003ca:	d01e      	beq.n	800040a <__aeabi_fmul+0x66>
 80003cc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003d0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003d4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003d8:	fba0 3101 	umull	r3, r1, r0, r1
 80003dc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003e0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003e4:	bf3e      	ittt	cc
 80003e6:	0049      	lslcc	r1, r1, #1
 80003e8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003ec:	005b      	lslcc	r3, r3, #1
 80003ee:	ea40 0001 	orr.w	r0, r0, r1
 80003f2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003f6:	2afd      	cmp	r2, #253	@ 0xfd
 80003f8:	d81d      	bhi.n	8000436 <__aeabi_fmul+0x92>
 80003fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000402:	bf08      	it	eq
 8000404:	f020 0001 	biceq.w	r0, r0, #1
 8000408:	4770      	bx	lr
 800040a:	f090 0f00 	teq	r0, #0
 800040e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000412:	bf08      	it	eq
 8000414:	0249      	lsleq	r1, r1, #9
 8000416:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 800041a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800041e:	3a7f      	subs	r2, #127	@ 0x7f
 8000420:	bfc2      	ittt	gt
 8000422:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000426:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800042a:	4770      	bxgt	lr
 800042c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000430:	f04f 0300 	mov.w	r3, #0
 8000434:	3a01      	subs	r2, #1
 8000436:	dc5d      	bgt.n	80004f4 <__aeabi_fmul+0x150>
 8000438:	f112 0f19 	cmn.w	r2, #25
 800043c:	bfdc      	itt	le
 800043e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000442:	4770      	bxle	lr
 8000444:	f1c2 0200 	rsb	r2, r2, #0
 8000448:	0041      	lsls	r1, r0, #1
 800044a:	fa21 f102 	lsr.w	r1, r1, r2
 800044e:	f1c2 0220 	rsb	r2, r2, #32
 8000452:	fa00 fc02 	lsl.w	ip, r0, r2
 8000456:	ea5f 0031 	movs.w	r0, r1, rrx
 800045a:	f140 0000 	adc.w	r0, r0, #0
 800045e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000462:	bf08      	it	eq
 8000464:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000468:	4770      	bx	lr
 800046a:	f092 0f00 	teq	r2, #0
 800046e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0040      	lsleq	r0, r0, #1
 8000476:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800047a:	3a01      	subeq	r2, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xce>
 800047e:	ea40 000c 	orr.w	r0, r0, ip
 8000482:	f093 0f00 	teq	r3, #0
 8000486:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800048a:	bf02      	ittt	eq
 800048c:	0049      	lsleq	r1, r1, #1
 800048e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000492:	3b01      	subeq	r3, #1
 8000494:	d0f9      	beq.n	800048a <__aeabi_fmul+0xe6>
 8000496:	ea41 010c 	orr.w	r1, r1, ip
 800049a:	e78f      	b.n	80003bc <__aeabi_fmul+0x18>
 800049c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80004a0:	ea92 0f0c 	teq	r2, ip
 80004a4:	bf18      	it	ne
 80004a6:	ea93 0f0c 	teqne	r3, ip
 80004aa:	d00a      	beq.n	80004c2 <__aeabi_fmul+0x11e>
 80004ac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80004b0:	bf18      	it	ne
 80004b2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80004b6:	d1d8      	bne.n	800046a <__aeabi_fmul+0xc6>
 80004b8:	ea80 0001 	eor.w	r0, r0, r1
 80004bc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004c0:	4770      	bx	lr
 80004c2:	f090 0f00 	teq	r0, #0
 80004c6:	bf17      	itett	ne
 80004c8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004cc:	4608      	moveq	r0, r1
 80004ce:	f091 0f00 	teqne	r1, #0
 80004d2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004d6:	d014      	beq.n	8000502 <__aeabi_fmul+0x15e>
 80004d8:	ea92 0f0c 	teq	r2, ip
 80004dc:	d101      	bne.n	80004e2 <__aeabi_fmul+0x13e>
 80004de:	0242      	lsls	r2, r0, #9
 80004e0:	d10f      	bne.n	8000502 <__aeabi_fmul+0x15e>
 80004e2:	ea93 0f0c 	teq	r3, ip
 80004e6:	d103      	bne.n	80004f0 <__aeabi_fmul+0x14c>
 80004e8:	024b      	lsls	r3, r1, #9
 80004ea:	bf18      	it	ne
 80004ec:	4608      	movne	r0, r1
 80004ee:	d108      	bne.n	8000502 <__aeabi_fmul+0x15e>
 80004f0:	ea80 0001 	eor.w	r0, r0, r1
 80004f4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004f8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004fc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000500:	4770      	bx	lr
 8000502:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000506:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 800050a:	4770      	bx	lr

0800050c <__aeabi_drsub>:
 800050c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e002      	b.n	8000518 <__adddf3>
 8000512:	bf00      	nop

08000514 <__aeabi_dsub>:
 8000514:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000518 <__adddf3>:
 8000518:	b530      	push	{r4, r5, lr}
 800051a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800051e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000522:	ea94 0f05 	teq	r4, r5
 8000526:	bf08      	it	eq
 8000528:	ea90 0f02 	teqeq	r0, r2
 800052c:	bf1f      	itttt	ne
 800052e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000532:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000536:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800053a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800053e:	f000 80e2 	beq.w	8000706 <__adddf3+0x1ee>
 8000542:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000546:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800054a:	bfb8      	it	lt
 800054c:	426d      	neglt	r5, r5
 800054e:	dd0c      	ble.n	800056a <__adddf3+0x52>
 8000550:	442c      	add	r4, r5
 8000552:	ea80 0202 	eor.w	r2, r0, r2
 8000556:	ea81 0303 	eor.w	r3, r1, r3
 800055a:	ea82 0000 	eor.w	r0, r2, r0
 800055e:	ea83 0101 	eor.w	r1, r3, r1
 8000562:	ea80 0202 	eor.w	r2, r0, r2
 8000566:	ea81 0303 	eor.w	r3, r1, r3
 800056a:	2d36      	cmp	r5, #54	@ 0x36
 800056c:	bf88      	it	hi
 800056e:	bd30      	pophi	{r4, r5, pc}
 8000570:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000574:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000578:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800057c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000580:	d002      	beq.n	8000588 <__adddf3+0x70>
 8000582:	4240      	negs	r0, r0
 8000584:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000588:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800058c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000590:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000594:	d002      	beq.n	800059c <__adddf3+0x84>
 8000596:	4252      	negs	r2, r2
 8000598:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800059c:	ea94 0f05 	teq	r4, r5
 80005a0:	f000 80a7 	beq.w	80006f2 <__adddf3+0x1da>
 80005a4:	f1a4 0401 	sub.w	r4, r4, #1
 80005a8:	f1d5 0e20 	rsbs	lr, r5, #32
 80005ac:	db0d      	blt.n	80005ca <__adddf3+0xb2>
 80005ae:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005b2:	fa22 f205 	lsr.w	r2, r2, r5
 80005b6:	1880      	adds	r0, r0, r2
 80005b8:	f141 0100 	adc.w	r1, r1, #0
 80005bc:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c0:	1880      	adds	r0, r0, r2
 80005c2:	fa43 f305 	asr.w	r3, r3, r5
 80005c6:	4159      	adcs	r1, r3
 80005c8:	e00e      	b.n	80005e8 <__adddf3+0xd0>
 80005ca:	f1a5 0520 	sub.w	r5, r5, #32
 80005ce:	f10e 0e20 	add.w	lr, lr, #32
 80005d2:	2a01      	cmp	r2, #1
 80005d4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005d8:	bf28      	it	cs
 80005da:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005de:	fa43 f305 	asr.w	r3, r3, r5
 80005e2:	18c0      	adds	r0, r0, r3
 80005e4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005ec:	d507      	bpl.n	80005fe <__adddf3+0xe6>
 80005ee:	f04f 0e00 	mov.w	lr, #0
 80005f2:	f1dc 0c00 	rsbs	ip, ip, #0
 80005f6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005fa:	eb6e 0101 	sbc.w	r1, lr, r1
 80005fe:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000602:	d31b      	bcc.n	800063c <__adddf3+0x124>
 8000604:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000608:	d30c      	bcc.n	8000624 <__adddf3+0x10c>
 800060a:	0849      	lsrs	r1, r1, #1
 800060c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000610:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000614:	f104 0401 	add.w	r4, r4, #1
 8000618:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800061c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000620:	f080 809a 	bcs.w	8000758 <__adddf3+0x240>
 8000624:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000628:	bf08      	it	eq
 800062a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800062e:	f150 0000 	adcs.w	r0, r0, #0
 8000632:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000636:	ea41 0105 	orr.w	r1, r1, r5
 800063a:	bd30      	pop	{r4, r5, pc}
 800063c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000640:	4140      	adcs	r0, r0
 8000642:	eb41 0101 	adc.w	r1, r1, r1
 8000646:	3c01      	subs	r4, #1
 8000648:	bf28      	it	cs
 800064a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800064e:	d2e9      	bcs.n	8000624 <__adddf3+0x10c>
 8000650:	f091 0f00 	teq	r1, #0
 8000654:	bf04      	itt	eq
 8000656:	4601      	moveq	r1, r0
 8000658:	2000      	moveq	r0, #0
 800065a:	fab1 f381 	clz	r3, r1
 800065e:	bf08      	it	eq
 8000660:	3320      	addeq	r3, #32
 8000662:	f1a3 030b 	sub.w	r3, r3, #11
 8000666:	f1b3 0220 	subs.w	r2, r3, #32
 800066a:	da0c      	bge.n	8000686 <__adddf3+0x16e>
 800066c:	320c      	adds	r2, #12
 800066e:	dd08      	ble.n	8000682 <__adddf3+0x16a>
 8000670:	f102 0c14 	add.w	ip, r2, #20
 8000674:	f1c2 020c 	rsb	r2, r2, #12
 8000678:	fa01 f00c 	lsl.w	r0, r1, ip
 800067c:	fa21 f102 	lsr.w	r1, r1, r2
 8000680:	e00c      	b.n	800069c <__adddf3+0x184>
 8000682:	f102 0214 	add.w	r2, r2, #20
 8000686:	bfd8      	it	le
 8000688:	f1c2 0c20 	rsble	ip, r2, #32
 800068c:	fa01 f102 	lsl.w	r1, r1, r2
 8000690:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000694:	bfdc      	itt	le
 8000696:	ea41 010c 	orrle.w	r1, r1, ip
 800069a:	4090      	lslle	r0, r2
 800069c:	1ae4      	subs	r4, r4, r3
 800069e:	bfa2      	ittt	ge
 80006a0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006a4:	4329      	orrge	r1, r5
 80006a6:	bd30      	popge	{r4, r5, pc}
 80006a8:	ea6f 0404 	mvn.w	r4, r4
 80006ac:	3c1f      	subs	r4, #31
 80006ae:	da1c      	bge.n	80006ea <__adddf3+0x1d2>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc0e      	bgt.n	80006d2 <__adddf3+0x1ba>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0220 	rsb	r2, r4, #32
 80006bc:	fa20 f004 	lsr.w	r0, r0, r4
 80006c0:	fa01 f302 	lsl.w	r3, r1, r2
 80006c4:	ea40 0003 	orr.w	r0, r0, r3
 80006c8:	fa21 f304 	lsr.w	r3, r1, r4
 80006cc:	ea45 0103 	orr.w	r1, r5, r3
 80006d0:	bd30      	pop	{r4, r5, pc}
 80006d2:	f1c4 040c 	rsb	r4, r4, #12
 80006d6:	f1c4 0220 	rsb	r2, r4, #32
 80006da:	fa20 f002 	lsr.w	r0, r0, r2
 80006de:	fa01 f304 	lsl.w	r3, r1, r4
 80006e2:	ea40 0003 	orr.w	r0, r0, r3
 80006e6:	4629      	mov	r1, r5
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	fa21 f004 	lsr.w	r0, r1, r4
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	f094 0f00 	teq	r4, #0
 80006f6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006fa:	bf06      	itte	eq
 80006fc:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000700:	3401      	addeq	r4, #1
 8000702:	3d01      	subne	r5, #1
 8000704:	e74e      	b.n	80005a4 <__adddf3+0x8c>
 8000706:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800070a:	bf18      	it	ne
 800070c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000710:	d029      	beq.n	8000766 <__adddf3+0x24e>
 8000712:	ea94 0f05 	teq	r4, r5
 8000716:	bf08      	it	eq
 8000718:	ea90 0f02 	teqeq	r0, r2
 800071c:	d005      	beq.n	800072a <__adddf3+0x212>
 800071e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000722:	bf04      	itt	eq
 8000724:	4619      	moveq	r1, r3
 8000726:	4610      	moveq	r0, r2
 8000728:	bd30      	pop	{r4, r5, pc}
 800072a:	ea91 0f03 	teq	r1, r3
 800072e:	bf1e      	ittt	ne
 8000730:	2100      	movne	r1, #0
 8000732:	2000      	movne	r0, #0
 8000734:	bd30      	popne	{r4, r5, pc}
 8000736:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800073a:	d105      	bne.n	8000748 <__adddf3+0x230>
 800073c:	0040      	lsls	r0, r0, #1
 800073e:	4149      	adcs	r1, r1
 8000740:	bf28      	it	cs
 8000742:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd30      	pop	{r4, r5, pc}
 8000748:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800074c:	bf3c      	itt	cc
 800074e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000752:	bd30      	popcc	{r4, r5, pc}
 8000754:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000758:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800075c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800076a:	bf1a      	itte	ne
 800076c:	4619      	movne	r1, r3
 800076e:	4610      	movne	r0, r2
 8000770:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000774:	bf1c      	itt	ne
 8000776:	460b      	movne	r3, r1
 8000778:	4602      	movne	r2, r0
 800077a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800077e:	bf06      	itte	eq
 8000780:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000784:	ea91 0f03 	teqeq	r1, r3
 8000788:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	bf00      	nop

08000790 <__aeabi_ui2d>:
 8000790:	f090 0f00 	teq	r0, #0
 8000794:	bf04      	itt	eq
 8000796:	2100      	moveq	r1, #0
 8000798:	4770      	bxeq	lr
 800079a:	b530      	push	{r4, r5, lr}
 800079c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a4:	f04f 0500 	mov.w	r5, #0
 80007a8:	f04f 0100 	mov.w	r1, #0
 80007ac:	e750      	b.n	8000650 <__adddf3+0x138>
 80007ae:	bf00      	nop

080007b0 <__aeabi_i2d>:
 80007b0:	f090 0f00 	teq	r0, #0
 80007b4:	bf04      	itt	eq
 80007b6:	2100      	moveq	r1, #0
 80007b8:	4770      	bxeq	lr
 80007ba:	b530      	push	{r4, r5, lr}
 80007bc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007c4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007c8:	bf48      	it	mi
 80007ca:	4240      	negmi	r0, r0
 80007cc:	f04f 0100 	mov.w	r1, #0
 80007d0:	e73e      	b.n	8000650 <__adddf3+0x138>
 80007d2:	bf00      	nop

080007d4 <__aeabi_f2d>:
 80007d4:	0042      	lsls	r2, r0, #1
 80007d6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007da:	ea4f 0131 	mov.w	r1, r1, rrx
 80007de:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007e2:	bf1f      	itttt	ne
 80007e4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007e8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007ec:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007f0:	4770      	bxne	lr
 80007f2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007f6:	bf08      	it	eq
 80007f8:	4770      	bxeq	lr
 80007fa:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007fe:	bf04      	itt	eq
 8000800:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000804:	4770      	bxeq	lr
 8000806:	b530      	push	{r4, r5, lr}
 8000808:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800080c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000810:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000814:	e71c      	b.n	8000650 <__adddf3+0x138>
 8000816:	bf00      	nop

08000818 <__aeabi_ul2d>:
 8000818:	ea50 0201 	orrs.w	r2, r0, r1
 800081c:	bf08      	it	eq
 800081e:	4770      	bxeq	lr
 8000820:	b530      	push	{r4, r5, lr}
 8000822:	f04f 0500 	mov.w	r5, #0
 8000826:	e00a      	b.n	800083e <__aeabi_l2d+0x16>

08000828 <__aeabi_l2d>:
 8000828:	ea50 0201 	orrs.w	r2, r0, r1
 800082c:	bf08      	it	eq
 800082e:	4770      	bxeq	lr
 8000830:	b530      	push	{r4, r5, lr}
 8000832:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000836:	d502      	bpl.n	800083e <__aeabi_l2d+0x16>
 8000838:	4240      	negs	r0, r0
 800083a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800083e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000842:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000846:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800084a:	f43f aed8 	beq.w	80005fe <__adddf3+0xe6>
 800084e:	f04f 0203 	mov.w	r2, #3
 8000852:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000856:	bf18      	it	ne
 8000858:	3203      	addne	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000866:	f1c2 0320 	rsb	r3, r2, #32
 800086a:	fa00 fc03 	lsl.w	ip, r0, r3
 800086e:	fa20 f002 	lsr.w	r0, r0, r2
 8000872:	fa01 fe03 	lsl.w	lr, r1, r3
 8000876:	ea40 000e 	orr.w	r0, r0, lr
 800087a:	fa21 f102 	lsr.w	r1, r1, r2
 800087e:	4414      	add	r4, r2
 8000880:	e6bd      	b.n	80005fe <__adddf3+0xe6>
 8000882:	bf00      	nop

08000884 <__gedf2>:
 8000884:	f04f 3cff 	mov.w	ip, #4294967295
 8000888:	e006      	b.n	8000898 <__cmpdf2+0x4>
 800088a:	bf00      	nop

0800088c <__ledf2>:
 800088c:	f04f 0c01 	mov.w	ip, #1
 8000890:	e002      	b.n	8000898 <__cmpdf2+0x4>
 8000892:	bf00      	nop

08000894 <__cmpdf2>:
 8000894:	f04f 0c01 	mov.w	ip, #1
 8000898:	f84d cd04 	str.w	ip, [sp, #-4]!
 800089c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008a8:	bf18      	it	ne
 80008aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008ae:	d01b      	beq.n	80008e8 <__cmpdf2+0x54>
 80008b0:	b001      	add	sp, #4
 80008b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008b6:	bf0c      	ite	eq
 80008b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008bc:	ea91 0f03 	teqne	r1, r3
 80008c0:	bf02      	ittt	eq
 80008c2:	ea90 0f02 	teqeq	r0, r2
 80008c6:	2000      	moveq	r0, #0
 80008c8:	4770      	bxeq	lr
 80008ca:	f110 0f00 	cmn.w	r0, #0
 80008ce:	ea91 0f03 	teq	r1, r3
 80008d2:	bf58      	it	pl
 80008d4:	4299      	cmppl	r1, r3
 80008d6:	bf08      	it	eq
 80008d8:	4290      	cmpeq	r0, r2
 80008da:	bf2c      	ite	cs
 80008dc:	17d8      	asrcs	r0, r3, #31
 80008de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008e2:	f040 0001 	orr.w	r0, r0, #1
 80008e6:	4770      	bx	lr
 80008e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008f0:	d102      	bne.n	80008f8 <__cmpdf2+0x64>
 80008f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008f6:	d107      	bne.n	8000908 <__cmpdf2+0x74>
 80008f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000900:	d1d6      	bne.n	80008b0 <__cmpdf2+0x1c>
 8000902:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000906:	d0d3      	beq.n	80008b0 <__cmpdf2+0x1c>
 8000908:	f85d 0b04 	ldr.w	r0, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop

08000910 <__aeabi_cdrcmple>:
 8000910:	4684      	mov	ip, r0
 8000912:	4610      	mov	r0, r2
 8000914:	4662      	mov	r2, ip
 8000916:	468c      	mov	ip, r1
 8000918:	4619      	mov	r1, r3
 800091a:	4663      	mov	r3, ip
 800091c:	e000      	b.n	8000920 <__aeabi_cdcmpeq>
 800091e:	bf00      	nop

08000920 <__aeabi_cdcmpeq>:
 8000920:	b501      	push	{r0, lr}
 8000922:	f7ff ffb7 	bl	8000894 <__cmpdf2>
 8000926:	2800      	cmp	r0, #0
 8000928:	bf48      	it	mi
 800092a:	f110 0f00 	cmnmi.w	r0, #0
 800092e:	bd01      	pop	{r0, pc}

08000930 <__aeabi_dcmpeq>:
 8000930:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000934:	f7ff fff4 	bl	8000920 <__aeabi_cdcmpeq>
 8000938:	bf0c      	ite	eq
 800093a:	2001      	moveq	r0, #1
 800093c:	2000      	movne	r0, #0
 800093e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000942:	bf00      	nop

08000944 <__aeabi_dcmplt>:
 8000944:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000948:	f7ff ffea 	bl	8000920 <__aeabi_cdcmpeq>
 800094c:	bf34      	ite	cc
 800094e:	2001      	movcc	r0, #1
 8000950:	2000      	movcs	r0, #0
 8000952:	f85d fb08 	ldr.w	pc, [sp], #8
 8000956:	bf00      	nop

08000958 <__aeabi_dcmple>:
 8000958:	f84d ed08 	str.w	lr, [sp, #-8]!
 800095c:	f7ff ffe0 	bl	8000920 <__aeabi_cdcmpeq>
 8000960:	bf94      	ite	ls
 8000962:	2001      	movls	r0, #1
 8000964:	2000      	movhi	r0, #0
 8000966:	f85d fb08 	ldr.w	pc, [sp], #8
 800096a:	bf00      	nop

0800096c <__aeabi_dcmpge>:
 800096c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000970:	f7ff ffce 	bl	8000910 <__aeabi_cdrcmple>
 8000974:	bf94      	ite	ls
 8000976:	2001      	movls	r0, #1
 8000978:	2000      	movhi	r0, #0
 800097a:	f85d fb08 	ldr.w	pc, [sp], #8
 800097e:	bf00      	nop

08000980 <__aeabi_dcmpgt>:
 8000980:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000984:	f7ff ffc4 	bl	8000910 <__aeabi_cdrcmple>
 8000988:	bf34      	ite	cc
 800098a:	2001      	movcc	r0, #1
 800098c:	2000      	movcs	r0, #0
 800098e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000992:	bf00      	nop

08000994 <__aeabi_d2iz>:
 8000994:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000998:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800099c:	d215      	bcs.n	80009ca <__aeabi_d2iz+0x36>
 800099e:	d511      	bpl.n	80009c4 <__aeabi_d2iz+0x30>
 80009a0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009a8:	d912      	bls.n	80009d0 <__aeabi_d2iz+0x3c>
 80009aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009b6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ba:	fa23 f002 	lsr.w	r0, r3, r2
 80009be:	bf18      	it	ne
 80009c0:	4240      	negne	r0, r0
 80009c2:	4770      	bx	lr
 80009c4:	f04f 0000 	mov.w	r0, #0
 80009c8:	4770      	bx	lr
 80009ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ce:	d105      	bne.n	80009dc <__aeabi_d2iz+0x48>
 80009d0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009d4:	bf08      	it	eq
 80009d6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop

080009e4 <__aeabi_d2uiz>:
 80009e4:	004a      	lsls	r2, r1, #1
 80009e6:	d211      	bcs.n	8000a0c <__aeabi_d2uiz+0x28>
 80009e8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009ec:	d211      	bcs.n	8000a12 <__aeabi_d2uiz+0x2e>
 80009ee:	d50d      	bpl.n	8000a0c <__aeabi_d2uiz+0x28>
 80009f0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009f4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009f8:	d40e      	bmi.n	8000a18 <__aeabi_d2uiz+0x34>
 80009fa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a02:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a06:	fa23 f002 	lsr.w	r0, r3, r2
 8000a0a:	4770      	bx	lr
 8000a0c:	f04f 0000 	mov.w	r0, #0
 8000a10:	4770      	bx	lr
 8000a12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a16:	d102      	bne.n	8000a1e <__aeabi_d2uiz+0x3a>
 8000a18:	f04f 30ff 	mov.w	r0, #4294967295
 8000a1c:	4770      	bx	lr
 8000a1e:	f04f 0000 	mov.w	r0, #0
 8000a22:	4770      	bx	lr

08000a24 <__aeabi_frsub>:
 8000a24:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a28:	e002      	b.n	8000a30 <__addsf3>
 8000a2a:	bf00      	nop

08000a2c <__aeabi_fsub>:
 8000a2c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a30 <__addsf3>:
 8000a30:	0042      	lsls	r2, r0, #1
 8000a32:	bf1f      	itttt	ne
 8000a34:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a38:	ea92 0f03 	teqne	r2, r3
 8000a3c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a40:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a44:	d06a      	beq.n	8000b1c <__addsf3+0xec>
 8000a46:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a4a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a4e:	bfc1      	itttt	gt
 8000a50:	18d2      	addgt	r2, r2, r3
 8000a52:	4041      	eorgt	r1, r0
 8000a54:	4048      	eorgt	r0, r1
 8000a56:	4041      	eorgt	r1, r0
 8000a58:	bfb8      	it	lt
 8000a5a:	425b      	neglt	r3, r3
 8000a5c:	2b19      	cmp	r3, #25
 8000a5e:	bf88      	it	hi
 8000a60:	4770      	bxhi	lr
 8000a62:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000a66:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a6a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000a6e:	bf18      	it	ne
 8000a70:	4240      	negne	r0, r0
 8000a72:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a76:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000a7a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000a7e:	bf18      	it	ne
 8000a80:	4249      	negne	r1, r1
 8000a82:	ea92 0f03 	teq	r2, r3
 8000a86:	d03f      	beq.n	8000b08 <__addsf3+0xd8>
 8000a88:	f1a2 0201 	sub.w	r2, r2, #1
 8000a8c:	fa41 fc03 	asr.w	ip, r1, r3
 8000a90:	eb10 000c 	adds.w	r0, r0, ip
 8000a94:	f1c3 0320 	rsb	r3, r3, #32
 8000a98:	fa01 f103 	lsl.w	r1, r1, r3
 8000a9c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000aa0:	d502      	bpl.n	8000aa8 <__addsf3+0x78>
 8000aa2:	4249      	negs	r1, r1
 8000aa4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000aa8:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000aac:	d313      	bcc.n	8000ad6 <__addsf3+0xa6>
 8000aae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ab2:	d306      	bcc.n	8000ac2 <__addsf3+0x92>
 8000ab4:	0840      	lsrs	r0, r0, #1
 8000ab6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000aba:	f102 0201 	add.w	r2, r2, #1
 8000abe:	2afe      	cmp	r2, #254	@ 0xfe
 8000ac0:	d251      	bcs.n	8000b66 <__addsf3+0x136>
 8000ac2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000ac6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000aca:	bf08      	it	eq
 8000acc:	f020 0001 	biceq.w	r0, r0, #1
 8000ad0:	ea40 0003 	orr.w	r0, r0, r3
 8000ad4:	4770      	bx	lr
 8000ad6:	0049      	lsls	r1, r1, #1
 8000ad8:	eb40 0000 	adc.w	r0, r0, r0
 8000adc:	3a01      	subs	r2, #1
 8000ade:	bf28      	it	cs
 8000ae0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000ae4:	d2ed      	bcs.n	8000ac2 <__addsf3+0x92>
 8000ae6:	fab0 fc80 	clz	ip, r0
 8000aea:	f1ac 0c08 	sub.w	ip, ip, #8
 8000aee:	ebb2 020c 	subs.w	r2, r2, ip
 8000af2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000af6:	bfaa      	itet	ge
 8000af8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000afc:	4252      	neglt	r2, r2
 8000afe:	4318      	orrge	r0, r3
 8000b00:	bfbc      	itt	lt
 8000b02:	40d0      	lsrlt	r0, r2
 8000b04:	4318      	orrlt	r0, r3
 8000b06:	4770      	bx	lr
 8000b08:	f092 0f00 	teq	r2, #0
 8000b0c:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b10:	bf06      	itte	eq
 8000b12:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b16:	3201      	addeq	r2, #1
 8000b18:	3b01      	subne	r3, #1
 8000b1a:	e7b5      	b.n	8000a88 <__addsf3+0x58>
 8000b1c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b20:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b24:	bf18      	it	ne
 8000b26:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b2a:	d021      	beq.n	8000b70 <__addsf3+0x140>
 8000b2c:	ea92 0f03 	teq	r2, r3
 8000b30:	d004      	beq.n	8000b3c <__addsf3+0x10c>
 8000b32:	f092 0f00 	teq	r2, #0
 8000b36:	bf08      	it	eq
 8000b38:	4608      	moveq	r0, r1
 8000b3a:	4770      	bx	lr
 8000b3c:	ea90 0f01 	teq	r0, r1
 8000b40:	bf1c      	itt	ne
 8000b42:	2000      	movne	r0, #0
 8000b44:	4770      	bxne	lr
 8000b46:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000b4a:	d104      	bne.n	8000b56 <__addsf3+0x126>
 8000b4c:	0040      	lsls	r0, r0, #1
 8000b4e:	bf28      	it	cs
 8000b50:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000b54:	4770      	bx	lr
 8000b56:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000b5a:	bf3c      	itt	cc
 8000b5c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000b60:	4770      	bxcc	lr
 8000b62:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b66:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	4770      	bx	lr
 8000b70:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b74:	bf16      	itet	ne
 8000b76:	4608      	movne	r0, r1
 8000b78:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b7c:	4601      	movne	r1, r0
 8000b7e:	0242      	lsls	r2, r0, #9
 8000b80:	bf06      	itte	eq
 8000b82:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b86:	ea90 0f01 	teqeq	r0, r1
 8000b8a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_ui2f>:
 8000b90:	f04f 0300 	mov.w	r3, #0
 8000b94:	e004      	b.n	8000ba0 <__aeabi_i2f+0x8>
 8000b96:	bf00      	nop

08000b98 <__aeabi_i2f>:
 8000b98:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b9c:	bf48      	it	mi
 8000b9e:	4240      	negmi	r0, r0
 8000ba0:	ea5f 0c00 	movs.w	ip, r0
 8000ba4:	bf08      	it	eq
 8000ba6:	4770      	bxeq	lr
 8000ba8:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000bac:	4601      	mov	r1, r0
 8000bae:	f04f 0000 	mov.w	r0, #0
 8000bb2:	e01c      	b.n	8000bee <__aeabi_l2f+0x2a>

08000bb4 <__aeabi_ul2f>:
 8000bb4:	ea50 0201 	orrs.w	r2, r0, r1
 8000bb8:	bf08      	it	eq
 8000bba:	4770      	bxeq	lr
 8000bbc:	f04f 0300 	mov.w	r3, #0
 8000bc0:	e00a      	b.n	8000bd8 <__aeabi_l2f+0x14>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_l2f>:
 8000bc4:	ea50 0201 	orrs.w	r2, r0, r1
 8000bc8:	bf08      	it	eq
 8000bca:	4770      	bxeq	lr
 8000bcc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000bd0:	d502      	bpl.n	8000bd8 <__aeabi_l2f+0x14>
 8000bd2:	4240      	negs	r0, r0
 8000bd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bd8:	ea5f 0c01 	movs.w	ip, r1
 8000bdc:	bf02      	ittt	eq
 8000bde:	4684      	moveq	ip, r0
 8000be0:	4601      	moveq	r1, r0
 8000be2:	2000      	moveq	r0, #0
 8000be4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000be8:	bf08      	it	eq
 8000bea:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000bee:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000bf2:	fabc f28c 	clz	r2, ip
 8000bf6:	3a08      	subs	r2, #8
 8000bf8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000bfc:	db10      	blt.n	8000c20 <__aeabi_l2f+0x5c>
 8000bfe:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c02:	4463      	add	r3, ip
 8000c04:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c08:	f1c2 0220 	rsb	r2, r2, #32
 8000c0c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c10:	fa20 f202 	lsr.w	r2, r0, r2
 8000c14:	eb43 0002 	adc.w	r0, r3, r2
 8000c18:	bf08      	it	eq
 8000c1a:	f020 0001 	biceq.w	r0, r0, #1
 8000c1e:	4770      	bx	lr
 8000c20:	f102 0220 	add.w	r2, r2, #32
 8000c24:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c28:	f1c2 0220 	rsb	r2, r2, #32
 8000c2c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c30:	fa21 f202 	lsr.w	r2, r1, r2
 8000c34:	eb43 0002 	adc.w	r0, r3, r2
 8000c38:	bf08      	it	eq
 8000c3a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c3e:	4770      	bx	lr

08000c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b088      	sub	sp, #32
 8000c44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c46:	f000 fe27 	bl	8001898 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c4a:	f000 f911 	bl	8000e70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c4e:	f000 f9a7 	bl	8000fa0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c52:	f000 f987 	bl	8000f64 <MX_DMA_Init>
  MX_SPI1_Init();
 8000c56:	f000 f94d 	bl	8000ef4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  display_GC9A01_init(&gDisplayGCA01Init);
 8000c5a:	4881      	ldr	r0, [pc, #516]	@ (8000e60 <main+0x220>)
 8000c5c:	f000 fb76 	bl	800134c <display_GC9A01_init>
  struct GC9A01_frame frame = {{0,0},{239,239}};
 8000c60:	4a80      	ldr	r2, [pc, #512]	@ (8000e64 <main+0x224>)
 8000c62:	1d3b      	adds	r3, r7, #4
 8000c64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c68:	e883 0003 	stmia.w	r3, {r0, r1}
  GC9A01_set_frame(frame);
 8000c6c:	1d3b      	adds	r3, r7, #4
 8000c6e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000c72:	f000 fdd5 	bl	8001820 <GC9A01_set_frame>
  HAL_NVIC_DisableIRQ(DMA1_Channel1_IRQn);
 8000c76:	200b      	movs	r0, #11
 8000c78:	f000 ffb9 	bl	8001bee <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t color[3];
	  // Triangle
	  color[0] = 0xFF;
 8000c7c:	23ff      	movs	r3, #255	@ 0xff
 8000c7e:	703b      	strb	r3, [r7, #0]
	  color[1] = 0xFF;
 8000c80:	23ff      	movs	r3, #255	@ 0xff
 8000c82:	707b      	strb	r3, [r7, #1]
	  for (int x = 0; x < 240; x++) {
 8000c84:	2300      	movs	r3, #0
 8000c86:	61fb      	str	r3, [r7, #28]
 8000c88:	e025      	b.n	8000cd6 <main+0x96>
		  for (int y = 0; y < 240; y++) {
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	61bb      	str	r3, [r7, #24]
 8000c8e:	e01c      	b.n	8000cca <main+0x8a>
			  if (x < y) {
 8000c90:	69fa      	ldr	r2, [r7, #28]
 8000c92:	69bb      	ldr	r3, [r7, #24]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	da02      	bge.n	8000c9e <main+0x5e>
				  color[2] = 0xFF;
 8000c98:	23ff      	movs	r3, #255	@ 0xff
 8000c9a:	70bb      	strb	r3, [r7, #2]
 8000c9c:	e001      	b.n	8000ca2 <main+0x62>
			  } else {
				  color[2] = 0x00;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	70bb      	strb	r3, [r7, #2]
			  }
			  if (x == 0 && y == 0) {
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d108      	bne.n	8000cba <main+0x7a>
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d105      	bne.n	8000cba <main+0x7a>
				  GC9A01_write(color, sizeof(color));
 8000cae:	463b      	mov	r3, r7
 8000cb0:	2103      	movs	r1, #3
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f000 fb2a 	bl	800130c <GC9A01_write>
 8000cb8:	e004      	b.n	8000cc4 <main+0x84>
			  } else {
				  GC9A01_write_continue(color, sizeof(color));
 8000cba:	463b      	mov	r3, r7
 8000cbc:	2103      	movs	r1, #3
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 fb34 	bl	800132c <GC9A01_write_continue>
		  for (int y = 0; y < 240; y++) {
 8000cc4:	69bb      	ldr	r3, [r7, #24]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	61bb      	str	r3, [r7, #24]
 8000cca:	69bb      	ldr	r3, [r7, #24]
 8000ccc:	2bef      	cmp	r3, #239	@ 0xef
 8000cce:	dddf      	ble.n	8000c90 <main+0x50>
	  for (int x = 0; x < 240; x++) {
 8000cd0:	69fb      	ldr	r3, [r7, #28]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	61fb      	str	r3, [r7, #28]
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	2bef      	cmp	r3, #239	@ 0xef
 8000cda:	ddd6      	ble.n	8000c8a <main+0x4a>
			  }
		  }
	  }
	  HAL_Delay(1000);
 8000cdc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ce0:	f000 fe3c 	bl	800195c <HAL_Delay>
	  // Rainbow
	 float frequency = 0.026;
 8000ce4:	4b60      	ldr	r3, [pc, #384]	@ (8000e68 <main+0x228>)
 8000ce6:	60fb      	str	r3, [r7, #12]
	 for (int x = 0; x < 240; x++) {
 8000ce8:	2300      	movs	r3, #0
 8000cea:	617b      	str	r3, [r7, #20]
 8000cec:	e0a9      	b.n	8000e42 <main+0x202>
		 color[0] = sin(frequency*x + 0) * 127 + 128;
 8000cee:	6978      	ldr	r0, [r7, #20]
 8000cf0:	f7ff ff52 	bl	8000b98 <__aeabi_i2f>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	68f9      	ldr	r1, [r7, #12]
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fb53 	bl	80003a4 <__aeabi_fmul>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	f04f 0100 	mov.w	r1, #0
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff fe93 	bl	8000a30 <__addsf3>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f7ff fd61 	bl	80007d4 <__aeabi_f2d>
 8000d12:	4602      	mov	r2, r0
 8000d14:	460b      	mov	r3, r1
 8000d16:	4610      	mov	r0, r2
 8000d18:	4619      	mov	r1, r3
 8000d1a:	f002 f919 	bl	8002f50 <sin>
 8000d1e:	a34e      	add	r3, pc, #312	@ (adr r3, 8000e58 <main+0x218>)
 8000d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d24:	f7ff fa14 	bl	8000150 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4610      	mov	r0, r2
 8000d2e:	4619      	mov	r1, r3
 8000d30:	f04f 0200 	mov.w	r2, #0
 8000d34:	4b4d      	ldr	r3, [pc, #308]	@ (8000e6c <main+0x22c>)
 8000d36:	f7ff fbef 	bl	8000518 <__adddf3>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	460b      	mov	r3, r1
 8000d3e:	4610      	mov	r0, r2
 8000d40:	4619      	mov	r1, r3
 8000d42:	f7ff fe4f 	bl	80009e4 <__aeabi_d2uiz>
 8000d46:	4603      	mov	r3, r0
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	703b      	strb	r3, [r7, #0]
		 color[1] = sin(frequency*x + 2) * 127 + 128;
 8000d4c:	6978      	ldr	r0, [r7, #20]
 8000d4e:	f7ff ff23 	bl	8000b98 <__aeabi_i2f>
 8000d52:	4603      	mov	r3, r0
 8000d54:	68f9      	ldr	r1, [r7, #12]
 8000d56:	4618      	mov	r0, r3
 8000d58:	f7ff fb24 	bl	80003a4 <__aeabi_fmul>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff fe64 	bl	8000a30 <__addsf3>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fd32 	bl	80007d4 <__aeabi_f2d>
 8000d70:	4602      	mov	r2, r0
 8000d72:	460b      	mov	r3, r1
 8000d74:	4610      	mov	r0, r2
 8000d76:	4619      	mov	r1, r3
 8000d78:	f002 f8ea 	bl	8002f50 <sin>
 8000d7c:	a336      	add	r3, pc, #216	@ (adr r3, 8000e58 <main+0x218>)
 8000d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000d82:	f7ff f9e5 	bl	8000150 <__aeabi_dmul>
 8000d86:	4602      	mov	r2, r0
 8000d88:	460b      	mov	r3, r1
 8000d8a:	4610      	mov	r0, r2
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f04f 0200 	mov.w	r2, #0
 8000d92:	4b36      	ldr	r3, [pc, #216]	@ (8000e6c <main+0x22c>)
 8000d94:	f7ff fbc0 	bl	8000518 <__adddf3>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	460b      	mov	r3, r1
 8000d9c:	4610      	mov	r0, r2
 8000d9e:	4619      	mov	r1, r3
 8000da0:	f7ff fe20 	bl	80009e4 <__aeabi_d2uiz>
 8000da4:	4603      	mov	r3, r0
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	707b      	strb	r3, [r7, #1]
		 color[2] = sin(frequency*x + 4) * 127 + 128;
 8000daa:	6978      	ldr	r0, [r7, #20]
 8000dac:	f7ff fef4 	bl	8000b98 <__aeabi_i2f>
 8000db0:	4603      	mov	r3, r0
 8000db2:	68f9      	ldr	r1, [r7, #12]
 8000db4:	4618      	mov	r0, r3
 8000db6:	f7ff faf5 	bl	80003a4 <__aeabi_fmul>
 8000dba:	4603      	mov	r3, r0
 8000dbc:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f7ff fe35 	bl	8000a30 <__addsf3>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff fd03 	bl	80007d4 <__aeabi_f2d>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	460b      	mov	r3, r1
 8000dd2:	4610      	mov	r0, r2
 8000dd4:	4619      	mov	r1, r3
 8000dd6:	f002 f8bb 	bl	8002f50 <sin>
 8000dda:	a31f      	add	r3, pc, #124	@ (adr r3, 8000e58 <main+0x218>)
 8000ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000de0:	f7ff f9b6 	bl	8000150 <__aeabi_dmul>
 8000de4:	4602      	mov	r2, r0
 8000de6:	460b      	mov	r3, r1
 8000de8:	4610      	mov	r0, r2
 8000dea:	4619      	mov	r1, r3
 8000dec:	f04f 0200 	mov.w	r2, #0
 8000df0:	4b1e      	ldr	r3, [pc, #120]	@ (8000e6c <main+0x22c>)
 8000df2:	f7ff fb91 	bl	8000518 <__adddf3>
 8000df6:	4602      	mov	r2, r0
 8000df8:	460b      	mov	r3, r1
 8000dfa:	4610      	mov	r0, r2
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f7ff fdf1 	bl	80009e4 <__aeabi_d2uiz>
 8000e02:	4603      	mov	r3, r0
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	70bb      	strb	r3, [r7, #2]
		 for (int y = 0; y < 240; y++) {
 8000e08:	2300      	movs	r3, #0
 8000e0a:	613b      	str	r3, [r7, #16]
 8000e0c:	e013      	b.n	8000e36 <main+0x1f6>
			 if (x == 0 && y == 0) {
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d108      	bne.n	8000e26 <main+0x1e6>
 8000e14:	693b      	ldr	r3, [r7, #16]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d105      	bne.n	8000e26 <main+0x1e6>
				 GC9A01_write(color, sizeof(color));
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	2103      	movs	r1, #3
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f000 fa74 	bl	800130c <GC9A01_write>
 8000e24:	e004      	b.n	8000e30 <main+0x1f0>
			 } else {
				 GC9A01_write_continue(color, sizeof(color));
 8000e26:	463b      	mov	r3, r7
 8000e28:	2103      	movs	r1, #3
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f000 fa7e 	bl	800132c <GC9A01_write_continue>
		 for (int y = 0; y < 240; y++) {
 8000e30:	693b      	ldr	r3, [r7, #16]
 8000e32:	3301      	adds	r3, #1
 8000e34:	613b      	str	r3, [r7, #16]
 8000e36:	693b      	ldr	r3, [r7, #16]
 8000e38:	2bef      	cmp	r3, #239	@ 0xef
 8000e3a:	dde8      	ble.n	8000e0e <main+0x1ce>
	 for (int x = 0; x < 240; x++) {
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	617b      	str	r3, [r7, #20]
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	2bef      	cmp	r3, #239	@ 0xef
 8000e46:	f77f af52 	ble.w	8000cee <main+0xae>
			 }
		 }
	 }
	 HAL_Delay(1000);
 8000e4a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e4e:	f000 fd85 	bl	800195c <HAL_Delay>
  {
 8000e52:	e713      	b.n	8000c7c <main+0x3c>
 8000e54:	f3af 8000 	nop.w
 8000e58:	00000000 	.word	0x00000000
 8000e5c:	405fc000 	.word	0x405fc000
 8000e60:	20000000 	.word	0x20000000
 8000e64:	08003f08 	.word	0x08003f08
 8000e68:	3cd4fdf4 	.word	0x3cd4fdf4
 8000e6c:	40600000 	.word	0x40600000

08000e70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b090      	sub	sp, #64	@ 0x40
 8000e74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e76:	f107 0318 	add.w	r3, r7, #24
 8000e7a:	2228      	movs	r2, #40	@ 0x28
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f002 f82b 	bl	8002eda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e84:	1d3b      	adds	r3, r7, #4
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e92:	2302      	movs	r3, #2
 8000e94:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e96:	2301      	movs	r3, #1
 8000e98:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e9a:	2310      	movs	r3, #16
 8000e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e9e:	2302      	movs	r3, #2
 8000ea0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000ea6:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000eaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eac:	f107 0318 	add.w	r3, r7, #24
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f001 f9b3 	bl	800221c <HAL_RCC_OscConfig>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000ebc:	f000 f8a2 	bl	8001004 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ec0:	230f      	movs	r3, #15
 8000ec2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ecc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ed0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	2102      	movs	r1, #2
 8000eda:	4618      	mov	r0, r3
 8000edc:	f001 fc20 	bl	8002720 <HAL_RCC_ClockConfig>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000ee6:	f000 f88d 	bl	8001004 <Error_Handler>
  }
}
 8000eea:	bf00      	nop
 8000eec:	3740      	adds	r7, #64	@ 0x40
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
	...

08000ef4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000ef8:	4b18      	ldr	r3, [pc, #96]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000efa:	4a19      	ldr	r2, [pc, #100]	@ (8000f60 <MX_SPI1_Init+0x6c>)
 8000efc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000efe:	4b17      	ldr	r3, [pc, #92]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f00:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f04:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000f06:	4b15      	ldr	r3, [pc, #84]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f08:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000f0c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f0e:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f20:	4b0e      	ldr	r3, [pc, #56]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f26:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000f28:	4b0c      	ldr	r3, [pc, #48]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f2a:	2208      	movs	r2, #8
 8000f2c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f34:	4b09      	ldr	r3, [pc, #36]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f42:	220a      	movs	r2, #10
 8000f44:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f46:	4805      	ldr	r0, [pc, #20]	@ (8000f5c <MX_SPI1_Init+0x68>)
 8000f48:	f001 fd46 	bl	80029d8 <HAL_SPI_Init>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8000f52:	f000 f857 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	2000004c 	.word	0x2000004c
 8000f60:	40013000 	.word	0x40013000

08000f64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f9c <MX_DMA_Init+0x38>)
 8000f6c:	695b      	ldr	r3, [r3, #20]
 8000f6e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f9c <MX_DMA_Init+0x38>)
 8000f70:	f043 0301 	orr.w	r3, r3, #1
 8000f74:	6153      	str	r3, [r2, #20]
 8000f76:	4b09      	ldr	r3, [pc, #36]	@ (8000f9c <MX_DMA_Init+0x38>)
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	200d      	movs	r0, #13
 8000f88:	f000 fe07 	bl	8001b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000f8c:	200d      	movs	r0, #13
 8000f8e:	f000 fe20 	bl	8001bd2 <HAL_NVIC_EnableIRQ>

}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40021000 	.word	0x40021000

08000fa0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b086      	sub	sp, #24
 8000fa4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa6:	f107 0308 	add.w	r3, r7, #8
 8000faa:	2200      	movs	r2, #0
 8000fac:	601a      	str	r2, [r3, #0]
 8000fae:	605a      	str	r2, [r3, #4]
 8000fb0:	609a      	str	r2, [r3, #8]
 8000fb2:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb4:	4b11      	ldr	r3, [pc, #68]	@ (8000ffc <MX_GPIO_Init+0x5c>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	4a10      	ldr	r2, [pc, #64]	@ (8000ffc <MX_GPIO_Init+0x5c>)
 8000fba:	f043 0304 	orr.w	r3, r3, #4
 8000fbe:	6193      	str	r3, [r2, #24]
 8000fc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000ffc <MX_GPIO_Init+0x5c>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	f003 0304 	and.w	r3, r3, #4
 8000fc8:	607b      	str	r3, [r7, #4]
 8000fca:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DISPLAY_CS_Pin|DISPLAY_RST_Pin|DISPLAY_DC_Pin, GPIO_PIN_RESET);
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2158      	movs	r1, #88	@ 0x58
 8000fd0:	480b      	ldr	r0, [pc, #44]	@ (8001000 <MX_GPIO_Init+0x60>)
 8000fd2:	f001 f90b 	bl	80021ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DISPLAY_CS_Pin DISPLAY_RST_Pin DISPLAY_DC_Pin */
  GPIO_InitStruct.Pin = DISPLAY_CS_Pin|DISPLAY_RST_Pin|DISPLAY_DC_Pin;
 8000fd6:	2358      	movs	r3, #88	@ 0x58
 8000fd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe6:	f107 0308 	add.w	r3, r7, #8
 8000fea:	4619      	mov	r1, r3
 8000fec:	4804      	ldr	r0, [pc, #16]	@ (8001000 <MX_GPIO_Init+0x60>)
 8000fee:	f000 ff79 	bl	8001ee4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ff2:	bf00      	nop
 8000ff4:	3718      	adds	r7, #24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	40021000 	.word	0x40021000
 8001000:	40010800 	.word	0x40010800

08001004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001008:	b672      	cpsid	i
}
 800100a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <Error_Handler+0x8>

08001010 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001016:	4b15      	ldr	r3, [pc, #84]	@ (800106c <HAL_MspInit+0x5c>)
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	4a14      	ldr	r2, [pc, #80]	@ (800106c <HAL_MspInit+0x5c>)
 800101c:	f043 0301 	orr.w	r3, r3, #1
 8001020:	6193      	str	r3, [r2, #24]
 8001022:	4b12      	ldr	r3, [pc, #72]	@ (800106c <HAL_MspInit+0x5c>)
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	f003 0301 	and.w	r3, r3, #1
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800102e:	4b0f      	ldr	r3, [pc, #60]	@ (800106c <HAL_MspInit+0x5c>)
 8001030:	69db      	ldr	r3, [r3, #28]
 8001032:	4a0e      	ldr	r2, [pc, #56]	@ (800106c <HAL_MspInit+0x5c>)
 8001034:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001038:	61d3      	str	r3, [r2, #28]
 800103a:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <HAL_MspInit+0x5c>)
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001042:	607b      	str	r3, [r7, #4]
 8001044:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001046:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <HAL_MspInit+0x60>)
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	60fb      	str	r3, [r7, #12]
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800105a:	60fb      	str	r3, [r7, #12]
 800105c:	4a04      	ldr	r2, [pc, #16]	@ (8001070 <HAL_MspInit+0x60>)
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001062:	bf00      	nop
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	40021000 	.word	0x40021000
 8001070:	40010000 	.word	0x40010000

08001074 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b088      	sub	sp, #32
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107c:	f107 0310 	add.w	r3, r7, #16
 8001080:	2200      	movs	r2, #0
 8001082:	601a      	str	r2, [r3, #0]
 8001084:	605a      	str	r2, [r3, #4]
 8001086:	609a      	str	r2, [r3, #8]
 8001088:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a28      	ldr	r2, [pc, #160]	@ (8001130 <HAL_SPI_MspInit+0xbc>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d149      	bne.n	8001128 <HAL_SPI_MspInit+0xb4>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001094:	4b27      	ldr	r3, [pc, #156]	@ (8001134 <HAL_SPI_MspInit+0xc0>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	4a26      	ldr	r2, [pc, #152]	@ (8001134 <HAL_SPI_MspInit+0xc0>)
 800109a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800109e:	6193      	str	r3, [r2, #24]
 80010a0:	4b24      	ldr	r3, [pc, #144]	@ (8001134 <HAL_SPI_MspInit+0xc0>)
 80010a2:	699b      	ldr	r3, [r3, #24]
 80010a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010a8:	60fb      	str	r3, [r7, #12]
 80010aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ac:	4b21      	ldr	r3, [pc, #132]	@ (8001134 <HAL_SPI_MspInit+0xc0>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	4a20      	ldr	r2, [pc, #128]	@ (8001134 <HAL_SPI_MspInit+0xc0>)
 80010b2:	f043 0304 	orr.w	r3, r3, #4
 80010b6:	6193      	str	r3, [r2, #24]
 80010b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001134 <HAL_SPI_MspInit+0xc0>)
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	f003 0304 	and.w	r3, r3, #4
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DISPLAY_SCK_Pin|DISPLAY_MOSI_Pin;
 80010c4:	23a0      	movs	r3, #160	@ 0xa0
 80010c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c8:	2302      	movs	r3, #2
 80010ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010cc:	2303      	movs	r3, #3
 80010ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d0:	f107 0310 	add.w	r3, r7, #16
 80010d4:	4619      	mov	r1, r3
 80010d6:	4818      	ldr	r0, [pc, #96]	@ (8001138 <HAL_SPI_MspInit+0xc4>)
 80010d8:	f000 ff04 	bl	8001ee4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80010dc:	4b17      	ldr	r3, [pc, #92]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 80010de:	4a18      	ldr	r2, [pc, #96]	@ (8001140 <HAL_SPI_MspInit+0xcc>)
 80010e0:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010e2:	4b16      	ldr	r3, [pc, #88]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 80010e4:	2210      	movs	r2, #16
 80010e6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010e8:	4b14      	ldr	r3, [pc, #80]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010ee:	4b13      	ldr	r3, [pc, #76]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 80010f0:	2280      	movs	r2, #128	@ 0x80
 80010f2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010f4:	4b11      	ldr	r3, [pc, #68]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010fa:	4b10      	ldr	r3, [pc, #64]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001100:	4b0e      	ldr	r3, [pc, #56]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 8001102:	2200      	movs	r2, #0
 8001104:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001106:	4b0d      	ldr	r3, [pc, #52]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 8001108:	2200      	movs	r2, #0
 800110a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800110c:	480b      	ldr	r0, [pc, #44]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 800110e:	f000 fd89 	bl	8001c24 <HAL_DMA_Init>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 8001118:	f7ff ff74 	bl	8001004 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4a07      	ldr	r2, [pc, #28]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 8001120:	649a      	str	r2, [r3, #72]	@ 0x48
 8001122:	4a06      	ldr	r2, [pc, #24]	@ (800113c <HAL_SPI_MspInit+0xc8>)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001128:	bf00      	nop
 800112a:	3720      	adds	r7, #32
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	40013000 	.word	0x40013000
 8001134:	40021000 	.word	0x40021000
 8001138:	40010800 	.word	0x40010800
 800113c:	200000a4 	.word	0x200000a4
 8001140:	40020030 	.word	0x40020030

08001144 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001148:	bf00      	nop
 800114a:	e7fd      	b.n	8001148 <NMI_Handler+0x4>

0800114c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001150:	bf00      	nop
 8001152:	e7fd      	b.n	8001150 <HardFault_Handler+0x4>

08001154 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001154:	b480      	push	{r7}
 8001156:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001158:	bf00      	nop
 800115a:	e7fd      	b.n	8001158 <MemManage_Handler+0x4>

0800115c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <BusFault_Handler+0x4>

08001164 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <UsageFault_Handler+0x4>

0800116c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001170:	bf00      	nop
 8001172:	46bd      	mov	sp, r7
 8001174:	bc80      	pop	{r7}
 8001176:	4770      	bx	lr

08001178 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr

08001184 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr

08001190 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001194:	f000 fbc6 	bl	8001924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001198:	bf00      	nop
 800119a:	bd80      	pop	{r7, pc}

0800119c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80011a0:	4802      	ldr	r0, [pc, #8]	@ (80011ac <DMA1_Channel3_IRQHandler+0x10>)
 80011a2:	f000 fd99 	bl	8001cd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	200000a4 	.word	0x200000a4

080011b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr

080011bc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80011bc:	f7ff fff8 	bl	80011b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011c0:	480b      	ldr	r0, [pc, #44]	@ (80011f0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80011c2:	490c      	ldr	r1, [pc, #48]	@ (80011f4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80011c4:	4a0c      	ldr	r2, [pc, #48]	@ (80011f8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80011c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011c8:	e002      	b.n	80011d0 <LoopCopyDataInit>

080011ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ce:	3304      	adds	r3, #4

080011d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011d4:	d3f9      	bcc.n	80011ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011d6:	4a09      	ldr	r2, [pc, #36]	@ (80011fc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80011d8:	4c09      	ldr	r4, [pc, #36]	@ (8001200 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011dc:	e001      	b.n	80011e2 <LoopFillZerobss>

080011de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011e0:	3204      	adds	r2, #4

080011e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011e4:	d3fb      	bcc.n	80011de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011e6:	f001 fe81 	bl	8002eec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011ea:	f7ff fd29 	bl	8000c40 <main>
  bx lr
 80011ee:	4770      	bx	lr
  ldr r0, =_sdata
 80011f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011f4:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 80011f8:	08004118 	.word	0x08004118
  ldr r2, =_sbss
 80011fc:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001200:	20000114 	.word	0x20000114

08001204 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001204:	e7fe      	b.n	8001204 <ADC1_2_IRQHandler>
	...

08001208 <display_setCS>:
static display_GC9A01_t gThisGCA01 = {
		.initialized = false,
};

static inline void display_setCS(bool set)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(gThisGCA01.gpio.portCS, gThisGCA01.gpio.pinCS, set ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001212:	4b06      	ldr	r3, [pc, #24]	@ (800122c <display_setCS+0x24>)
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	4a05      	ldr	r2, [pc, #20]	@ (800122c <display_setCS+0x24>)
 8001218:	7f12      	ldrb	r2, [r2, #28]
 800121a:	4611      	mov	r1, r2
 800121c:	79fa      	ldrb	r2, [r7, #7]
 800121e:	4618      	mov	r0, r3
 8001220:	f000 ffe4 	bl	80021ec <HAL_GPIO_WritePin>
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	200000e8 	.word	0x200000e8

08001230 <display_setRST>:

static inline void display_setRST(bool set)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(gThisGCA01.gpio.portRST, gThisGCA01.gpio.pinRST, set ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800123a:	4b06      	ldr	r3, [pc, #24]	@ (8001254 <display_setRST+0x24>)
 800123c:	691b      	ldr	r3, [r3, #16]
 800123e:	4a05      	ldr	r2, [pc, #20]	@ (8001254 <display_setRST+0x24>)
 8001240:	7f92      	ldrb	r2, [r2, #30]
 8001242:	4611      	mov	r1, r2
 8001244:	79fa      	ldrb	r2, [r7, #7]
 8001246:	4618      	mov	r0, r3
 8001248:	f000 ffd0 	bl	80021ec <HAL_GPIO_WritePin>
}
 800124c:	bf00      	nop
 800124e:	3708      	adds	r7, #8
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	200000e8 	.word	0x200000e8

08001258 <display_setDC>:


static inline void display_setDC(bool set)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(gThisGCA01.gpio.portDC, gThisGCA01.gpio.pinDC, set ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001262:	4b06      	ldr	r3, [pc, #24]	@ (800127c <display_setDC+0x24>)
 8001264:	68db      	ldr	r3, [r3, #12]
 8001266:	4a05      	ldr	r2, [pc, #20]	@ (800127c <display_setDC+0x24>)
 8001268:	7f52      	ldrb	r2, [r2, #29]
 800126a:	4611      	mov	r1, r2
 800126c:	79fa      	ldrb	r2, [r7, #7]
 800126e:	4618      	mov	r0, r3
 8001270:	f000 ffbc 	bl	80021ec <HAL_GPIO_WritePin>
}
 8001274:	bf00      	nop
 8001276:	3708      	adds	r7, #8
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	200000e8 	.word	0x200000e8

08001280 <GC9A01_write_command>:
void GC9A01_spi_tx(uint8_t *data, size_t len) {
    HAL_SPI_Transmit(&hspi1, data, len, 100);
}


void GC9A01_write_command(uint8_t cmd) {
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	71fb      	strb	r3, [r7, #7]
	display_setDC(false);
 800128a:	2000      	movs	r0, #0
 800128c:	f7ff ffe4 	bl	8001258 <display_setDC>
    display_setCS(false);
 8001290:	2000      	movs	r0, #0
 8001292:	f7ff ffb9 	bl	8001208 <display_setCS>
    HAL_SPI_Transmit(gThisGCA01.pSPI, &cmd, 1, 100);
 8001296:	4b07      	ldr	r3, [pc, #28]	@ (80012b4 <GC9A01_write_command+0x34>)
 8001298:	6858      	ldr	r0, [r3, #4]
 800129a:	1df9      	adds	r1, r7, #7
 800129c:	2364      	movs	r3, #100	@ 0x64
 800129e:	2201      	movs	r2, #1
 80012a0:	f001 fc1e 	bl	8002ae0 <HAL_SPI_Transmit>
    display_setCS(true);
 80012a4:	2001      	movs	r0, #1
 80012a6:	f7ff ffaf 	bl	8001208 <display_setCS>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200000e8 	.word	0x200000e8

080012b8 <GC9A01_write_data>:

void GC9A01_write_data(uint8_t *data, size_t len) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
	display_setDC(true);
 80012c2:	2001      	movs	r0, #1
 80012c4:	f7ff ffc8 	bl	8001258 <display_setDC>
    display_setCS(false);
 80012c8:	2000      	movs	r0, #0
 80012ca:	f7ff ff9d 	bl	8001208 <display_setCS>
    HAL_SPI_Transmit(gThisGCA01.pSPI, data, len, 100);
 80012ce:	4b07      	ldr	r3, [pc, #28]	@ (80012ec <GC9A01_write_data+0x34>)
 80012d0:	6858      	ldr	r0, [r3, #4]
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	2364      	movs	r3, #100	@ 0x64
 80012d8:	6879      	ldr	r1, [r7, #4]
 80012da:	f001 fc01 	bl	8002ae0 <HAL_SPI_Transmit>
    display_setCS(true);
 80012de:	2001      	movs	r0, #1
 80012e0:	f7ff ff92 	bl	8001208 <display_setCS>
}
 80012e4:	bf00      	nop
 80012e6:	3708      	adds	r7, #8
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	200000e8 	.word	0x200000e8

080012f0 <GC9A01_write_byte>:

static inline void GC9A01_write_byte(uint8_t val) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b082      	sub	sp, #8
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
    GC9A01_write_data(&val, sizeof(val));
 80012fa:	1dfb      	adds	r3, r7, #7
 80012fc:	2101      	movs	r1, #1
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff ffda 	bl	80012b8 <GC9A01_write_data>
}
 8001304:	bf00      	nop
 8001306:	3708      	adds	r7, #8
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}

0800130c <GC9A01_write>:

void GC9A01_write(uint8_t *data, size_t len) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
    GC9A01_write_command(MEM_WR);
 8001316:	202c      	movs	r0, #44	@ 0x2c
 8001318:	f7ff ffb2 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_data(data, len);
 800131c:	6839      	ldr	r1, [r7, #0]
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff ffca 	bl	80012b8 <GC9A01_write_data>
}
 8001324:	bf00      	nop
 8001326:	3708      	adds	r7, #8
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}

0800132c <GC9A01_write_continue>:

void GC9A01_write_continue(uint8_t *data, size_t len) {
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
 8001334:	6039      	str	r1, [r7, #0]
    GC9A01_write_command(MEM_WR_CONT);
 8001336:	203c      	movs	r0, #60	@ 0x3c
 8001338:	f7ff ffa2 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_data(data, len);
 800133c:	6839      	ldr	r1, [r7, #0]
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	f7ff ffba 	bl	80012b8 <GC9A01_write_data>
}
 8001344:	bf00      	nop
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <display_GC9A01_init>:




ErrorStatus display_GC9A01_init(display_GC9A01_init_t* pInit)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
	gThisGCA01.ResolutionX = pInit->ResolutionX;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	881a      	ldrh	r2, [r3, #0]
 8001358:	4b0d      	ldr	r3, [pc, #52]	@ (8001390 <display_GC9A01_init+0x44>)
 800135a:	801a      	strh	r2, [r3, #0]
	gThisGCA01.ResolutionY = pInit->ResolutionY;
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	885a      	ldrh	r2, [r3, #2]
 8001360:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <display_GC9A01_init+0x44>)
 8001362:	805a      	strh	r2, [r3, #2]
	gThisGCA01.pSPI = pInit->pSPI;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	4a09      	ldr	r2, [pc, #36]	@ (8001390 <display_GC9A01_init+0x44>)
 800136a:	6053      	str	r3, [r2, #4]
	memcpy(&gThisGCA01.gpio, &pInit->gpio, sizeof(display_GC9A01_gpio_t));
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3308      	adds	r3, #8
 8001370:	221c      	movs	r2, #28
 8001372:	4619      	mov	r1, r3
 8001374:	4807      	ldr	r0, [pc, #28]	@ (8001394 <display_GC9A01_init+0x48>)
 8001376:	f001 fddd 	bl	8002f34 <memcpy>
	gThisGCA01.initialized = true;
 800137a:	4b05      	ldr	r3, [pc, #20]	@ (8001390 <display_GC9A01_init+0x44>)
 800137c:	2201      	movs	r2, #1
 800137e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	GC9A01_init();
 8001382:	f000 f809 	bl	8001398 <GC9A01_init>
	return SUCCESS;
 8001386:	2300      	movs	r3, #0
}
 8001388:	4618      	mov	r0, r3
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	200000e8 	.word	0x200000e8
 8001394:	200000f0 	.word	0x200000f0

08001398 <GC9A01_init>:

void GC9A01_init(void) {
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0

	display_setCS(true);
 800139c:	2001      	movs	r0, #1
 800139e:	f7ff ff33 	bl	8001208 <display_setCS>
    HAL_Delay(5);
 80013a2:	2005      	movs	r0, #5
 80013a4:	f000 fada 	bl	800195c <HAL_Delay>
    display_setRST(false);
 80013a8:	2000      	movs	r0, #0
 80013aa:	f7ff ff41 	bl	8001230 <display_setRST>
    HAL_Delay(10);
 80013ae:	200a      	movs	r0, #10
 80013b0:	f000 fad4 	bl	800195c <HAL_Delay>
    display_setRST(true);
 80013b4:	2001      	movs	r0, #1
 80013b6:	f7ff ff3b 	bl	8001230 <display_setRST>
    HAL_Delay(120);
 80013ba:	2078      	movs	r0, #120	@ 0x78
 80013bc:	f000 face 	bl	800195c <HAL_Delay>

    /* Initial Sequence */

    GC9A01_write_command(0xEF);
 80013c0:	20ef      	movs	r0, #239	@ 0xef
 80013c2:	f7ff ff5d 	bl	8001280 <GC9A01_write_command>

    GC9A01_write_command(0xEB);
 80013c6:	20eb      	movs	r0, #235	@ 0xeb
 80013c8:	f7ff ff5a 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x14);
 80013cc:	2014      	movs	r0, #20
 80013ce:	f7ff ff8f 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xFE);
 80013d2:	20fe      	movs	r0, #254	@ 0xfe
 80013d4:	f7ff ff54 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_command(0xEF);
 80013d8:	20ef      	movs	r0, #239	@ 0xef
 80013da:	f7ff ff51 	bl	8001280 <GC9A01_write_command>

    GC9A01_write_command(0xEB);
 80013de:	20eb      	movs	r0, #235	@ 0xeb
 80013e0:	f7ff ff4e 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x14);
 80013e4:	2014      	movs	r0, #20
 80013e6:	f7ff ff83 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x84);
 80013ea:	2084      	movs	r0, #132	@ 0x84
 80013ec:	f7ff ff48 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x40);
 80013f0:	2040      	movs	r0, #64	@ 0x40
 80013f2:	f7ff ff7d 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x85);
 80013f6:	2085      	movs	r0, #133	@ 0x85
 80013f8:	f7ff ff42 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 80013fc:	20ff      	movs	r0, #255	@ 0xff
 80013fe:	f7ff ff77 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x86);
 8001402:	2086      	movs	r0, #134	@ 0x86
 8001404:	f7ff ff3c 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8001408:	20ff      	movs	r0, #255	@ 0xff
 800140a:	f7ff ff71 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x87);
 800140e:	2087      	movs	r0, #135	@ 0x87
 8001410:	f7ff ff36 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8001414:	20ff      	movs	r0, #255	@ 0xff
 8001416:	f7ff ff6b 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x88);
 800141a:	2088      	movs	r0, #136	@ 0x88
 800141c:	f7ff ff30 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x0A);
 8001420:	200a      	movs	r0, #10
 8001422:	f7ff ff65 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x89);
 8001426:	2089      	movs	r0, #137	@ 0x89
 8001428:	f7ff ff2a 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x21);
 800142c:	2021      	movs	r0, #33	@ 0x21
 800142e:	f7ff ff5f 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x8A);
 8001432:	208a      	movs	r0, #138	@ 0x8a
 8001434:	f7ff ff24 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8001438:	2000      	movs	r0, #0
 800143a:	f7ff ff59 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x8B);
 800143e:	208b      	movs	r0, #139	@ 0x8b
 8001440:	f7ff ff1e 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x80);
 8001444:	2080      	movs	r0, #128	@ 0x80
 8001446:	f7ff ff53 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x8C);
 800144a:	208c      	movs	r0, #140	@ 0x8c
 800144c:	f7ff ff18 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x01);
 8001450:	2001      	movs	r0, #1
 8001452:	f7ff ff4d 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x8D);
 8001456:	208d      	movs	r0, #141	@ 0x8d
 8001458:	f7ff ff12 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x01);
 800145c:	2001      	movs	r0, #1
 800145e:	f7ff ff47 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x8E);
 8001462:	208e      	movs	r0, #142	@ 0x8e
 8001464:	f7ff ff0c 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8001468:	20ff      	movs	r0, #255	@ 0xff
 800146a:	f7ff ff41 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x8F);
 800146e:	208f      	movs	r0, #143	@ 0x8f
 8001470:	f7ff ff06 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0xFF);
 8001474:	20ff      	movs	r0, #255	@ 0xff
 8001476:	f7ff ff3b 	bl	80012f0 <GC9A01_write_byte>


    GC9A01_write_command(0xB6);
 800147a:	20b6      	movs	r0, #182	@ 0xb6
 800147c:	f7ff ff00 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 8001480:	2000      	movs	r0, #0
 8001482:	f7ff ff35 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001486:	2000      	movs	r0, #0
 8001488:	f7ff ff32 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x36);
 800148c:	2036      	movs	r0, #54	@ 0x36
 800148e:	f7ff fef7 	bl	8001280 <GC9A01_write_command>
#if ORIENTATION == 0
    GC9A01_write_byte(0x18);
#elif ORIENTATION == 1
    GC9A01_write_byte(0x28);
#elif ORIENTATION == 2
    GC9A01_write_byte(0x48);
 8001492:	2048      	movs	r0, #72	@ 0x48
 8001494:	f7ff ff2c 	bl	80012f0 <GC9A01_write_byte>
#else
    GC9A01_write_byte(0x88);
#endif

    GC9A01_write_command(COLOR_MODE);
 8001498:	203a      	movs	r0, #58	@ 0x3a
 800149a:	f7ff fef1 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(COLOR_MODE__18_BIT);
 800149e:	2006      	movs	r0, #6
 80014a0:	f7ff ff26 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x90);
 80014a4:	2090      	movs	r0, #144	@ 0x90
 80014a6:	f7ff feeb 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x08);
 80014aa:	2008      	movs	r0, #8
 80014ac:	f7ff ff20 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 80014b0:	2008      	movs	r0, #8
 80014b2:	f7ff ff1d 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 80014b6:	2008      	movs	r0, #8
 80014b8:	f7ff ff1a 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 80014bc:	2008      	movs	r0, #8
 80014be:	f7ff ff17 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xBD);
 80014c2:	20bd      	movs	r0, #189	@ 0xbd
 80014c4:	f7ff fedc 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x06);
 80014c8:	2006      	movs	r0, #6
 80014ca:	f7ff ff11 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xBC);
 80014ce:	20bc      	movs	r0, #188	@ 0xbc
 80014d0:	f7ff fed6 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 80014d4:	2000      	movs	r0, #0
 80014d6:	f7ff ff0b 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xFF);
 80014da:	20ff      	movs	r0, #255	@ 0xff
 80014dc:	f7ff fed0 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x60);
 80014e0:	2060      	movs	r0, #96	@ 0x60
 80014e2:	f7ff ff05 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 80014e6:	2001      	movs	r0, #1
 80014e8:	f7ff ff02 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x04);
 80014ec:	2004      	movs	r0, #4
 80014ee:	f7ff feff 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xC3);
 80014f2:	20c3      	movs	r0, #195	@ 0xc3
 80014f4:	f7ff fec4 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 80014f8:	2013      	movs	r0, #19
 80014fa:	f7ff fef9 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_command(0xC4);
 80014fe:	20c4      	movs	r0, #196	@ 0xc4
 8001500:	f7ff febe 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x13);
 8001504:	2013      	movs	r0, #19
 8001506:	f7ff fef3 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xC9);
 800150a:	20c9      	movs	r0, #201	@ 0xc9
 800150c:	f7ff feb8 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x22);
 8001510:	2022      	movs	r0, #34	@ 0x22
 8001512:	f7ff feed 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xBE);
 8001516:	20be      	movs	r0, #190	@ 0xbe
 8001518:	f7ff feb2 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x11);
 800151c:	2011      	movs	r0, #17
 800151e:	f7ff fee7 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xE1);
 8001522:	20e1      	movs	r0, #225	@ 0xe1
 8001524:	f7ff feac 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x10);
 8001528:	2010      	movs	r0, #16
 800152a:	f7ff fee1 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x0E);
 800152e:	200e      	movs	r0, #14
 8001530:	f7ff fede 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xDF);
 8001534:	20df      	movs	r0, #223	@ 0xdf
 8001536:	f7ff fea3 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x21);
 800153a:	2021      	movs	r0, #33	@ 0x21
 800153c:	f7ff fed8 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x0c);
 8001540:	200c      	movs	r0, #12
 8001542:	f7ff fed5 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x02);
 8001546:	2002      	movs	r0, #2
 8001548:	f7ff fed2 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xF0);
 800154c:	20f0      	movs	r0, #240	@ 0xf0
 800154e:	f7ff fe97 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 8001552:	2045      	movs	r0, #69	@ 0x45
 8001554:	f7ff fecc 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 8001558:	2009      	movs	r0, #9
 800155a:	f7ff fec9 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 800155e:	2008      	movs	r0, #8
 8001560:	f7ff fec6 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 8001564:	2008      	movs	r0, #8
 8001566:	f7ff fec3 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x26);
 800156a:	2026      	movs	r0, #38	@ 0x26
 800156c:	f7ff fec0 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x2A);
 8001570:	202a      	movs	r0, #42	@ 0x2a
 8001572:	f7ff febd 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xF1);
 8001576:	20f1      	movs	r0, #241	@ 0xf1
 8001578:	f7ff fe82 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 800157c:	2043      	movs	r0, #67	@ 0x43
 800157e:	f7ff feb7 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8001582:	2070      	movs	r0, #112	@ 0x70
 8001584:	f7ff feb4 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x72);
 8001588:	2072      	movs	r0, #114	@ 0x72
 800158a:	f7ff feb1 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x36);
 800158e:	2036      	movs	r0, #54	@ 0x36
 8001590:	f7ff feae 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x37);
 8001594:	2037      	movs	r0, #55	@ 0x37
 8001596:	f7ff feab 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x6F);
 800159a:	206f      	movs	r0, #111	@ 0x6f
 800159c:	f7ff fea8 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xF2);
 80015a0:	20f2      	movs	r0, #242	@ 0xf2
 80015a2:	f7ff fe6d 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x45);
 80015a6:	2045      	movs	r0, #69	@ 0x45
 80015a8:	f7ff fea2 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 80015ac:	2009      	movs	r0, #9
 80015ae:	f7ff fe9f 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 80015b2:	2008      	movs	r0, #8
 80015b4:	f7ff fe9c 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 80015b8:	2008      	movs	r0, #8
 80015ba:	f7ff fe99 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x26);
 80015be:	2026      	movs	r0, #38	@ 0x26
 80015c0:	f7ff fe96 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x2A);
 80015c4:	202a      	movs	r0, #42	@ 0x2a
 80015c6:	f7ff fe93 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xF3);
 80015ca:	20f3      	movs	r0, #243	@ 0xf3
 80015cc:	f7ff fe58 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x43);
 80015d0:	2043      	movs	r0, #67	@ 0x43
 80015d2:	f7ff fe8d 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80015d6:	2070      	movs	r0, #112	@ 0x70
 80015d8:	f7ff fe8a 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x72);
 80015dc:	2072      	movs	r0, #114	@ 0x72
 80015de:	f7ff fe87 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x36);
 80015e2:	2036      	movs	r0, #54	@ 0x36
 80015e4:	f7ff fe84 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x37);
 80015e8:	2037      	movs	r0, #55	@ 0x37
 80015ea:	f7ff fe81 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x6F);
 80015ee:	206f      	movs	r0, #111	@ 0x6f
 80015f0:	f7ff fe7e 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xED);
 80015f4:	20ed      	movs	r0, #237	@ 0xed
 80015f6:	f7ff fe43 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x1B);
 80015fa:	201b      	movs	r0, #27
 80015fc:	f7ff fe78 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x0B);
 8001600:	200b      	movs	r0, #11
 8001602:	f7ff fe75 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xAE);
 8001606:	20ae      	movs	r0, #174	@ 0xae
 8001608:	f7ff fe3a 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x77);
 800160c:	2077      	movs	r0, #119	@ 0x77
 800160e:	f7ff fe6f 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xCD);
 8001612:	20cd      	movs	r0, #205	@ 0xcd
 8001614:	f7ff fe34 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x63);
 8001618:	2063      	movs	r0, #99	@ 0x63
 800161a:	f7ff fe69 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x70);
 800161e:	2070      	movs	r0, #112	@ 0x70
 8001620:	f7ff fe2e 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x07);
 8001624:	2007      	movs	r0, #7
 8001626:	f7ff fe63 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 800162a:	2007      	movs	r0, #7
 800162c:	f7ff fe60 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x04);
 8001630:	2004      	movs	r0, #4
 8001632:	f7ff fe5d 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x0E);
 8001636:	200e      	movs	r0, #14
 8001638:	f7ff fe5a 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x0F);
 800163c:	200f      	movs	r0, #15
 800163e:	f7ff fe57 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x09);
 8001642:	2009      	movs	r0, #9
 8001644:	f7ff fe54 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 8001648:	2007      	movs	r0, #7
 800164a:	f7ff fe51 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x08);
 800164e:	2008      	movs	r0, #8
 8001650:	f7ff fe4e 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x03);
 8001654:	2003      	movs	r0, #3
 8001656:	f7ff fe4b 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0xE8);
 800165a:	20e8      	movs	r0, #232	@ 0xe8
 800165c:	f7ff fe10 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x34);
 8001660:	2034      	movs	r0, #52	@ 0x34
 8001662:	f7ff fe45 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x62);
 8001666:	2062      	movs	r0, #98	@ 0x62
 8001668:	f7ff fe0a 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x18);
 800166c:	2018      	movs	r0, #24
 800166e:	f7ff fe3f 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x0D);
 8001672:	200d      	movs	r0, #13
 8001674:	f7ff fe3c 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 8001678:	2071      	movs	r0, #113	@ 0x71
 800167a:	f7ff fe39 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0xED);
 800167e:	20ed      	movs	r0, #237	@ 0xed
 8001680:	f7ff fe36 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 8001684:	2070      	movs	r0, #112	@ 0x70
 8001686:	f7ff fe33 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 800168a:	2070      	movs	r0, #112	@ 0x70
 800168c:	f7ff fe30 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x18);
 8001690:	2018      	movs	r0, #24
 8001692:	f7ff fe2d 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x0F);
 8001696:	200f      	movs	r0, #15
 8001698:	f7ff fe2a 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 800169c:	2071      	movs	r0, #113	@ 0x71
 800169e:	f7ff fe27 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0xEF);
 80016a2:	20ef      	movs	r0, #239	@ 0xef
 80016a4:	f7ff fe24 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80016a8:	2070      	movs	r0, #112	@ 0x70
 80016aa:	f7ff fe21 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80016ae:	2070      	movs	r0, #112	@ 0x70
 80016b0:	f7ff fe1e 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x63);
 80016b4:	2063      	movs	r0, #99	@ 0x63
 80016b6:	f7ff fde3 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x18);
 80016ba:	2018      	movs	r0, #24
 80016bc:	f7ff fe18 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x11);
 80016c0:	2011      	movs	r0, #17
 80016c2:	f7ff fe15 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 80016c6:	2071      	movs	r0, #113	@ 0x71
 80016c8:	f7ff fe12 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 80016cc:	20f1      	movs	r0, #241	@ 0xf1
 80016ce:	f7ff fe0f 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80016d2:	2070      	movs	r0, #112	@ 0x70
 80016d4:	f7ff fe0c 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80016d8:	2070      	movs	r0, #112	@ 0x70
 80016da:	f7ff fe09 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x18);
 80016de:	2018      	movs	r0, #24
 80016e0:	f7ff fe06 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x13);
 80016e4:	2013      	movs	r0, #19
 80016e6:	f7ff fe03 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x71);
 80016ea:	2071      	movs	r0, #113	@ 0x71
 80016ec:	f7ff fe00 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0xF3);
 80016f0:	20f3      	movs	r0, #243	@ 0xf3
 80016f2:	f7ff fdfd 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80016f6:	2070      	movs	r0, #112	@ 0x70
 80016f8:	f7ff fdfa 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x70);
 80016fc:	2070      	movs	r0, #112	@ 0x70
 80016fe:	f7ff fdf7 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x64);
 8001702:	2064      	movs	r0, #100	@ 0x64
 8001704:	f7ff fdbc 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x28);
 8001708:	2028      	movs	r0, #40	@ 0x28
 800170a:	f7ff fdf1 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x29);
 800170e:	2029      	movs	r0, #41	@ 0x29
 8001710:	f7ff fdee 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 8001714:	20f1      	movs	r0, #241	@ 0xf1
 8001716:	f7ff fdeb 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 800171a:	2001      	movs	r0, #1
 800171c:	f7ff fde8 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0xF1);
 8001720:	20f1      	movs	r0, #241	@ 0xf1
 8001722:	f7ff fde5 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001726:	2000      	movs	r0, #0
 8001728:	f7ff fde2 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 800172c:	2007      	movs	r0, #7
 800172e:	f7ff fddf 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x66);
 8001732:	2066      	movs	r0, #102	@ 0x66
 8001734:	f7ff fda4 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x3C);
 8001738:	203c      	movs	r0, #60	@ 0x3c
 800173a:	f7ff fdd9 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 800173e:	2000      	movs	r0, #0
 8001740:	f7ff fdd6 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0xCD);
 8001744:	20cd      	movs	r0, #205	@ 0xcd
 8001746:	f7ff fdd3 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x67);
 800174a:	2067      	movs	r0, #103	@ 0x67
 800174c:	f7ff fdd0 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x45);
 8001750:	2045      	movs	r0, #69	@ 0x45
 8001752:	f7ff fdcd 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x45);
 8001756:	2045      	movs	r0, #69	@ 0x45
 8001758:	f7ff fdca 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x10);
 800175c:	2010      	movs	r0, #16
 800175e:	f7ff fdc7 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001762:	2000      	movs	r0, #0
 8001764:	f7ff fdc4 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001768:	2000      	movs	r0, #0
 800176a:	f7ff fdc1 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 800176e:	2000      	movs	r0, #0
 8001770:	f7ff fdbe 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x67);
 8001774:	2067      	movs	r0, #103	@ 0x67
 8001776:	f7ff fd83 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x00);
 800177a:	2000      	movs	r0, #0
 800177c:	f7ff fdb8 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x3C);
 8001780:	203c      	movs	r0, #60	@ 0x3c
 8001782:	f7ff fdb5 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001786:	2000      	movs	r0, #0
 8001788:	f7ff fdb2 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 800178c:	2000      	movs	r0, #0
 800178e:	f7ff fdaf 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 8001792:	2000      	movs	r0, #0
 8001794:	f7ff fdac 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x01);
 8001798:	2001      	movs	r0, #1
 800179a:	f7ff fda9 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x54);
 800179e:	2054      	movs	r0, #84	@ 0x54
 80017a0:	f7ff fda6 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x10);
 80017a4:	2010      	movs	r0, #16
 80017a6:	f7ff fda3 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x32);
 80017aa:	2032      	movs	r0, #50	@ 0x32
 80017ac:	f7ff fda0 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x98);
 80017b0:	2098      	movs	r0, #152	@ 0x98
 80017b2:	f7ff fd9d 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x74);
 80017b6:	2074      	movs	r0, #116	@ 0x74
 80017b8:	f7ff fd62 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x10);
 80017bc:	2010      	movs	r0, #16
 80017be:	f7ff fd97 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x85);
 80017c2:	2085      	movs	r0, #133	@ 0x85
 80017c4:	f7ff fd94 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x80);
 80017c8:	2080      	movs	r0, #128	@ 0x80
 80017ca:	f7ff fd91 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80017ce:	2000      	movs	r0, #0
 80017d0:	f7ff fd8e 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80017d4:	2000      	movs	r0, #0
 80017d6:	f7ff fd8b 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x4E);
 80017da:	204e      	movs	r0, #78	@ 0x4e
 80017dc:	f7ff fd88 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x00);
 80017e0:	2000      	movs	r0, #0
 80017e2:	f7ff fd85 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x98);
 80017e6:	2098      	movs	r0, #152	@ 0x98
 80017e8:	f7ff fd4a 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_byte(0x3e);
 80017ec:	203e      	movs	r0, #62	@ 0x3e
 80017ee:	f7ff fd7f 	bl	80012f0 <GC9A01_write_byte>
    GC9A01_write_byte(0x07);
 80017f2:	2007      	movs	r0, #7
 80017f4:	f7ff fd7c 	bl	80012f0 <GC9A01_write_byte>

    GC9A01_write_command(0x35);
 80017f8:	2035      	movs	r0, #53	@ 0x35
 80017fa:	f7ff fd41 	bl	8001280 <GC9A01_write_command>
    GC9A01_write_command(0x21);
 80017fe:	2021      	movs	r0, #33	@ 0x21
 8001800:	f7ff fd3e 	bl	8001280 <GC9A01_write_command>

    GC9A01_write_command(0x11);
 8001804:	2011      	movs	r0, #17
 8001806:	f7ff fd3b 	bl	8001280 <GC9A01_write_command>
    HAL_Delay(120);
 800180a:	2078      	movs	r0, #120	@ 0x78
 800180c:	f000 f8a6 	bl	800195c <HAL_Delay>
    GC9A01_write_command(0x29);
 8001810:	2029      	movs	r0, #41	@ 0x29
 8001812:	f7ff fd35 	bl	8001280 <GC9A01_write_command>
    HAL_Delay(20);
 8001816:	2014      	movs	r0, #20
 8001818:	f000 f8a0 	bl	800195c <HAL_Delay>

}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}

08001820 <GC9A01_set_frame>:

void GC9A01_set_frame(struct GC9A01_frame frame) {
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	463b      	mov	r3, r7
 8001828:	e883 0003 	stmia.w	r3, {r0, r1}

    uint8_t data[4];

    GC9A01_write_command(COL_ADDR_SET);
 800182c:	202a      	movs	r0, #42	@ 0x2a
 800182e:	f7ff fd27 	bl	8001280 <GC9A01_write_command>
    data[0] = (frame.start.X >> 8) & 0xFF;
 8001832:	883b      	ldrh	r3, [r7, #0]
 8001834:	0a1b      	lsrs	r3, r3, #8
 8001836:	b29b      	uxth	r3, r3
 8001838:	b2db      	uxtb	r3, r3
 800183a:	733b      	strb	r3, [r7, #12]
    data[1] = frame.start.X & 0xFF;
 800183c:	883b      	ldrh	r3, [r7, #0]
 800183e:	b2db      	uxtb	r3, r3
 8001840:	737b      	strb	r3, [r7, #13]
    data[2] = (frame.end.X >> 8) & 0xFF;
 8001842:	88bb      	ldrh	r3, [r7, #4]
 8001844:	0a1b      	lsrs	r3, r3, #8
 8001846:	b29b      	uxth	r3, r3
 8001848:	b2db      	uxtb	r3, r3
 800184a:	73bb      	strb	r3, [r7, #14]
    data[3] = frame.end.X & 0xFF;
 800184c:	88bb      	ldrh	r3, [r7, #4]
 800184e:	b2db      	uxtb	r3, r3
 8001850:	73fb      	strb	r3, [r7, #15]
    GC9A01_write_data(data, sizeof(data));
 8001852:	f107 030c 	add.w	r3, r7, #12
 8001856:	2104      	movs	r1, #4
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fd2d 	bl	80012b8 <GC9A01_write_data>

    GC9A01_write_command(ROW_ADDR_SET);
 800185e:	202b      	movs	r0, #43	@ 0x2b
 8001860:	f7ff fd0e 	bl	8001280 <GC9A01_write_command>
    data[0] = (frame.start.Y >> 8) & 0xFF;
 8001864:	887b      	ldrh	r3, [r7, #2]
 8001866:	0a1b      	lsrs	r3, r3, #8
 8001868:	b29b      	uxth	r3, r3
 800186a:	b2db      	uxtb	r3, r3
 800186c:	733b      	strb	r3, [r7, #12]
    data[1] = frame.start.Y & 0xFF;
 800186e:	887b      	ldrh	r3, [r7, #2]
 8001870:	b2db      	uxtb	r3, r3
 8001872:	737b      	strb	r3, [r7, #13]
    data[2] = (frame.end.Y >> 8) & 0xFF;
 8001874:	88fb      	ldrh	r3, [r7, #6]
 8001876:	0a1b      	lsrs	r3, r3, #8
 8001878:	b29b      	uxth	r3, r3
 800187a:	b2db      	uxtb	r3, r3
 800187c:	73bb      	strb	r3, [r7, #14]
    data[3] = frame.end.Y & 0xFF;
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	b2db      	uxtb	r3, r3
 8001882:	73fb      	strb	r3, [r7, #15]
    GC9A01_write_data(data, sizeof(data));
 8001884:	f107 030c 	add.w	r3, r7, #12
 8001888:	2104      	movs	r1, #4
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff fd14 	bl	80012b8 <GC9A01_write_data>

}
 8001890:	bf00      	nop
 8001892:	3710      	adds	r7, #16
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}

08001898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800189c:	4b08      	ldr	r3, [pc, #32]	@ (80018c0 <HAL_Init+0x28>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a07      	ldr	r2, [pc, #28]	@ (80018c0 <HAL_Init+0x28>)
 80018a2:	f043 0310 	orr.w	r3, r3, #16
 80018a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018a8:	2003      	movs	r0, #3
 80018aa:	f000 f96b 	bl	8001b84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80018ae:	200f      	movs	r0, #15
 80018b0:	f000 f808 	bl	80018c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018b4:	f7ff fbac 	bl	8001010 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018b8:	2300      	movs	r3, #0
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40022000 	.word	0x40022000

080018c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018cc:	4b12      	ldr	r3, [pc, #72]	@ (8001918 <HAL_InitTick+0x54>)
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	4b12      	ldr	r3, [pc, #72]	@ (800191c <HAL_InitTick+0x58>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	4619      	mov	r1, r3
 80018d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018da:	fbb3 f3f1 	udiv	r3, r3, r1
 80018de:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 f991 	bl	8001c0a <HAL_SYSTICK_Config>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e00e      	b.n	8001910 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b0f      	cmp	r3, #15
 80018f6:	d80a      	bhi.n	800190e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018f8:	2200      	movs	r2, #0
 80018fa:	6879      	ldr	r1, [r7, #4]
 80018fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001900:	f000 f94b 	bl	8001b9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001904:	4a06      	ldr	r2, [pc, #24]	@ (8001920 <HAL_InitTick+0x5c>)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800190a:	2300      	movs	r3, #0
 800190c:	e000      	b.n	8001910 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
}
 8001910:	4618      	mov	r0, r3
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	20000024 	.word	0x20000024
 800191c:	2000002c 	.word	0x2000002c
 8001920:	20000028 	.word	0x20000028

08001924 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001928:	4b05      	ldr	r3, [pc, #20]	@ (8001940 <HAL_IncTick+0x1c>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	461a      	mov	r2, r3
 800192e:	4b05      	ldr	r3, [pc, #20]	@ (8001944 <HAL_IncTick+0x20>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4413      	add	r3, r2
 8001934:	4a03      	ldr	r2, [pc, #12]	@ (8001944 <HAL_IncTick+0x20>)
 8001936:	6013      	str	r3, [r2, #0]
}
 8001938:	bf00      	nop
 800193a:	46bd      	mov	sp, r7
 800193c:	bc80      	pop	{r7}
 800193e:	4770      	bx	lr
 8001940:	2000002c 	.word	0x2000002c
 8001944:	20000110 	.word	0x20000110

08001948 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  return uwTick;
 800194c:	4b02      	ldr	r3, [pc, #8]	@ (8001958 <HAL_GetTick+0x10>)
 800194e:	681b      	ldr	r3, [r3, #0]
}
 8001950:	4618      	mov	r0, r3
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr
 8001958:	20000110 	.word	0x20000110

0800195c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001964:	f7ff fff0 	bl	8001948 <HAL_GetTick>
 8001968:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001974:	d005      	beq.n	8001982 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001976:	4b0a      	ldr	r3, [pc, #40]	@ (80019a0 <HAL_Delay+0x44>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	461a      	mov	r2, r3
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	4413      	add	r3, r2
 8001980:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001982:	bf00      	nop
 8001984:	f7ff ffe0 	bl	8001948 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	68fa      	ldr	r2, [r7, #12]
 8001990:	429a      	cmp	r2, r3
 8001992:	d8f7      	bhi.n	8001984 <HAL_Delay+0x28>
  {
  }
}
 8001994:	bf00      	nop
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	2000002c 	.word	0x2000002c

080019a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f003 0307 	and.w	r3, r3, #7
 80019b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019b4:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <__NVIC_SetPriorityGrouping+0x44>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ba:	68ba      	ldr	r2, [r7, #8]
 80019bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019c0:	4013      	ands	r3, r2
 80019c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019d6:	4a04      	ldr	r2, [pc, #16]	@ (80019e8 <__NVIC_SetPriorityGrouping+0x44>)
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	60d3      	str	r3, [r2, #12]
}
 80019dc:	bf00      	nop
 80019de:	3714      	adds	r7, #20
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bc80      	pop	{r7}
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	e000ed00 	.word	0xe000ed00

080019ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f0:	4b04      	ldr	r3, [pc, #16]	@ (8001a04 <__NVIC_GetPriorityGrouping+0x18>)
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	0a1b      	lsrs	r3, r3, #8
 80019f6:	f003 0307 	and.w	r3, r3, #7
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	e000ed00 	.word	0xe000ed00

08001a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	4603      	mov	r3, r0
 8001a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	db0b      	blt.n	8001a32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a1a:	79fb      	ldrb	r3, [r7, #7]
 8001a1c:	f003 021f 	and.w	r2, r3, #31
 8001a20:	4906      	ldr	r1, [pc, #24]	@ (8001a3c <__NVIC_EnableIRQ+0x34>)
 8001a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a26:	095b      	lsrs	r3, r3, #5
 8001a28:	2001      	movs	r0, #1
 8001a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a32:	bf00      	nop
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr
 8001a3c:	e000e100 	.word	0xe000e100

08001a40 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	db12      	blt.n	8001a78 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	f003 021f 	and.w	r2, r3, #31
 8001a58:	490a      	ldr	r1, [pc, #40]	@ (8001a84 <__NVIC_DisableIRQ+0x44>)
 8001a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5e:	095b      	lsrs	r3, r3, #5
 8001a60:	2001      	movs	r0, #1
 8001a62:	fa00 f202 	lsl.w	r2, r0, r2
 8001a66:	3320      	adds	r3, #32
 8001a68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a6c:	f3bf 8f4f 	dsb	sy
}
 8001a70:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a72:	f3bf 8f6f 	isb	sy
}
 8001a76:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bc80      	pop	{r7}
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	e000e100 	.word	0xe000e100

08001a88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	6039      	str	r1, [r7, #0]
 8001a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	db0a      	blt.n	8001ab2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	b2da      	uxtb	r2, r3
 8001aa0:	490c      	ldr	r1, [pc, #48]	@ (8001ad4 <__NVIC_SetPriority+0x4c>)
 8001aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa6:	0112      	lsls	r2, r2, #4
 8001aa8:	b2d2      	uxtb	r2, r2
 8001aaa:	440b      	add	r3, r1
 8001aac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ab0:	e00a      	b.n	8001ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	b2da      	uxtb	r2, r3
 8001ab6:	4908      	ldr	r1, [pc, #32]	@ (8001ad8 <__NVIC_SetPriority+0x50>)
 8001ab8:	79fb      	ldrb	r3, [r7, #7]
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	3b04      	subs	r3, #4
 8001ac0:	0112      	lsls	r2, r2, #4
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	440b      	add	r3, r1
 8001ac6:	761a      	strb	r2, [r3, #24]
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	e000e100 	.word	0xe000e100
 8001ad8:	e000ed00 	.word	0xe000ed00

08001adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b089      	sub	sp, #36	@ 0x24
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	60f8      	str	r0, [r7, #12]
 8001ae4:	60b9      	str	r1, [r7, #8]
 8001ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	f1c3 0307 	rsb	r3, r3, #7
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	bf28      	it	cs
 8001afa:	2304      	movcs	r3, #4
 8001afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	3304      	adds	r3, #4
 8001b02:	2b06      	cmp	r3, #6
 8001b04:	d902      	bls.n	8001b0c <NVIC_EncodePriority+0x30>
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	3b03      	subs	r3, #3
 8001b0a:	e000      	b.n	8001b0e <NVIC_EncodePriority+0x32>
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b10:	f04f 32ff 	mov.w	r2, #4294967295
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	43da      	mvns	r2, r3
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	401a      	ands	r2, r3
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b24:	f04f 31ff 	mov.w	r1, #4294967295
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b2e:	43d9      	mvns	r1, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b34:	4313      	orrs	r3, r2
         );
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3724      	adds	r7, #36	@ 0x24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr

08001b40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	3b01      	subs	r3, #1
 8001b4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b50:	d301      	bcc.n	8001b56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b52:	2301      	movs	r3, #1
 8001b54:	e00f      	b.n	8001b76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b56:	4a0a      	ldr	r2, [pc, #40]	@ (8001b80 <SysTick_Config+0x40>)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	3b01      	subs	r3, #1
 8001b5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b5e:	210f      	movs	r1, #15
 8001b60:	f04f 30ff 	mov.w	r0, #4294967295
 8001b64:	f7ff ff90 	bl	8001a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b68:	4b05      	ldr	r3, [pc, #20]	@ (8001b80 <SysTick_Config+0x40>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b6e:	4b04      	ldr	r3, [pc, #16]	@ (8001b80 <SysTick_Config+0x40>)
 8001b70:	2207      	movs	r2, #7
 8001b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	e000e010 	.word	0xe000e010

08001b84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b8c:	6878      	ldr	r0, [r7, #4]
 8001b8e:	f7ff ff09 	bl	80019a4 <__NVIC_SetPriorityGrouping>
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b086      	sub	sp, #24
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	60b9      	str	r1, [r7, #8]
 8001ba4:	607a      	str	r2, [r7, #4]
 8001ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001bac:	f7ff ff1e 	bl	80019ec <__NVIC_GetPriorityGrouping>
 8001bb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	68b9      	ldr	r1, [r7, #8]
 8001bb6:	6978      	ldr	r0, [r7, #20]
 8001bb8:	f7ff ff90 	bl	8001adc <NVIC_EncodePriority>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bc2:	4611      	mov	r1, r2
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff ff5f 	bl	8001a88 <__NVIC_SetPriority>
}
 8001bca:	bf00      	nop
 8001bcc:	3718      	adds	r7, #24
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b082      	sub	sp, #8
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	4603      	mov	r3, r0
 8001bda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff ff11 	bl	8001a08 <__NVIC_EnableIRQ>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b082      	sub	sp, #8
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff1f 	bl	8001a40 <__NVIC_DisableIRQ>
}
 8001c02:	bf00      	nop
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ff94 	bl	8001b40 <SysTick_Config>
 8001c18:	4603      	mov	r3, r0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
	...

08001c24 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c24:	b480      	push	{r7}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e043      	b.n	8001cc2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4b22      	ldr	r3, [pc, #136]	@ (8001ccc <HAL_DMA_Init+0xa8>)
 8001c42:	4413      	add	r3, r2
 8001c44:	4a22      	ldr	r2, [pc, #136]	@ (8001cd0 <HAL_DMA_Init+0xac>)
 8001c46:	fba2 2303 	umull	r2, r3, r2, r3
 8001c4a:	091b      	lsrs	r3, r3, #4
 8001c4c:	009a      	lsls	r2, r3, #2
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	4a1f      	ldr	r2, [pc, #124]	@ (8001cd4 <HAL_DMA_Init+0xb0>)
 8001c56:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2202      	movs	r2, #2
 8001c5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001c6e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001c72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001c7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	68fa      	ldr	r2, [r7, #12]
 8001ca8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3714      	adds	r7, #20
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bc80      	pop	{r7}
 8001cca:	4770      	bx	lr
 8001ccc:	bffdfff8 	.word	0xbffdfff8
 8001cd0:	cccccccd 	.word	0xcccccccd
 8001cd4:	40020000 	.word	0x40020000

08001cd8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf4:	2204      	movs	r2, #4
 8001cf6:	409a      	lsls	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d04f      	beq.n	8001da0 <HAL_DMA_IRQHandler+0xc8>
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	f003 0304 	and.w	r3, r3, #4
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d04a      	beq.n	8001da0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0320 	and.w	r3, r3, #32
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d107      	bne.n	8001d28 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f022 0204 	bic.w	r2, r2, #4
 8001d26:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a66      	ldr	r2, [pc, #408]	@ (8001ec8 <HAL_DMA_IRQHandler+0x1f0>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d029      	beq.n	8001d86 <HAL_DMA_IRQHandler+0xae>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a65      	ldr	r2, [pc, #404]	@ (8001ecc <HAL_DMA_IRQHandler+0x1f4>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d022      	beq.n	8001d82 <HAL_DMA_IRQHandler+0xaa>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a63      	ldr	r2, [pc, #396]	@ (8001ed0 <HAL_DMA_IRQHandler+0x1f8>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d01a      	beq.n	8001d7c <HAL_DMA_IRQHandler+0xa4>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4a62      	ldr	r2, [pc, #392]	@ (8001ed4 <HAL_DMA_IRQHandler+0x1fc>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d012      	beq.n	8001d76 <HAL_DMA_IRQHandler+0x9e>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a60      	ldr	r2, [pc, #384]	@ (8001ed8 <HAL_DMA_IRQHandler+0x200>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d00a      	beq.n	8001d70 <HAL_DMA_IRQHandler+0x98>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a5f      	ldr	r2, [pc, #380]	@ (8001edc <HAL_DMA_IRQHandler+0x204>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d102      	bne.n	8001d6a <HAL_DMA_IRQHandler+0x92>
 8001d64:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d68:	e00e      	b.n	8001d88 <HAL_DMA_IRQHandler+0xb0>
 8001d6a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001d6e:	e00b      	b.n	8001d88 <HAL_DMA_IRQHandler+0xb0>
 8001d70:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001d74:	e008      	b.n	8001d88 <HAL_DMA_IRQHandler+0xb0>
 8001d76:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001d7a:	e005      	b.n	8001d88 <HAL_DMA_IRQHandler+0xb0>
 8001d7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d80:	e002      	b.n	8001d88 <HAL_DMA_IRQHandler+0xb0>
 8001d82:	2340      	movs	r3, #64	@ 0x40
 8001d84:	e000      	b.n	8001d88 <HAL_DMA_IRQHandler+0xb0>
 8001d86:	2304      	movs	r3, #4
 8001d88:	4a55      	ldr	r2, [pc, #340]	@ (8001ee0 <HAL_DMA_IRQHandler+0x208>)
 8001d8a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f000 8094 	beq.w	8001ebe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001d9e:	e08e      	b.n	8001ebe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da4:	2202      	movs	r2, #2
 8001da6:	409a      	lsls	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	4013      	ands	r3, r2
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d056      	beq.n	8001e5e <HAL_DMA_IRQHandler+0x186>
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	f003 0302 	and.w	r3, r3, #2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d051      	beq.n	8001e5e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0320 	and.w	r3, r3, #32
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d10b      	bne.n	8001de0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f022 020a 	bic.w	r2, r2, #10
 8001dd6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2201      	movs	r2, #1
 8001ddc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a38      	ldr	r2, [pc, #224]	@ (8001ec8 <HAL_DMA_IRQHandler+0x1f0>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d029      	beq.n	8001e3e <HAL_DMA_IRQHandler+0x166>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a37      	ldr	r2, [pc, #220]	@ (8001ecc <HAL_DMA_IRQHandler+0x1f4>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d022      	beq.n	8001e3a <HAL_DMA_IRQHandler+0x162>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a35      	ldr	r2, [pc, #212]	@ (8001ed0 <HAL_DMA_IRQHandler+0x1f8>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d01a      	beq.n	8001e34 <HAL_DMA_IRQHandler+0x15c>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a34      	ldr	r2, [pc, #208]	@ (8001ed4 <HAL_DMA_IRQHandler+0x1fc>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d012      	beq.n	8001e2e <HAL_DMA_IRQHandler+0x156>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a32      	ldr	r2, [pc, #200]	@ (8001ed8 <HAL_DMA_IRQHandler+0x200>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d00a      	beq.n	8001e28 <HAL_DMA_IRQHandler+0x150>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a31      	ldr	r2, [pc, #196]	@ (8001edc <HAL_DMA_IRQHandler+0x204>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d102      	bne.n	8001e22 <HAL_DMA_IRQHandler+0x14a>
 8001e1c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001e20:	e00e      	b.n	8001e40 <HAL_DMA_IRQHandler+0x168>
 8001e22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e26:	e00b      	b.n	8001e40 <HAL_DMA_IRQHandler+0x168>
 8001e28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e2c:	e008      	b.n	8001e40 <HAL_DMA_IRQHandler+0x168>
 8001e2e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e32:	e005      	b.n	8001e40 <HAL_DMA_IRQHandler+0x168>
 8001e34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e38:	e002      	b.n	8001e40 <HAL_DMA_IRQHandler+0x168>
 8001e3a:	2320      	movs	r3, #32
 8001e3c:	e000      	b.n	8001e40 <HAL_DMA_IRQHandler+0x168>
 8001e3e:	2302      	movs	r3, #2
 8001e40:	4a27      	ldr	r2, [pc, #156]	@ (8001ee0 <HAL_DMA_IRQHandler+0x208>)
 8001e42:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d034      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001e5c:	e02f      	b.n	8001ebe <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e62:	2208      	movs	r2, #8
 8001e64:	409a      	lsls	r2, r3
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	4013      	ands	r3, r2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d028      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0x1e8>
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	f003 0308 	and.w	r3, r3, #8
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d023      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f022 020e 	bic.w	r2, r2, #14
 8001e86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e90:	2101      	movs	r1, #1
 8001e92:	fa01 f202 	lsl.w	r2, r1, r2
 8001e96:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d004      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	4798      	blx	r3
    }
  }
  return;
 8001ebe:	bf00      	nop
 8001ec0:	bf00      	nop
}
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40020008 	.word	0x40020008
 8001ecc:	4002001c 	.word	0x4002001c
 8001ed0:	40020030 	.word	0x40020030
 8001ed4:	40020044 	.word	0x40020044
 8001ed8:	40020058 	.word	0x40020058
 8001edc:	4002006c 	.word	0x4002006c
 8001ee0:	40020000 	.word	0x40020000

08001ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b08b      	sub	sp, #44	@ 0x2c
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ef6:	e169      	b.n	80021cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ef8:	2201      	movs	r2, #1
 8001efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	69fa      	ldr	r2, [r7, #28]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	f040 8158 	bne.w	80021c6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	4a9a      	ldr	r2, [pc, #616]	@ (8002184 <HAL_GPIO_Init+0x2a0>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d05e      	beq.n	8001fde <HAL_GPIO_Init+0xfa>
 8001f20:	4a98      	ldr	r2, [pc, #608]	@ (8002184 <HAL_GPIO_Init+0x2a0>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d875      	bhi.n	8002012 <HAL_GPIO_Init+0x12e>
 8001f26:	4a98      	ldr	r2, [pc, #608]	@ (8002188 <HAL_GPIO_Init+0x2a4>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d058      	beq.n	8001fde <HAL_GPIO_Init+0xfa>
 8001f2c:	4a96      	ldr	r2, [pc, #600]	@ (8002188 <HAL_GPIO_Init+0x2a4>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d86f      	bhi.n	8002012 <HAL_GPIO_Init+0x12e>
 8001f32:	4a96      	ldr	r2, [pc, #600]	@ (800218c <HAL_GPIO_Init+0x2a8>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d052      	beq.n	8001fde <HAL_GPIO_Init+0xfa>
 8001f38:	4a94      	ldr	r2, [pc, #592]	@ (800218c <HAL_GPIO_Init+0x2a8>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d869      	bhi.n	8002012 <HAL_GPIO_Init+0x12e>
 8001f3e:	4a94      	ldr	r2, [pc, #592]	@ (8002190 <HAL_GPIO_Init+0x2ac>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d04c      	beq.n	8001fde <HAL_GPIO_Init+0xfa>
 8001f44:	4a92      	ldr	r2, [pc, #584]	@ (8002190 <HAL_GPIO_Init+0x2ac>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d863      	bhi.n	8002012 <HAL_GPIO_Init+0x12e>
 8001f4a:	4a92      	ldr	r2, [pc, #584]	@ (8002194 <HAL_GPIO_Init+0x2b0>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d046      	beq.n	8001fde <HAL_GPIO_Init+0xfa>
 8001f50:	4a90      	ldr	r2, [pc, #576]	@ (8002194 <HAL_GPIO_Init+0x2b0>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d85d      	bhi.n	8002012 <HAL_GPIO_Init+0x12e>
 8001f56:	2b12      	cmp	r3, #18
 8001f58:	d82a      	bhi.n	8001fb0 <HAL_GPIO_Init+0xcc>
 8001f5a:	2b12      	cmp	r3, #18
 8001f5c:	d859      	bhi.n	8002012 <HAL_GPIO_Init+0x12e>
 8001f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8001f64 <HAL_GPIO_Init+0x80>)
 8001f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f64:	08001fdf 	.word	0x08001fdf
 8001f68:	08001fb9 	.word	0x08001fb9
 8001f6c:	08001fcb 	.word	0x08001fcb
 8001f70:	0800200d 	.word	0x0800200d
 8001f74:	08002013 	.word	0x08002013
 8001f78:	08002013 	.word	0x08002013
 8001f7c:	08002013 	.word	0x08002013
 8001f80:	08002013 	.word	0x08002013
 8001f84:	08002013 	.word	0x08002013
 8001f88:	08002013 	.word	0x08002013
 8001f8c:	08002013 	.word	0x08002013
 8001f90:	08002013 	.word	0x08002013
 8001f94:	08002013 	.word	0x08002013
 8001f98:	08002013 	.word	0x08002013
 8001f9c:	08002013 	.word	0x08002013
 8001fa0:	08002013 	.word	0x08002013
 8001fa4:	08002013 	.word	0x08002013
 8001fa8:	08001fc1 	.word	0x08001fc1
 8001fac:	08001fd5 	.word	0x08001fd5
 8001fb0:	4a79      	ldr	r2, [pc, #484]	@ (8002198 <HAL_GPIO_Init+0x2b4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d013      	beq.n	8001fde <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001fb6:	e02c      	b.n	8002012 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	623b      	str	r3, [r7, #32]
          break;
 8001fbe:	e029      	b.n	8002014 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	623b      	str	r3, [r7, #32]
          break;
 8001fc8:	e024      	b.n	8002014 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	3308      	adds	r3, #8
 8001fd0:	623b      	str	r3, [r7, #32]
          break;
 8001fd2:	e01f      	b.n	8002014 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	330c      	adds	r3, #12
 8001fda:	623b      	str	r3, [r7, #32]
          break;
 8001fdc:	e01a      	b.n	8002014 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d102      	bne.n	8001fec <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001fe6:	2304      	movs	r3, #4
 8001fe8:	623b      	str	r3, [r7, #32]
          break;
 8001fea:	e013      	b.n	8002014 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d105      	bne.n	8002000 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ff4:	2308      	movs	r3, #8
 8001ff6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	69fa      	ldr	r2, [r7, #28]
 8001ffc:	611a      	str	r2, [r3, #16]
          break;
 8001ffe:	e009      	b.n	8002014 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002000:	2308      	movs	r3, #8
 8002002:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	69fa      	ldr	r2, [r7, #28]
 8002008:	615a      	str	r2, [r3, #20]
          break;
 800200a:	e003      	b.n	8002014 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800200c:	2300      	movs	r3, #0
 800200e:	623b      	str	r3, [r7, #32]
          break;
 8002010:	e000      	b.n	8002014 <HAL_GPIO_Init+0x130>
          break;
 8002012:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	2bff      	cmp	r3, #255	@ 0xff
 8002018:	d801      	bhi.n	800201e <HAL_GPIO_Init+0x13a>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	e001      	b.n	8002022 <HAL_GPIO_Init+0x13e>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	3304      	adds	r3, #4
 8002022:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	2bff      	cmp	r3, #255	@ 0xff
 8002028:	d802      	bhi.n	8002030 <HAL_GPIO_Init+0x14c>
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	e002      	b.n	8002036 <HAL_GPIO_Init+0x152>
 8002030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002032:	3b08      	subs	r3, #8
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	210f      	movs	r1, #15
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	fa01 f303 	lsl.w	r3, r1, r3
 8002044:	43db      	mvns	r3, r3
 8002046:	401a      	ands	r2, r3
 8002048:	6a39      	ldr	r1, [r7, #32]
 800204a:	693b      	ldr	r3, [r7, #16]
 800204c:	fa01 f303 	lsl.w	r3, r1, r3
 8002050:	431a      	orrs	r2, r3
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205e:	2b00      	cmp	r3, #0
 8002060:	f000 80b1 	beq.w	80021c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002064:	4b4d      	ldr	r3, [pc, #308]	@ (800219c <HAL_GPIO_Init+0x2b8>)
 8002066:	699b      	ldr	r3, [r3, #24]
 8002068:	4a4c      	ldr	r2, [pc, #304]	@ (800219c <HAL_GPIO_Init+0x2b8>)
 800206a:	f043 0301 	orr.w	r3, r3, #1
 800206e:	6193      	str	r3, [r2, #24]
 8002070:	4b4a      	ldr	r3, [pc, #296]	@ (800219c <HAL_GPIO_Init+0x2b8>)
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	60bb      	str	r3, [r7, #8]
 800207a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800207c:	4a48      	ldr	r2, [pc, #288]	@ (80021a0 <HAL_GPIO_Init+0x2bc>)
 800207e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002080:	089b      	lsrs	r3, r3, #2
 8002082:	3302      	adds	r3, #2
 8002084:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002088:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800208a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800208c:	f003 0303 	and.w	r3, r3, #3
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	220f      	movs	r2, #15
 8002094:	fa02 f303 	lsl.w	r3, r2, r3
 8002098:	43db      	mvns	r3, r3
 800209a:	68fa      	ldr	r2, [r7, #12]
 800209c:	4013      	ands	r3, r2
 800209e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	4a40      	ldr	r2, [pc, #256]	@ (80021a4 <HAL_GPIO_Init+0x2c0>)
 80020a4:	4293      	cmp	r3, r2
 80020a6:	d013      	beq.n	80020d0 <HAL_GPIO_Init+0x1ec>
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4a3f      	ldr	r2, [pc, #252]	@ (80021a8 <HAL_GPIO_Init+0x2c4>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d00d      	beq.n	80020cc <HAL_GPIO_Init+0x1e8>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a3e      	ldr	r2, [pc, #248]	@ (80021ac <HAL_GPIO_Init+0x2c8>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d007      	beq.n	80020c8 <HAL_GPIO_Init+0x1e4>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a3d      	ldr	r2, [pc, #244]	@ (80021b0 <HAL_GPIO_Init+0x2cc>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d101      	bne.n	80020c4 <HAL_GPIO_Init+0x1e0>
 80020c0:	2303      	movs	r3, #3
 80020c2:	e006      	b.n	80020d2 <HAL_GPIO_Init+0x1ee>
 80020c4:	2304      	movs	r3, #4
 80020c6:	e004      	b.n	80020d2 <HAL_GPIO_Init+0x1ee>
 80020c8:	2302      	movs	r3, #2
 80020ca:	e002      	b.n	80020d2 <HAL_GPIO_Init+0x1ee>
 80020cc:	2301      	movs	r3, #1
 80020ce:	e000      	b.n	80020d2 <HAL_GPIO_Init+0x1ee>
 80020d0:	2300      	movs	r3, #0
 80020d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020d4:	f002 0203 	and.w	r2, r2, #3
 80020d8:	0092      	lsls	r2, r2, #2
 80020da:	4093      	lsls	r3, r2
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	4313      	orrs	r3, r2
 80020e0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80020e2:	492f      	ldr	r1, [pc, #188]	@ (80021a0 <HAL_GPIO_Init+0x2bc>)
 80020e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e6:	089b      	lsrs	r3, r3, #2
 80020e8:	3302      	adds	r3, #2
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d006      	beq.n	800210a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80020fc:	4b2d      	ldr	r3, [pc, #180]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 80020fe:	689a      	ldr	r2, [r3, #8]
 8002100:	492c      	ldr	r1, [pc, #176]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 8002102:	69bb      	ldr	r3, [r7, #24]
 8002104:	4313      	orrs	r3, r2
 8002106:	608b      	str	r3, [r1, #8]
 8002108:	e006      	b.n	8002118 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800210a:	4b2a      	ldr	r3, [pc, #168]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 800210c:	689a      	ldr	r2, [r3, #8]
 800210e:	69bb      	ldr	r3, [r7, #24]
 8002110:	43db      	mvns	r3, r3
 8002112:	4928      	ldr	r1, [pc, #160]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 8002114:	4013      	ands	r3, r2
 8002116:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d006      	beq.n	8002132 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002124:	4b23      	ldr	r3, [pc, #140]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 8002126:	68da      	ldr	r2, [r3, #12]
 8002128:	4922      	ldr	r1, [pc, #136]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	60cb      	str	r3, [r1, #12]
 8002130:	e006      	b.n	8002140 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002132:	4b20      	ldr	r3, [pc, #128]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 8002134:	68da      	ldr	r2, [r3, #12]
 8002136:	69bb      	ldr	r3, [r7, #24]
 8002138:	43db      	mvns	r3, r3
 800213a:	491e      	ldr	r1, [pc, #120]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 800213c:	4013      	ands	r3, r2
 800213e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002148:	2b00      	cmp	r3, #0
 800214a:	d006      	beq.n	800215a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800214c:	4b19      	ldr	r3, [pc, #100]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 800214e:	685a      	ldr	r2, [r3, #4]
 8002150:	4918      	ldr	r1, [pc, #96]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	4313      	orrs	r3, r2
 8002156:	604b      	str	r3, [r1, #4]
 8002158:	e006      	b.n	8002168 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800215a:	4b16      	ldr	r3, [pc, #88]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	69bb      	ldr	r3, [r7, #24]
 8002160:	43db      	mvns	r3, r3
 8002162:	4914      	ldr	r1, [pc, #80]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 8002164:	4013      	ands	r3, r2
 8002166:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d021      	beq.n	80021b8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002174:	4b0f      	ldr	r3, [pc, #60]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 8002176:	681a      	ldr	r2, [r3, #0]
 8002178:	490e      	ldr	r1, [pc, #56]	@ (80021b4 <HAL_GPIO_Init+0x2d0>)
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	4313      	orrs	r3, r2
 800217e:	600b      	str	r3, [r1, #0]
 8002180:	e021      	b.n	80021c6 <HAL_GPIO_Init+0x2e2>
 8002182:	bf00      	nop
 8002184:	10320000 	.word	0x10320000
 8002188:	10310000 	.word	0x10310000
 800218c:	10220000 	.word	0x10220000
 8002190:	10210000 	.word	0x10210000
 8002194:	10120000 	.word	0x10120000
 8002198:	10110000 	.word	0x10110000
 800219c:	40021000 	.word	0x40021000
 80021a0:	40010000 	.word	0x40010000
 80021a4:	40010800 	.word	0x40010800
 80021a8:	40010c00 	.word	0x40010c00
 80021ac:	40011000 	.word	0x40011000
 80021b0:	40011400 	.word	0x40011400
 80021b4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021b8:	4b0b      	ldr	r3, [pc, #44]	@ (80021e8 <HAL_GPIO_Init+0x304>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	69bb      	ldr	r3, [r7, #24]
 80021be:	43db      	mvns	r3, r3
 80021c0:	4909      	ldr	r1, [pc, #36]	@ (80021e8 <HAL_GPIO_Init+0x304>)
 80021c2:	4013      	ands	r3, r2
 80021c4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80021c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c8:	3301      	adds	r3, #1
 80021ca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d2:	fa22 f303 	lsr.w	r3, r2, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	f47f ae8e 	bne.w	8001ef8 <HAL_GPIO_Init+0x14>
  }
}
 80021dc:	bf00      	nop
 80021de:	bf00      	nop
 80021e0:	372c      	adds	r7, #44	@ 0x2c
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bc80      	pop	{r7}
 80021e6:	4770      	bx	lr
 80021e8:	40010400 	.word	0x40010400

080021ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	460b      	mov	r3, r1
 80021f6:	807b      	strh	r3, [r7, #2]
 80021f8:	4613      	mov	r3, r2
 80021fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80021fc:	787b      	ldrb	r3, [r7, #1]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002202:	887a      	ldrh	r2, [r7, #2]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002208:	e003      	b.n	8002212 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800220a:	887b      	ldrh	r3, [r7, #2]
 800220c:	041a      	lsls	r2, r3, #16
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	611a      	str	r2, [r3, #16]
}
 8002212:	bf00      	nop
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	bc80      	pop	{r7}
 800221a:	4770      	bx	lr

0800221c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b086      	sub	sp, #24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e272      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	2b00      	cmp	r3, #0
 8002238:	f000 8087 	beq.w	800234a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800223c:	4b92      	ldr	r3, [pc, #584]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f003 030c 	and.w	r3, r3, #12
 8002244:	2b04      	cmp	r3, #4
 8002246:	d00c      	beq.n	8002262 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002248:	4b8f      	ldr	r3, [pc, #572]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 030c 	and.w	r3, r3, #12
 8002250:	2b08      	cmp	r3, #8
 8002252:	d112      	bne.n	800227a <HAL_RCC_OscConfig+0x5e>
 8002254:	4b8c      	ldr	r3, [pc, #560]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800225c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002260:	d10b      	bne.n	800227a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002262:	4b89      	ldr	r3, [pc, #548]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d06c      	beq.n	8002348 <HAL_RCC_OscConfig+0x12c>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d168      	bne.n	8002348 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002276:	2301      	movs	r3, #1
 8002278:	e24c      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002282:	d106      	bne.n	8002292 <HAL_RCC_OscConfig+0x76>
 8002284:	4b80      	ldr	r3, [pc, #512]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a7f      	ldr	r2, [pc, #508]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 800228a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800228e:	6013      	str	r3, [r2, #0]
 8002290:	e02e      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10c      	bne.n	80022b4 <HAL_RCC_OscConfig+0x98>
 800229a:	4b7b      	ldr	r3, [pc, #492]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a7a      	ldr	r2, [pc, #488]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022a4:	6013      	str	r3, [r2, #0]
 80022a6:	4b78      	ldr	r3, [pc, #480]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a77      	ldr	r2, [pc, #476]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022b0:	6013      	str	r3, [r2, #0]
 80022b2:	e01d      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022bc:	d10c      	bne.n	80022d8 <HAL_RCC_OscConfig+0xbc>
 80022be:	4b72      	ldr	r3, [pc, #456]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	4a71      	ldr	r2, [pc, #452]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022c8:	6013      	str	r3, [r2, #0]
 80022ca:	4b6f      	ldr	r3, [pc, #444]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a6e      	ldr	r2, [pc, #440]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d4:	6013      	str	r3, [r2, #0]
 80022d6:	e00b      	b.n	80022f0 <HAL_RCC_OscConfig+0xd4>
 80022d8:	4b6b      	ldr	r3, [pc, #428]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a6a      	ldr	r2, [pc, #424]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	4b68      	ldr	r3, [pc, #416]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4a67      	ldr	r2, [pc, #412]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80022ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d013      	beq.n	8002320 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f8:	f7ff fb26 	bl	8001948 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fe:	e008      	b.n	8002312 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002300:	f7ff fb22 	bl	8001948 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b64      	cmp	r3, #100	@ 0x64
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e200      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002312:	4b5d      	ldr	r3, [pc, #372]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d0f0      	beq.n	8002300 <HAL_RCC_OscConfig+0xe4>
 800231e:	e014      	b.n	800234a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002320:	f7ff fb12 	bl	8001948 <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002326:	e008      	b.n	800233a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002328:	f7ff fb0e 	bl	8001948 <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	2b64      	cmp	r3, #100	@ 0x64
 8002334:	d901      	bls.n	800233a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002336:	2303      	movs	r3, #3
 8002338:	e1ec      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800233a:	4b53      	ldr	r3, [pc, #332]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1f0      	bne.n	8002328 <HAL_RCC_OscConfig+0x10c>
 8002346:	e000      	b.n	800234a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002348:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d063      	beq.n	800241e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002356:	4b4c      	ldr	r3, [pc, #304]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f003 030c 	and.w	r3, r3, #12
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00b      	beq.n	800237a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002362:	4b49      	ldr	r3, [pc, #292]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	f003 030c 	and.w	r3, r3, #12
 800236a:	2b08      	cmp	r3, #8
 800236c:	d11c      	bne.n	80023a8 <HAL_RCC_OscConfig+0x18c>
 800236e:	4b46      	ldr	r3, [pc, #280]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d116      	bne.n	80023a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800237a:	4b43      	ldr	r3, [pc, #268]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	2b00      	cmp	r3, #0
 8002384:	d005      	beq.n	8002392 <HAL_RCC_OscConfig+0x176>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	2b01      	cmp	r3, #1
 800238c:	d001      	beq.n	8002392 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e1c0      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002392:	4b3d      	ldr	r3, [pc, #244]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	4939      	ldr	r1, [pc, #228]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023a6:	e03a      	b.n	800241e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	691b      	ldr	r3, [r3, #16]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d020      	beq.n	80023f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023b0:	4b36      	ldr	r3, [pc, #216]	@ (800248c <HAL_RCC_OscConfig+0x270>)
 80023b2:	2201      	movs	r2, #1
 80023b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023b6:	f7ff fac7 	bl	8001948 <HAL_GetTick>
 80023ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023bc:	e008      	b.n	80023d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023be:	f7ff fac3 	bl	8001948 <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	693b      	ldr	r3, [r7, #16]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d901      	bls.n	80023d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e1a1      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d0:	4b2d      	ldr	r3, [pc, #180]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0f0      	beq.n	80023be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023dc:	4b2a      	ldr	r3, [pc, #168]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	695b      	ldr	r3, [r3, #20]
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4927      	ldr	r1, [pc, #156]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	600b      	str	r3, [r1, #0]
 80023f0:	e015      	b.n	800241e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023f2:	4b26      	ldr	r3, [pc, #152]	@ (800248c <HAL_RCC_OscConfig+0x270>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f8:	f7ff faa6 	bl	8001948 <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023fe:	e008      	b.n	8002412 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002400:	f7ff faa2 	bl	8001948 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e180      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002412:	4b1d      	ldr	r3, [pc, #116]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1f0      	bne.n	8002400 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0308 	and.w	r3, r3, #8
 8002426:	2b00      	cmp	r3, #0
 8002428:	d03a      	beq.n	80024a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d019      	beq.n	8002466 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002432:	4b17      	ldr	r3, [pc, #92]	@ (8002490 <HAL_RCC_OscConfig+0x274>)
 8002434:	2201      	movs	r2, #1
 8002436:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002438:	f7ff fa86 	bl	8001948 <HAL_GetTick>
 800243c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800243e:	e008      	b.n	8002452 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002440:	f7ff fa82 	bl	8001948 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	2b02      	cmp	r3, #2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e160      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002452:	4b0d      	ldr	r3, [pc, #52]	@ (8002488 <HAL_RCC_OscConfig+0x26c>)
 8002454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002456:	f003 0302 	and.w	r3, r3, #2
 800245a:	2b00      	cmp	r3, #0
 800245c:	d0f0      	beq.n	8002440 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800245e:	2001      	movs	r0, #1
 8002460:	f000 fa9c 	bl	800299c <RCC_Delay>
 8002464:	e01c      	b.n	80024a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002466:	4b0a      	ldr	r3, [pc, #40]	@ (8002490 <HAL_RCC_OscConfig+0x274>)
 8002468:	2200      	movs	r2, #0
 800246a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800246c:	f7ff fa6c 	bl	8001948 <HAL_GetTick>
 8002470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002472:	e00f      	b.n	8002494 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002474:	f7ff fa68 	bl	8001948 <HAL_GetTick>
 8002478:	4602      	mov	r2, r0
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	1ad3      	subs	r3, r2, r3
 800247e:	2b02      	cmp	r3, #2
 8002480:	d908      	bls.n	8002494 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002482:	2303      	movs	r3, #3
 8002484:	e146      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
 8002486:	bf00      	nop
 8002488:	40021000 	.word	0x40021000
 800248c:	42420000 	.word	0x42420000
 8002490:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002494:	4b92      	ldr	r3, [pc, #584]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002498:	f003 0302 	and.w	r3, r3, #2
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1e9      	bne.n	8002474 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f000 80a6 	beq.w	80025fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ae:	2300      	movs	r3, #0
 80024b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024b2:	4b8b      	ldr	r3, [pc, #556]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d10d      	bne.n	80024da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024be:	4b88      	ldr	r3, [pc, #544]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	4a87      	ldr	r2, [pc, #540]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 80024c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024c8:	61d3      	str	r3, [r2, #28]
 80024ca:	4b85      	ldr	r3, [pc, #532]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024d6:	2301      	movs	r3, #1
 80024d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024da:	4b82      	ldr	r3, [pc, #520]	@ (80026e4 <HAL_RCC_OscConfig+0x4c8>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d118      	bne.n	8002518 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024e6:	4b7f      	ldr	r3, [pc, #508]	@ (80026e4 <HAL_RCC_OscConfig+0x4c8>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a7e      	ldr	r2, [pc, #504]	@ (80026e4 <HAL_RCC_OscConfig+0x4c8>)
 80024ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024f2:	f7ff fa29 	bl	8001948 <HAL_GetTick>
 80024f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f8:	e008      	b.n	800250c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024fa:	f7ff fa25 	bl	8001948 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	2b64      	cmp	r3, #100	@ 0x64
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e103      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250c:	4b75      	ldr	r3, [pc, #468]	@ (80026e4 <HAL_RCC_OscConfig+0x4c8>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0f0      	beq.n	80024fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d106      	bne.n	800252e <HAL_RCC_OscConfig+0x312>
 8002520:	4b6f      	ldr	r3, [pc, #444]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002522:	6a1b      	ldr	r3, [r3, #32]
 8002524:	4a6e      	ldr	r2, [pc, #440]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002526:	f043 0301 	orr.w	r3, r3, #1
 800252a:	6213      	str	r3, [r2, #32]
 800252c:	e02d      	b.n	800258a <HAL_RCC_OscConfig+0x36e>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10c      	bne.n	8002550 <HAL_RCC_OscConfig+0x334>
 8002536:	4b6a      	ldr	r3, [pc, #424]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002538:	6a1b      	ldr	r3, [r3, #32]
 800253a:	4a69      	ldr	r2, [pc, #420]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 800253c:	f023 0301 	bic.w	r3, r3, #1
 8002540:	6213      	str	r3, [r2, #32]
 8002542:	4b67      	ldr	r3, [pc, #412]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	4a66      	ldr	r2, [pc, #408]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002548:	f023 0304 	bic.w	r3, r3, #4
 800254c:	6213      	str	r3, [r2, #32]
 800254e:	e01c      	b.n	800258a <HAL_RCC_OscConfig+0x36e>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	2b05      	cmp	r3, #5
 8002556:	d10c      	bne.n	8002572 <HAL_RCC_OscConfig+0x356>
 8002558:	4b61      	ldr	r3, [pc, #388]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 800255a:	6a1b      	ldr	r3, [r3, #32]
 800255c:	4a60      	ldr	r2, [pc, #384]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 800255e:	f043 0304 	orr.w	r3, r3, #4
 8002562:	6213      	str	r3, [r2, #32]
 8002564:	4b5e      	ldr	r3, [pc, #376]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002566:	6a1b      	ldr	r3, [r3, #32]
 8002568:	4a5d      	ldr	r2, [pc, #372]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 800256a:	f043 0301 	orr.w	r3, r3, #1
 800256e:	6213      	str	r3, [r2, #32]
 8002570:	e00b      	b.n	800258a <HAL_RCC_OscConfig+0x36e>
 8002572:	4b5b      	ldr	r3, [pc, #364]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002574:	6a1b      	ldr	r3, [r3, #32]
 8002576:	4a5a      	ldr	r2, [pc, #360]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002578:	f023 0301 	bic.w	r3, r3, #1
 800257c:	6213      	str	r3, [r2, #32]
 800257e:	4b58      	ldr	r3, [pc, #352]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	4a57      	ldr	r2, [pc, #348]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002584:	f023 0304 	bic.w	r3, r3, #4
 8002588:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d015      	beq.n	80025be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002592:	f7ff f9d9 	bl	8001948 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002598:	e00a      	b.n	80025b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800259a:	f7ff f9d5 	bl	8001948 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e0b1      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025b0:	4b4b      	ldr	r3, [pc, #300]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	f003 0302 	and.w	r3, r3, #2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d0ee      	beq.n	800259a <HAL_RCC_OscConfig+0x37e>
 80025bc:	e014      	b.n	80025e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025be:	f7ff f9c3 	bl	8001948 <HAL_GetTick>
 80025c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025c4:	e00a      	b.n	80025dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025c6:	f7ff f9bf 	bl	8001948 <HAL_GetTick>
 80025ca:	4602      	mov	r2, r0
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e09b      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025dc:	4b40      	ldr	r3, [pc, #256]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 80025de:	6a1b      	ldr	r3, [r3, #32]
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1ee      	bne.n	80025c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025e8:	7dfb      	ldrb	r3, [r7, #23]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d105      	bne.n	80025fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ee:	4b3c      	ldr	r3, [pc, #240]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	4a3b      	ldr	r2, [pc, #236]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 80025f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	69db      	ldr	r3, [r3, #28]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f000 8087 	beq.w	8002712 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002604:	4b36      	ldr	r3, [pc, #216]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 030c 	and.w	r3, r3, #12
 800260c:	2b08      	cmp	r3, #8
 800260e:	d061      	beq.n	80026d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	2b02      	cmp	r3, #2
 8002616:	d146      	bne.n	80026a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002618:	4b33      	ldr	r3, [pc, #204]	@ (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 800261a:	2200      	movs	r2, #0
 800261c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800261e:	f7ff f993 	bl	8001948 <HAL_GetTick>
 8002622:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002624:	e008      	b.n	8002638 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002626:	f7ff f98f 	bl	8001948 <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e06d      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002638:	4b29      	ldr	r3, [pc, #164]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f0      	bne.n	8002626 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800264c:	d108      	bne.n	8002660 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800264e:	4b24      	ldr	r3, [pc, #144]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	4921      	ldr	r1, [pc, #132]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 800265c:	4313      	orrs	r3, r2
 800265e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002660:	4b1f      	ldr	r3, [pc, #124]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6a19      	ldr	r1, [r3, #32]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002670:	430b      	orrs	r3, r1
 8002672:	491b      	ldr	r1, [pc, #108]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 8002674:	4313      	orrs	r3, r2
 8002676:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002678:	4b1b      	ldr	r3, [pc, #108]	@ (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 800267a:	2201      	movs	r2, #1
 800267c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267e:	f7ff f963 	bl	8001948 <HAL_GetTick>
 8002682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002684:	e008      	b.n	8002698 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002686:	f7ff f95f 	bl	8001948 <HAL_GetTick>
 800268a:	4602      	mov	r2, r0
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	1ad3      	subs	r3, r2, r3
 8002690:	2b02      	cmp	r3, #2
 8002692:	d901      	bls.n	8002698 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002694:	2303      	movs	r3, #3
 8002696:	e03d      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002698:	4b11      	ldr	r3, [pc, #68]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d0f0      	beq.n	8002686 <HAL_RCC_OscConfig+0x46a>
 80026a4:	e035      	b.n	8002712 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026a6:	4b10      	ldr	r3, [pc, #64]	@ (80026e8 <HAL_RCC_OscConfig+0x4cc>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ac:	f7ff f94c 	bl	8001948 <HAL_GetTick>
 80026b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026b2:	e008      	b.n	80026c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026b4:	f7ff f948 	bl	8001948 <HAL_GetTick>
 80026b8:	4602      	mov	r2, r0
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d901      	bls.n	80026c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80026c2:	2303      	movs	r3, #3
 80026c4:	e026      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026c6:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <HAL_RCC_OscConfig+0x4c4>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d1f0      	bne.n	80026b4 <HAL_RCC_OscConfig+0x498>
 80026d2:	e01e      	b.n	8002712 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	69db      	ldr	r3, [r3, #28]
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d107      	bne.n	80026ec <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	e019      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40007000 	.word	0x40007000
 80026e8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026ec:	4b0b      	ldr	r3, [pc, #44]	@ (800271c <HAL_RCC_OscConfig+0x500>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6a1b      	ldr	r3, [r3, #32]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d106      	bne.n	800270e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800270a:	429a      	cmp	r2, r3
 800270c:	d001      	beq.n	8002712 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e000      	b.n	8002714 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002712:	2300      	movs	r3, #0
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40021000 	.word	0x40021000

08002720 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b084      	sub	sp, #16
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e0d0      	b.n	80028d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002734:	4b6a      	ldr	r3, [pc, #424]	@ (80028e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0307 	and.w	r3, r3, #7
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	429a      	cmp	r2, r3
 8002740:	d910      	bls.n	8002764 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002742:	4b67      	ldr	r3, [pc, #412]	@ (80028e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f023 0207 	bic.w	r2, r3, #7
 800274a:	4965      	ldr	r1, [pc, #404]	@ (80028e0 <HAL_RCC_ClockConfig+0x1c0>)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	4313      	orrs	r3, r2
 8002750:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002752:	4b63      	ldr	r3, [pc, #396]	@ (80028e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0307 	and.w	r3, r3, #7
 800275a:	683a      	ldr	r2, [r7, #0]
 800275c:	429a      	cmp	r2, r3
 800275e:	d001      	beq.n	8002764 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e0b8      	b.n	80028d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d020      	beq.n	80027b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0304 	and.w	r3, r3, #4
 8002778:	2b00      	cmp	r3, #0
 800277a:	d005      	beq.n	8002788 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800277c:	4b59      	ldr	r3, [pc, #356]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	4a58      	ldr	r2, [pc, #352]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002782:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002786:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0308 	and.w	r3, r3, #8
 8002790:	2b00      	cmp	r3, #0
 8002792:	d005      	beq.n	80027a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002794:	4b53      	ldr	r3, [pc, #332]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	4a52      	ldr	r2, [pc, #328]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 800279a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800279e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027a0:	4b50      	ldr	r3, [pc, #320]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
 80027ac:	494d      	ldr	r1, [pc, #308]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0301 	and.w	r3, r3, #1
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d040      	beq.n	8002840 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d107      	bne.n	80027d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027c6:	4b47      	ldr	r3, [pc, #284]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d115      	bne.n	80027fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e07f      	b.n	80028d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d107      	bne.n	80027ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027de:	4b41      	ldr	r3, [pc, #260]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d109      	bne.n	80027fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ea:	2301      	movs	r3, #1
 80027ec:	e073      	b.n	80028d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027ee:	4b3d      	ldr	r3, [pc, #244]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e06b      	b.n	80028d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027fe:	4b39      	ldr	r3, [pc, #228]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f023 0203 	bic.w	r2, r3, #3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	4936      	ldr	r1, [pc, #216]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 800280c:	4313      	orrs	r3, r2
 800280e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002810:	f7ff f89a 	bl	8001948 <HAL_GetTick>
 8002814:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002816:	e00a      	b.n	800282e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002818:	f7ff f896 	bl	8001948 <HAL_GetTick>
 800281c:	4602      	mov	r2, r0
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	1ad3      	subs	r3, r2, r3
 8002822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002826:	4293      	cmp	r3, r2
 8002828:	d901      	bls.n	800282e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e053      	b.n	80028d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800282e:	4b2d      	ldr	r3, [pc, #180]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f003 020c 	and.w	r2, r3, #12
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	429a      	cmp	r2, r3
 800283e:	d1eb      	bne.n	8002818 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002840:	4b27      	ldr	r3, [pc, #156]	@ (80028e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0307 	and.w	r3, r3, #7
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	429a      	cmp	r2, r3
 800284c:	d210      	bcs.n	8002870 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284e:	4b24      	ldr	r3, [pc, #144]	@ (80028e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f023 0207 	bic.w	r2, r3, #7
 8002856:	4922      	ldr	r1, [pc, #136]	@ (80028e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	4313      	orrs	r3, r2
 800285c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800285e:	4b20      	ldr	r3, [pc, #128]	@ (80028e0 <HAL_RCC_ClockConfig+0x1c0>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0307 	and.w	r3, r3, #7
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	429a      	cmp	r2, r3
 800286a:	d001      	beq.n	8002870 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e032      	b.n	80028d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0304 	and.w	r3, r3, #4
 8002878:	2b00      	cmp	r3, #0
 800287a:	d008      	beq.n	800288e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800287c:	4b19      	ldr	r3, [pc, #100]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	68db      	ldr	r3, [r3, #12]
 8002888:	4916      	ldr	r1, [pc, #88]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 800288a:	4313      	orrs	r3, r2
 800288c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0308 	and.w	r3, r3, #8
 8002896:	2b00      	cmp	r3, #0
 8002898:	d009      	beq.n	80028ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800289a:	4b12      	ldr	r3, [pc, #72]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	00db      	lsls	r3, r3, #3
 80028a8:	490e      	ldr	r1, [pc, #56]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 80028aa:	4313      	orrs	r3, r2
 80028ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028ae:	f000 f821 	bl	80028f4 <HAL_RCC_GetSysClockFreq>
 80028b2:	4602      	mov	r2, r0
 80028b4:	4b0b      	ldr	r3, [pc, #44]	@ (80028e4 <HAL_RCC_ClockConfig+0x1c4>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	091b      	lsrs	r3, r3, #4
 80028ba:	f003 030f 	and.w	r3, r3, #15
 80028be:	490a      	ldr	r1, [pc, #40]	@ (80028e8 <HAL_RCC_ClockConfig+0x1c8>)
 80028c0:	5ccb      	ldrb	r3, [r1, r3]
 80028c2:	fa22 f303 	lsr.w	r3, r2, r3
 80028c6:	4a09      	ldr	r2, [pc, #36]	@ (80028ec <HAL_RCC_ClockConfig+0x1cc>)
 80028c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80028ca:	4b09      	ldr	r3, [pc, #36]	@ (80028f0 <HAL_RCC_ClockConfig+0x1d0>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	4618      	mov	r0, r3
 80028d0:	f7fe fff8 	bl	80018c4 <HAL_InitTick>

  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40022000 	.word	0x40022000
 80028e4:	40021000 	.word	0x40021000
 80028e8:	08003f10 	.word	0x08003f10
 80028ec:	20000024 	.word	0x20000024
 80028f0:	20000028 	.word	0x20000028

080028f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b087      	sub	sp, #28
 80028f8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	60fb      	str	r3, [r7, #12]
 80028fe:	2300      	movs	r3, #0
 8002900:	60bb      	str	r3, [r7, #8]
 8002902:	2300      	movs	r3, #0
 8002904:	617b      	str	r3, [r7, #20]
 8002906:	2300      	movs	r3, #0
 8002908:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800290a:	2300      	movs	r3, #0
 800290c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800290e:	4b1e      	ldr	r3, [pc, #120]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x94>)
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f003 030c 	and.w	r3, r3, #12
 800291a:	2b04      	cmp	r3, #4
 800291c:	d002      	beq.n	8002924 <HAL_RCC_GetSysClockFreq+0x30>
 800291e:	2b08      	cmp	r3, #8
 8002920:	d003      	beq.n	800292a <HAL_RCC_GetSysClockFreq+0x36>
 8002922:	e027      	b.n	8002974 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002924:	4b19      	ldr	r3, [pc, #100]	@ (800298c <HAL_RCC_GetSysClockFreq+0x98>)
 8002926:	613b      	str	r3, [r7, #16]
      break;
 8002928:	e027      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	0c9b      	lsrs	r3, r3, #18
 800292e:	f003 030f 	and.w	r3, r3, #15
 8002932:	4a17      	ldr	r2, [pc, #92]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002934:	5cd3      	ldrb	r3, [r2, r3]
 8002936:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d010      	beq.n	8002964 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002942:	4b11      	ldr	r3, [pc, #68]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x94>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	0c5b      	lsrs	r3, r3, #17
 8002948:	f003 0301 	and.w	r3, r3, #1
 800294c:	4a11      	ldr	r2, [pc, #68]	@ (8002994 <HAL_RCC_GetSysClockFreq+0xa0>)
 800294e:	5cd3      	ldrb	r3, [r2, r3]
 8002950:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a0d      	ldr	r2, [pc, #52]	@ (800298c <HAL_RCC_GetSysClockFreq+0x98>)
 8002956:	fb03 f202 	mul.w	r2, r3, r2
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002960:	617b      	str	r3, [r7, #20]
 8002962:	e004      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a0c      	ldr	r2, [pc, #48]	@ (8002998 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002968:	fb02 f303 	mul.w	r3, r2, r3
 800296c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	613b      	str	r3, [r7, #16]
      break;
 8002972:	e002      	b.n	800297a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002974:	4b05      	ldr	r3, [pc, #20]	@ (800298c <HAL_RCC_GetSysClockFreq+0x98>)
 8002976:	613b      	str	r3, [r7, #16]
      break;
 8002978:	bf00      	nop
    }
  }
  return sysclockfreq;
 800297a:	693b      	ldr	r3, [r7, #16]
}
 800297c:	4618      	mov	r0, r3
 800297e:	371c      	adds	r7, #28
 8002980:	46bd      	mov	sp, r7
 8002982:	bc80      	pop	{r7}
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	40021000 	.word	0x40021000
 800298c:	007a1200 	.word	0x007a1200
 8002990:	08003f20 	.word	0x08003f20
 8002994:	08003f30 	.word	0x08003f30
 8002998:	003d0900 	.word	0x003d0900

0800299c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800299c:	b480      	push	{r7}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029a4:	4b0a      	ldr	r3, [pc, #40]	@ (80029d0 <RCC_Delay+0x34>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a0a      	ldr	r2, [pc, #40]	@ (80029d4 <RCC_Delay+0x38>)
 80029aa:	fba2 2303 	umull	r2, r3, r2, r3
 80029ae:	0a5b      	lsrs	r3, r3, #9
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	fb02 f303 	mul.w	r3, r2, r3
 80029b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80029b8:	bf00      	nop
  }
  while (Delay --);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	1e5a      	subs	r2, r3, #1
 80029be:	60fa      	str	r2, [r7, #12]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d1f9      	bne.n	80029b8 <RCC_Delay+0x1c>
}
 80029c4:	bf00      	nop
 80029c6:	bf00      	nop
 80029c8:	3714      	adds	r7, #20
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr
 80029d0:	20000024 	.word	0x20000024
 80029d4:	10624dd3 	.word	0x10624dd3

080029d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e076      	b.n	8002ad8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d108      	bne.n	8002a04 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029fa:	d009      	beq.n	8002a10 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	61da      	str	r2, [r3, #28]
 8002a02:	e005      	b.n	8002a10 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d106      	bne.n	8002a30 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fe fb22 	bl	8001074 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2202      	movs	r2, #2
 8002a34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a46:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002a58:	431a      	orrs	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002a62:	431a      	orrs	r2, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	691b      	ldr	r3, [r3, #16]
 8002a68:	f003 0302 	and.w	r3, r3, #2
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	695b      	ldr	r3, [r3, #20]
 8002a72:	f003 0301 	and.w	r3, r3, #1
 8002a76:	431a      	orrs	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a80:	431a      	orrs	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	69db      	ldr	r3, [r3, #28]
 8002a86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a8a:	431a      	orrs	r2, r3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a1b      	ldr	r3, [r3, #32]
 8002a90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a94:	ea42 0103 	orr.w	r1, r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	0c1a      	lsrs	r2, r3, #16
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f002 0204 	and.w	r2, r2, #4
 8002ab6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	69da      	ldr	r2, [r3, #28]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ac6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002ad6:	2300      	movs	r3, #0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3708      	adds	r7, #8
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b088      	sub	sp, #32
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	603b      	str	r3, [r7, #0]
 8002aec:	4613      	mov	r3, r2
 8002aee:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002af0:	f7fe ff2a 	bl	8001948 <HAL_GetTick>
 8002af4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8002af6:	88fb      	ldrh	r3, [r7, #6]
 8002af8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d001      	beq.n	8002b0a <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8002b06:	2302      	movs	r3, #2
 8002b08:	e12a      	b.n	8002d60 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d002      	beq.n	8002b16 <HAL_SPI_Transmit+0x36>
 8002b10:	88fb      	ldrh	r3, [r7, #6]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e122      	b.n	8002d60 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d101      	bne.n	8002b28 <HAL_SPI_Transmit+0x48>
 8002b24:	2302      	movs	r3, #2
 8002b26:	e11b      	b.n	8002d60 <HAL_SPI_Transmit+0x280>
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2203      	movs	r2, #3
 8002b34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	88fa      	ldrh	r2, [r7, #6]
 8002b48:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	88fa      	ldrh	r2, [r7, #6]
 8002b4e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	2200      	movs	r2, #0
 8002b66:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b76:	d10f      	bne.n	8002b98 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	681a      	ldr	r2, [r3, #0]
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b86:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b96:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ba2:	2b40      	cmp	r3, #64	@ 0x40
 8002ba4:	d007      	beq.n	8002bb6 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002bb4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002bbe:	d152      	bne.n	8002c66 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d002      	beq.n	8002bce <HAL_SPI_Transmit+0xee>
 8002bc8:	8b7b      	ldrh	r3, [r7, #26]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d145      	bne.n	8002c5a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd2:	881a      	ldrh	r2, [r3, #0]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bde:	1c9a      	adds	r2, r3, #2
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	3b01      	subs	r3, #1
 8002bec:	b29a      	uxth	r2, r3
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002bf2:	e032      	b.n	8002c5a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 0302 	and.w	r3, r3, #2
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d112      	bne.n	8002c28 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c06:	881a      	ldrh	r2, [r3, #0]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c12:	1c9a      	adds	r2, r3, #2
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002c26:	e018      	b.n	8002c5a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002c28:	f7fe fe8e 	bl	8001948 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	683a      	ldr	r2, [r7, #0]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d803      	bhi.n	8002c40 <HAL_SPI_Transmit+0x160>
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c3e:	d102      	bne.n	8002c46 <HAL_SPI_Transmit+0x166>
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d109      	bne.n	8002c5a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e082      	b.n	8002d60 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1c7      	bne.n	8002bf4 <HAL_SPI_Transmit+0x114>
 8002c64:	e053      	b.n	8002d0e <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d002      	beq.n	8002c74 <HAL_SPI_Transmit+0x194>
 8002c6e:	8b7b      	ldrh	r3, [r7, #26]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	d147      	bne.n	8002d04 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	330c      	adds	r3, #12
 8002c7e:	7812      	ldrb	r2, [r2, #0]
 8002c80:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c86:	1c5a      	adds	r2, r3, #1
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	3b01      	subs	r3, #1
 8002c94:	b29a      	uxth	r2, r3
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002c9a:	e033      	b.n	8002d04 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	2b02      	cmp	r3, #2
 8002ca8:	d113      	bne.n	8002cd2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	330c      	adds	r3, #12
 8002cb4:	7812      	ldrb	r2, [r2, #0]
 8002cb6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbc:	1c5a      	adds	r2, r3, #1
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	3b01      	subs	r3, #1
 8002cca:	b29a      	uxth	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002cd0:	e018      	b.n	8002d04 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cd2:	f7fe fe39 	bl	8001948 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	683a      	ldr	r2, [r7, #0]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d803      	bhi.n	8002cea <HAL_SPI_Transmit+0x20a>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce8:	d102      	bne.n	8002cf0 <HAL_SPI_Transmit+0x210>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d109      	bne.n	8002d04 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e02d      	b.n	8002d60 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1c6      	bne.n	8002c9c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d0e:	69fa      	ldr	r2, [r7, #28]
 8002d10:	6839      	ldr	r1, [r7, #0]
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f000 f8b0 	bl	8002e78 <SPI_EndRxTxTransaction>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d002      	beq.n	8002d24 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2220      	movs	r2, #32
 8002d22:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d10a      	bne.n	8002d42 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	617b      	str	r3, [r7, #20]
 8002d40:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d001      	beq.n	8002d5e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e000      	b.n	8002d60 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
  }
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	3720      	adds	r7, #32
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b088      	sub	sp, #32
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	603b      	str	r3, [r7, #0]
 8002d74:	4613      	mov	r3, r2
 8002d76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002d78:	f7fe fde6 	bl	8001948 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d80:	1a9b      	subs	r3, r3, r2
 8002d82:	683a      	ldr	r2, [r7, #0]
 8002d84:	4413      	add	r3, r2
 8002d86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002d88:	f7fe fdde 	bl	8001948 <HAL_GetTick>
 8002d8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002d8e:	4b39      	ldr	r3, [pc, #228]	@ (8002e74 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	015b      	lsls	r3, r3, #5
 8002d94:	0d1b      	lsrs	r3, r3, #20
 8002d96:	69fa      	ldr	r2, [r7, #28]
 8002d98:	fb02 f303 	mul.w	r3, r2, r3
 8002d9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002d9e:	e054      	b.n	8002e4a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002da6:	d050      	beq.n	8002e4a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002da8:	f7fe fdce 	bl	8001948 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	69fa      	ldr	r2, [r7, #28]
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d902      	bls.n	8002dbe <SPI_WaitFlagStateUntilTimeout+0x56>
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d13d      	bne.n	8002e3a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	685a      	ldr	r2, [r3, #4]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002dcc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	685b      	ldr	r3, [r3, #4]
 8002dd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002dd6:	d111      	bne.n	8002dfc <SPI_WaitFlagStateUntilTimeout+0x94>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002de0:	d004      	beq.n	8002dec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dea:	d107      	bne.n	8002dfc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002dfa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e04:	d10f      	bne.n	8002e26 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002e14:	601a      	str	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002e24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e017      	b.n	8002e6a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002e40:	2300      	movs	r3, #0
 8002e42:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	3b01      	subs	r3, #1
 8002e48:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	689a      	ldr	r2, [r3, #8]
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	4013      	ands	r3, r2
 8002e54:	68ba      	ldr	r2, [r7, #8]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	bf0c      	ite	eq
 8002e5a:	2301      	moveq	r3, #1
 8002e5c:	2300      	movne	r3, #0
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	461a      	mov	r2, r3
 8002e62:	79fb      	ldrb	r3, [r7, #7]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d19b      	bne.n	8002da0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3720      	adds	r7, #32
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	20000024 	.word	0x20000024

08002e78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b086      	sub	sp, #24
 8002e7c:	af02      	add	r7, sp, #8
 8002e7e:	60f8      	str	r0, [r7, #12]
 8002e80:	60b9      	str	r1, [r7, #8]
 8002e82:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	68bb      	ldr	r3, [r7, #8]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	2102      	movs	r1, #2
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f7ff ff6a 	bl	8002d68 <SPI_WaitFlagStateUntilTimeout>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d007      	beq.n	8002eaa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e9e:	f043 0220 	orr.w	r2, r3, #32
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e013      	b.n	8002ed2 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	2180      	movs	r1, #128	@ 0x80
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f7ff ff57 	bl	8002d68 <SPI_WaitFlagStateUntilTimeout>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d007      	beq.n	8002ed0 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ec4:	f043 0220 	orr.w	r2, r3, #32
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002ecc:	2303      	movs	r3, #3
 8002ece:	e000      	b.n	8002ed2 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <memset>:
 8002eda:	4603      	mov	r3, r0
 8002edc:	4402      	add	r2, r0
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d100      	bne.n	8002ee4 <memset+0xa>
 8002ee2:	4770      	bx	lr
 8002ee4:	f803 1b01 	strb.w	r1, [r3], #1
 8002ee8:	e7f9      	b.n	8002ede <memset+0x4>
	...

08002eec <__libc_init_array>:
 8002eec:	b570      	push	{r4, r5, r6, lr}
 8002eee:	2600      	movs	r6, #0
 8002ef0:	4d0c      	ldr	r5, [pc, #48]	@ (8002f24 <__libc_init_array+0x38>)
 8002ef2:	4c0d      	ldr	r4, [pc, #52]	@ (8002f28 <__libc_init_array+0x3c>)
 8002ef4:	1b64      	subs	r4, r4, r5
 8002ef6:	10a4      	asrs	r4, r4, #2
 8002ef8:	42a6      	cmp	r6, r4
 8002efa:	d109      	bne.n	8002f10 <__libc_init_array+0x24>
 8002efc:	f000 fff8 	bl	8003ef0 <_init>
 8002f00:	2600      	movs	r6, #0
 8002f02:	4d0a      	ldr	r5, [pc, #40]	@ (8002f2c <__libc_init_array+0x40>)
 8002f04:	4c0a      	ldr	r4, [pc, #40]	@ (8002f30 <__libc_init_array+0x44>)
 8002f06:	1b64      	subs	r4, r4, r5
 8002f08:	10a4      	asrs	r4, r4, #2
 8002f0a:	42a6      	cmp	r6, r4
 8002f0c:	d105      	bne.n	8002f1a <__libc_init_array+0x2e>
 8002f0e:	bd70      	pop	{r4, r5, r6, pc}
 8002f10:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f14:	4798      	blx	r3
 8002f16:	3601      	adds	r6, #1
 8002f18:	e7ee      	b.n	8002ef8 <__libc_init_array+0xc>
 8002f1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f1e:	4798      	blx	r3
 8002f20:	3601      	adds	r6, #1
 8002f22:	e7f2      	b.n	8002f0a <__libc_init_array+0x1e>
 8002f24:	08004110 	.word	0x08004110
 8002f28:	08004110 	.word	0x08004110
 8002f2c:	08004110 	.word	0x08004110
 8002f30:	08004114 	.word	0x08004114

08002f34 <memcpy>:
 8002f34:	440a      	add	r2, r1
 8002f36:	4291      	cmp	r1, r2
 8002f38:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f3c:	d100      	bne.n	8002f40 <memcpy+0xc>
 8002f3e:	4770      	bx	lr
 8002f40:	b510      	push	{r4, lr}
 8002f42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f46:	4291      	cmp	r1, r2
 8002f48:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f4c:	d1f9      	bne.n	8002f42 <memcpy+0xe>
 8002f4e:	bd10      	pop	{r4, pc}

08002f50 <sin>:
 8002f50:	b530      	push	{r4, r5, lr}
 8002f52:	4d20      	ldr	r5, [pc, #128]	@ (8002fd4 <sin+0x84>)
 8002f54:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8002f58:	42ac      	cmp	r4, r5
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	b087      	sub	sp, #28
 8002f60:	d806      	bhi.n	8002f70 <sin+0x20>
 8002f62:	2300      	movs	r3, #0
 8002f64:	2200      	movs	r2, #0
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	2300      	movs	r3, #0
 8002f6a:	f000 f8f9 	bl	8003160 <__kernel_sin>
 8002f6e:	e004      	b.n	8002f7a <sin+0x2a>
 8002f70:	4d19      	ldr	r5, [pc, #100]	@ (8002fd8 <sin+0x88>)
 8002f72:	42ac      	cmp	r4, r5
 8002f74:	d903      	bls.n	8002f7e <sin+0x2e>
 8002f76:	f7fd facd 	bl	8000514 <__aeabi_dsub>
 8002f7a:	b007      	add	sp, #28
 8002f7c:	bd30      	pop	{r4, r5, pc}
 8002f7e:	aa02      	add	r2, sp, #8
 8002f80:	f000 f9a6 	bl	80032d0 <__ieee754_rem_pio2>
 8002f84:	f000 0003 	and.w	r0, r0, #3
 8002f88:	2801      	cmp	r0, #1
 8002f8a:	d009      	beq.n	8002fa0 <sin+0x50>
 8002f8c:	2802      	cmp	r0, #2
 8002f8e:	d00e      	beq.n	8002fae <sin+0x5e>
 8002f90:	b9c0      	cbnz	r0, 8002fc4 <sin+0x74>
 8002f92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002f96:	2301      	movs	r3, #1
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002f9e:	e7e4      	b.n	8002f6a <sin+0x1a>
 8002fa0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002fa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002fa8:	f000 f81a 	bl	8002fe0 <__kernel_cos>
 8002fac:	e7e5      	b.n	8002f7a <sin+0x2a>
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002fb4:	9300      	str	r3, [sp, #0]
 8002fb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002fba:	f000 f8d1 	bl	8003160 <__kernel_sin>
 8002fbe:	f101 4100 	add.w	r1, r1, #2147483648	@ 0x80000000
 8002fc2:	e7da      	b.n	8002f7a <sin+0x2a>
 8002fc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002fc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002fcc:	f000 f808 	bl	8002fe0 <__kernel_cos>
 8002fd0:	e7f5      	b.n	8002fbe <sin+0x6e>
 8002fd2:	bf00      	nop
 8002fd4:	3fe921fb 	.word	0x3fe921fb
 8002fd8:	7fefffff 	.word	0x7fefffff
 8002fdc:	00000000 	.word	0x00000000

08002fe0 <__kernel_cos>:
 8002fe0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fe4:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8002fe8:	f1b6 5f79 	cmp.w	r6, #1044381696	@ 0x3e400000
 8002fec:	4680      	mov	r8, r0
 8002fee:	4689      	mov	r9, r1
 8002ff0:	e9cd 2300 	strd	r2, r3, [sp]
 8002ff4:	d204      	bcs.n	8003000 <__kernel_cos+0x20>
 8002ff6:	f7fd fccd 	bl	8000994 <__aeabi_d2iz>
 8002ffa:	2800      	cmp	r0, #0
 8002ffc:	f000 8086 	beq.w	800310c <__kernel_cos+0x12c>
 8003000:	4642      	mov	r2, r8
 8003002:	464b      	mov	r3, r9
 8003004:	4640      	mov	r0, r8
 8003006:	4649      	mov	r1, r9
 8003008:	f7fd f8a2 	bl	8000150 <__aeabi_dmul>
 800300c:	2200      	movs	r2, #0
 800300e:	4b4e      	ldr	r3, [pc, #312]	@ (8003148 <__kernel_cos+0x168>)
 8003010:	4604      	mov	r4, r0
 8003012:	460d      	mov	r5, r1
 8003014:	f7fd f89c 	bl	8000150 <__aeabi_dmul>
 8003018:	a33f      	add	r3, pc, #252	@ (adr r3, 8003118 <__kernel_cos+0x138>)
 800301a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800301e:	4682      	mov	sl, r0
 8003020:	468b      	mov	fp, r1
 8003022:	4620      	mov	r0, r4
 8003024:	4629      	mov	r1, r5
 8003026:	f7fd f893 	bl	8000150 <__aeabi_dmul>
 800302a:	a33d      	add	r3, pc, #244	@ (adr r3, 8003120 <__kernel_cos+0x140>)
 800302c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003030:	f7fd fa72 	bl	8000518 <__adddf3>
 8003034:	4622      	mov	r2, r4
 8003036:	462b      	mov	r3, r5
 8003038:	f7fd f88a 	bl	8000150 <__aeabi_dmul>
 800303c:	a33a      	add	r3, pc, #232	@ (adr r3, 8003128 <__kernel_cos+0x148>)
 800303e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003042:	f7fd fa67 	bl	8000514 <__aeabi_dsub>
 8003046:	4622      	mov	r2, r4
 8003048:	462b      	mov	r3, r5
 800304a:	f7fd f881 	bl	8000150 <__aeabi_dmul>
 800304e:	a338      	add	r3, pc, #224	@ (adr r3, 8003130 <__kernel_cos+0x150>)
 8003050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003054:	f7fd fa60 	bl	8000518 <__adddf3>
 8003058:	4622      	mov	r2, r4
 800305a:	462b      	mov	r3, r5
 800305c:	f7fd f878 	bl	8000150 <__aeabi_dmul>
 8003060:	a335      	add	r3, pc, #212	@ (adr r3, 8003138 <__kernel_cos+0x158>)
 8003062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003066:	f7fd fa55 	bl	8000514 <__aeabi_dsub>
 800306a:	4622      	mov	r2, r4
 800306c:	462b      	mov	r3, r5
 800306e:	f7fd f86f 	bl	8000150 <__aeabi_dmul>
 8003072:	a333      	add	r3, pc, #204	@ (adr r3, 8003140 <__kernel_cos+0x160>)
 8003074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003078:	f7fd fa4e 	bl	8000518 <__adddf3>
 800307c:	4622      	mov	r2, r4
 800307e:	462b      	mov	r3, r5
 8003080:	f7fd f866 	bl	8000150 <__aeabi_dmul>
 8003084:	4622      	mov	r2, r4
 8003086:	462b      	mov	r3, r5
 8003088:	f7fd f862 	bl	8000150 <__aeabi_dmul>
 800308c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003090:	4604      	mov	r4, r0
 8003092:	460d      	mov	r5, r1
 8003094:	4640      	mov	r0, r8
 8003096:	4649      	mov	r1, r9
 8003098:	f7fd f85a 	bl	8000150 <__aeabi_dmul>
 800309c:	460b      	mov	r3, r1
 800309e:	4602      	mov	r2, r0
 80030a0:	4629      	mov	r1, r5
 80030a2:	4620      	mov	r0, r4
 80030a4:	f7fd fa36 	bl	8000514 <__aeabi_dsub>
 80030a8:	4b28      	ldr	r3, [pc, #160]	@ (800314c <__kernel_cos+0x16c>)
 80030aa:	4680      	mov	r8, r0
 80030ac:	429e      	cmp	r6, r3
 80030ae:	4689      	mov	r9, r1
 80030b0:	d80e      	bhi.n	80030d0 <__kernel_cos+0xf0>
 80030b2:	4602      	mov	r2, r0
 80030b4:	460b      	mov	r3, r1
 80030b6:	4650      	mov	r0, sl
 80030b8:	4659      	mov	r1, fp
 80030ba:	f7fd fa2b 	bl	8000514 <__aeabi_dsub>
 80030be:	4602      	mov	r2, r0
 80030c0:	2000      	movs	r0, #0
 80030c2:	460b      	mov	r3, r1
 80030c4:	4922      	ldr	r1, [pc, #136]	@ (8003150 <__kernel_cos+0x170>)
 80030c6:	f7fd fa25 	bl	8000514 <__aeabi_dsub>
 80030ca:	b003      	add	sp, #12
 80030cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030d0:	2400      	movs	r4, #0
 80030d2:	4b20      	ldr	r3, [pc, #128]	@ (8003154 <__kernel_cos+0x174>)
 80030d4:	4622      	mov	r2, r4
 80030d6:	429e      	cmp	r6, r3
 80030d8:	bf8c      	ite	hi
 80030da:	4d1f      	ldrhi	r5, [pc, #124]	@ (8003158 <__kernel_cos+0x178>)
 80030dc:	f5a6 1500 	subls.w	r5, r6, #2097152	@ 0x200000
 80030e0:	462b      	mov	r3, r5
 80030e2:	2000      	movs	r0, #0
 80030e4:	491a      	ldr	r1, [pc, #104]	@ (8003150 <__kernel_cos+0x170>)
 80030e6:	f7fd fa15 	bl	8000514 <__aeabi_dsub>
 80030ea:	4622      	mov	r2, r4
 80030ec:	4606      	mov	r6, r0
 80030ee:	460f      	mov	r7, r1
 80030f0:	462b      	mov	r3, r5
 80030f2:	4650      	mov	r0, sl
 80030f4:	4659      	mov	r1, fp
 80030f6:	f7fd fa0d 	bl	8000514 <__aeabi_dsub>
 80030fa:	4642      	mov	r2, r8
 80030fc:	464b      	mov	r3, r9
 80030fe:	f7fd fa09 	bl	8000514 <__aeabi_dsub>
 8003102:	4602      	mov	r2, r0
 8003104:	460b      	mov	r3, r1
 8003106:	4630      	mov	r0, r6
 8003108:	4639      	mov	r1, r7
 800310a:	e7dc      	b.n	80030c6 <__kernel_cos+0xe6>
 800310c:	2000      	movs	r0, #0
 800310e:	4910      	ldr	r1, [pc, #64]	@ (8003150 <__kernel_cos+0x170>)
 8003110:	e7db      	b.n	80030ca <__kernel_cos+0xea>
 8003112:	bf00      	nop
 8003114:	f3af 8000 	nop.w
 8003118:	be8838d4 	.word	0xbe8838d4
 800311c:	bda8fae9 	.word	0xbda8fae9
 8003120:	bdb4b1c4 	.word	0xbdb4b1c4
 8003124:	3e21ee9e 	.word	0x3e21ee9e
 8003128:	809c52ad 	.word	0x809c52ad
 800312c:	3e927e4f 	.word	0x3e927e4f
 8003130:	19cb1590 	.word	0x19cb1590
 8003134:	3efa01a0 	.word	0x3efa01a0
 8003138:	16c15177 	.word	0x16c15177
 800313c:	3f56c16c 	.word	0x3f56c16c
 8003140:	5555554c 	.word	0x5555554c
 8003144:	3fa55555 	.word	0x3fa55555
 8003148:	3fe00000 	.word	0x3fe00000
 800314c:	3fd33332 	.word	0x3fd33332
 8003150:	3ff00000 	.word	0x3ff00000
 8003154:	3fe90000 	.word	0x3fe90000
 8003158:	3fd20000 	.word	0x3fd20000
 800315c:	00000000 	.word	0x00000000

08003160 <__kernel_sin>:
 8003160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003164:	461f      	mov	r7, r3
 8003166:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800316a:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800316e:	4604      	mov	r4, r0
 8003170:	460d      	mov	r5, r1
 8003172:	4616      	mov	r6, r2
 8003174:	b085      	sub	sp, #20
 8003176:	d203      	bcs.n	8003180 <__kernel_sin+0x20>
 8003178:	f7fd fc0c 	bl	8000994 <__aeabi_d2iz>
 800317c:	2800      	cmp	r0, #0
 800317e:	d051      	beq.n	8003224 <__kernel_sin+0xc4>
 8003180:	4622      	mov	r2, r4
 8003182:	462b      	mov	r3, r5
 8003184:	4620      	mov	r0, r4
 8003186:	4629      	mov	r1, r5
 8003188:	f7fc ffe2 	bl	8000150 <__aeabi_dmul>
 800318c:	4682      	mov	sl, r0
 800318e:	468b      	mov	fp, r1
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4620      	mov	r0, r4
 8003196:	4629      	mov	r1, r5
 8003198:	f7fc ffda 	bl	8000150 <__aeabi_dmul>
 800319c:	a33e      	add	r3, pc, #248	@ (adr r3, 8003298 <__kernel_sin+0x138>)
 800319e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a2:	4680      	mov	r8, r0
 80031a4:	4689      	mov	r9, r1
 80031a6:	4650      	mov	r0, sl
 80031a8:	4659      	mov	r1, fp
 80031aa:	f7fc ffd1 	bl	8000150 <__aeabi_dmul>
 80031ae:	a33c      	add	r3, pc, #240	@ (adr r3, 80032a0 <__kernel_sin+0x140>)
 80031b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b4:	f7fd f9ae 	bl	8000514 <__aeabi_dsub>
 80031b8:	4652      	mov	r2, sl
 80031ba:	465b      	mov	r3, fp
 80031bc:	f7fc ffc8 	bl	8000150 <__aeabi_dmul>
 80031c0:	a339      	add	r3, pc, #228	@ (adr r3, 80032a8 <__kernel_sin+0x148>)
 80031c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c6:	f7fd f9a7 	bl	8000518 <__adddf3>
 80031ca:	4652      	mov	r2, sl
 80031cc:	465b      	mov	r3, fp
 80031ce:	f7fc ffbf 	bl	8000150 <__aeabi_dmul>
 80031d2:	a337      	add	r3, pc, #220	@ (adr r3, 80032b0 <__kernel_sin+0x150>)
 80031d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d8:	f7fd f99c 	bl	8000514 <__aeabi_dsub>
 80031dc:	4652      	mov	r2, sl
 80031de:	465b      	mov	r3, fp
 80031e0:	f7fc ffb6 	bl	8000150 <__aeabi_dmul>
 80031e4:	a334      	add	r3, pc, #208	@ (adr r3, 80032b8 <__kernel_sin+0x158>)
 80031e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031ea:	f7fd f995 	bl	8000518 <__adddf3>
 80031ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80031f0:	e9cd 0100 	strd	r0, r1, [sp]
 80031f4:	b9db      	cbnz	r3, 800322e <__kernel_sin+0xce>
 80031f6:	4602      	mov	r2, r0
 80031f8:	460b      	mov	r3, r1
 80031fa:	4650      	mov	r0, sl
 80031fc:	4659      	mov	r1, fp
 80031fe:	f7fc ffa7 	bl	8000150 <__aeabi_dmul>
 8003202:	a32f      	add	r3, pc, #188	@ (adr r3, 80032c0 <__kernel_sin+0x160>)
 8003204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003208:	f7fd f984 	bl	8000514 <__aeabi_dsub>
 800320c:	4642      	mov	r2, r8
 800320e:	464b      	mov	r3, r9
 8003210:	f7fc ff9e 	bl	8000150 <__aeabi_dmul>
 8003214:	4602      	mov	r2, r0
 8003216:	460b      	mov	r3, r1
 8003218:	4620      	mov	r0, r4
 800321a:	4629      	mov	r1, r5
 800321c:	f7fd f97c 	bl	8000518 <__adddf3>
 8003220:	4604      	mov	r4, r0
 8003222:	460d      	mov	r5, r1
 8003224:	4620      	mov	r0, r4
 8003226:	4629      	mov	r1, r5
 8003228:	b005      	add	sp, #20
 800322a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800322e:	2200      	movs	r2, #0
 8003230:	4630      	mov	r0, r6
 8003232:	4639      	mov	r1, r7
 8003234:	4b24      	ldr	r3, [pc, #144]	@ (80032c8 <__kernel_sin+0x168>)
 8003236:	f7fc ff8b 	bl	8000150 <__aeabi_dmul>
 800323a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800323e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003242:	4640      	mov	r0, r8
 8003244:	4649      	mov	r1, r9
 8003246:	f7fc ff83 	bl	8000150 <__aeabi_dmul>
 800324a:	4602      	mov	r2, r0
 800324c:	460b      	mov	r3, r1
 800324e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003252:	f7fd f95f 	bl	8000514 <__aeabi_dsub>
 8003256:	4652      	mov	r2, sl
 8003258:	465b      	mov	r3, fp
 800325a:	f7fc ff79 	bl	8000150 <__aeabi_dmul>
 800325e:	4632      	mov	r2, r6
 8003260:	463b      	mov	r3, r7
 8003262:	f7fd f957 	bl	8000514 <__aeabi_dsub>
 8003266:	a316      	add	r3, pc, #88	@ (adr r3, 80032c0 <__kernel_sin+0x160>)
 8003268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800326c:	4606      	mov	r6, r0
 800326e:	460f      	mov	r7, r1
 8003270:	4640      	mov	r0, r8
 8003272:	4649      	mov	r1, r9
 8003274:	f7fc ff6c 	bl	8000150 <__aeabi_dmul>
 8003278:	4602      	mov	r2, r0
 800327a:	460b      	mov	r3, r1
 800327c:	4630      	mov	r0, r6
 800327e:	4639      	mov	r1, r7
 8003280:	f7fd f94a 	bl	8000518 <__adddf3>
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	4620      	mov	r0, r4
 800328a:	4629      	mov	r1, r5
 800328c:	f7fd f942 	bl	8000514 <__aeabi_dsub>
 8003290:	e7c6      	b.n	8003220 <__kernel_sin+0xc0>
 8003292:	bf00      	nop
 8003294:	f3af 8000 	nop.w
 8003298:	5acfd57c 	.word	0x5acfd57c
 800329c:	3de5d93a 	.word	0x3de5d93a
 80032a0:	8a2b9ceb 	.word	0x8a2b9ceb
 80032a4:	3e5ae5e6 	.word	0x3e5ae5e6
 80032a8:	57b1fe7d 	.word	0x57b1fe7d
 80032ac:	3ec71de3 	.word	0x3ec71de3
 80032b0:	19c161d5 	.word	0x19c161d5
 80032b4:	3f2a01a0 	.word	0x3f2a01a0
 80032b8:	1110f8a6 	.word	0x1110f8a6
 80032bc:	3f811111 	.word	0x3f811111
 80032c0:	55555549 	.word	0x55555549
 80032c4:	3fc55555 	.word	0x3fc55555
 80032c8:	3fe00000 	.word	0x3fe00000
 80032cc:	00000000 	.word	0x00000000

080032d0 <__ieee754_rem_pio2>:
 80032d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032d4:	4bc4      	ldr	r3, [pc, #784]	@ (80035e8 <__ieee754_rem_pio2+0x318>)
 80032d6:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 80032da:	b08d      	sub	sp, #52	@ 0x34
 80032dc:	4598      	cmp	r8, r3
 80032de:	4606      	mov	r6, r0
 80032e0:	460f      	mov	r7, r1
 80032e2:	4614      	mov	r4, r2
 80032e4:	9104      	str	r1, [sp, #16]
 80032e6:	d807      	bhi.n	80032f8 <__ieee754_rem_pio2+0x28>
 80032e8:	e9c2 6700 	strd	r6, r7, [r2]
 80032ec:	2300      	movs	r3, #0
 80032ee:	2200      	movs	r2, #0
 80032f0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80032f4:	2500      	movs	r5, #0
 80032f6:	e026      	b.n	8003346 <__ieee754_rem_pio2+0x76>
 80032f8:	4bbc      	ldr	r3, [pc, #752]	@ (80035ec <__ieee754_rem_pio2+0x31c>)
 80032fa:	4598      	cmp	r8, r3
 80032fc:	d876      	bhi.n	80033ec <__ieee754_rem_pio2+0x11c>
 80032fe:	9b04      	ldr	r3, [sp, #16]
 8003300:	4dbb      	ldr	r5, [pc, #748]	@ (80035f0 <__ieee754_rem_pio2+0x320>)
 8003302:	2b00      	cmp	r3, #0
 8003304:	a3aa      	add	r3, pc, #680	@ (adr r3, 80035b0 <__ieee754_rem_pio2+0x2e0>)
 8003306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800330a:	dd38      	ble.n	800337e <__ieee754_rem_pio2+0xae>
 800330c:	f7fd f902 	bl	8000514 <__aeabi_dsub>
 8003310:	45a8      	cmp	r8, r5
 8003312:	4606      	mov	r6, r0
 8003314:	460f      	mov	r7, r1
 8003316:	d01a      	beq.n	800334e <__ieee754_rem_pio2+0x7e>
 8003318:	a3a7      	add	r3, pc, #668	@ (adr r3, 80035b8 <__ieee754_rem_pio2+0x2e8>)
 800331a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800331e:	f7fd f8f9 	bl	8000514 <__aeabi_dsub>
 8003322:	4602      	mov	r2, r0
 8003324:	460b      	mov	r3, r1
 8003326:	4680      	mov	r8, r0
 8003328:	4689      	mov	r9, r1
 800332a:	4630      	mov	r0, r6
 800332c:	4639      	mov	r1, r7
 800332e:	f7fd f8f1 	bl	8000514 <__aeabi_dsub>
 8003332:	a3a1      	add	r3, pc, #644	@ (adr r3, 80035b8 <__ieee754_rem_pio2+0x2e8>)
 8003334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003338:	f7fd f8ec 	bl	8000514 <__aeabi_dsub>
 800333c:	2501      	movs	r5, #1
 800333e:	e9c4 8900 	strd	r8, r9, [r4]
 8003342:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003346:	4628      	mov	r0, r5
 8003348:	b00d      	add	sp, #52	@ 0x34
 800334a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800334e:	a39c      	add	r3, pc, #624	@ (adr r3, 80035c0 <__ieee754_rem_pio2+0x2f0>)
 8003350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003354:	f7fd f8de 	bl	8000514 <__aeabi_dsub>
 8003358:	a39b      	add	r3, pc, #620	@ (adr r3, 80035c8 <__ieee754_rem_pio2+0x2f8>)
 800335a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800335e:	4606      	mov	r6, r0
 8003360:	460f      	mov	r7, r1
 8003362:	f7fd f8d7 	bl	8000514 <__aeabi_dsub>
 8003366:	4602      	mov	r2, r0
 8003368:	460b      	mov	r3, r1
 800336a:	4680      	mov	r8, r0
 800336c:	4689      	mov	r9, r1
 800336e:	4630      	mov	r0, r6
 8003370:	4639      	mov	r1, r7
 8003372:	f7fd f8cf 	bl	8000514 <__aeabi_dsub>
 8003376:	a394      	add	r3, pc, #592	@ (adr r3, 80035c8 <__ieee754_rem_pio2+0x2f8>)
 8003378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800337c:	e7dc      	b.n	8003338 <__ieee754_rem_pio2+0x68>
 800337e:	f7fd f8cb 	bl	8000518 <__adddf3>
 8003382:	45a8      	cmp	r8, r5
 8003384:	4606      	mov	r6, r0
 8003386:	460f      	mov	r7, r1
 8003388:	d018      	beq.n	80033bc <__ieee754_rem_pio2+0xec>
 800338a:	a38b      	add	r3, pc, #556	@ (adr r3, 80035b8 <__ieee754_rem_pio2+0x2e8>)
 800338c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003390:	f7fd f8c2 	bl	8000518 <__adddf3>
 8003394:	4602      	mov	r2, r0
 8003396:	460b      	mov	r3, r1
 8003398:	4680      	mov	r8, r0
 800339a:	4689      	mov	r9, r1
 800339c:	4630      	mov	r0, r6
 800339e:	4639      	mov	r1, r7
 80033a0:	f7fd f8b8 	bl	8000514 <__aeabi_dsub>
 80033a4:	a384      	add	r3, pc, #528	@ (adr r3, 80035b8 <__ieee754_rem_pio2+0x2e8>)
 80033a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033aa:	f7fd f8b5 	bl	8000518 <__adddf3>
 80033ae:	f04f 35ff 	mov.w	r5, #4294967295
 80033b2:	e9c4 8900 	strd	r8, r9, [r4]
 80033b6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80033ba:	e7c4      	b.n	8003346 <__ieee754_rem_pio2+0x76>
 80033bc:	a380      	add	r3, pc, #512	@ (adr r3, 80035c0 <__ieee754_rem_pio2+0x2f0>)
 80033be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c2:	f7fd f8a9 	bl	8000518 <__adddf3>
 80033c6:	a380      	add	r3, pc, #512	@ (adr r3, 80035c8 <__ieee754_rem_pio2+0x2f8>)
 80033c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033cc:	4606      	mov	r6, r0
 80033ce:	460f      	mov	r7, r1
 80033d0:	f7fd f8a2 	bl	8000518 <__adddf3>
 80033d4:	4602      	mov	r2, r0
 80033d6:	460b      	mov	r3, r1
 80033d8:	4680      	mov	r8, r0
 80033da:	4689      	mov	r9, r1
 80033dc:	4630      	mov	r0, r6
 80033de:	4639      	mov	r1, r7
 80033e0:	f7fd f898 	bl	8000514 <__aeabi_dsub>
 80033e4:	a378      	add	r3, pc, #480	@ (adr r3, 80035c8 <__ieee754_rem_pio2+0x2f8>)
 80033e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ea:	e7de      	b.n	80033aa <__ieee754_rem_pio2+0xda>
 80033ec:	4b81      	ldr	r3, [pc, #516]	@ (80035f4 <__ieee754_rem_pio2+0x324>)
 80033ee:	4598      	cmp	r8, r3
 80033f0:	f200 80cf 	bhi.w	8003592 <__ieee754_rem_pio2+0x2c2>
 80033f4:	f000 f962 	bl	80036bc <fabs>
 80033f8:	a375      	add	r3, pc, #468	@ (adr r3, 80035d0 <__ieee754_rem_pio2+0x300>)
 80033fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033fe:	4606      	mov	r6, r0
 8003400:	460f      	mov	r7, r1
 8003402:	f7fc fea5 	bl	8000150 <__aeabi_dmul>
 8003406:	2200      	movs	r2, #0
 8003408:	4b7b      	ldr	r3, [pc, #492]	@ (80035f8 <__ieee754_rem_pio2+0x328>)
 800340a:	f7fd f885 	bl	8000518 <__adddf3>
 800340e:	f7fd fac1 	bl	8000994 <__aeabi_d2iz>
 8003412:	4605      	mov	r5, r0
 8003414:	f7fd f9cc 	bl	80007b0 <__aeabi_i2d>
 8003418:	4602      	mov	r2, r0
 800341a:	460b      	mov	r3, r1
 800341c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003420:	a363      	add	r3, pc, #396	@ (adr r3, 80035b0 <__ieee754_rem_pio2+0x2e0>)
 8003422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003426:	f7fc fe93 	bl	8000150 <__aeabi_dmul>
 800342a:	4602      	mov	r2, r0
 800342c:	460b      	mov	r3, r1
 800342e:	4630      	mov	r0, r6
 8003430:	4639      	mov	r1, r7
 8003432:	f7fd f86f 	bl	8000514 <__aeabi_dsub>
 8003436:	a360      	add	r3, pc, #384	@ (adr r3, 80035b8 <__ieee754_rem_pio2+0x2e8>)
 8003438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800343c:	4682      	mov	sl, r0
 800343e:	468b      	mov	fp, r1
 8003440:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003444:	f7fc fe84 	bl	8000150 <__aeabi_dmul>
 8003448:	2d1f      	cmp	r5, #31
 800344a:	4606      	mov	r6, r0
 800344c:	460f      	mov	r7, r1
 800344e:	dc0c      	bgt.n	800346a <__ieee754_rem_pio2+0x19a>
 8003450:	4b6a      	ldr	r3, [pc, #424]	@ (80035fc <__ieee754_rem_pio2+0x32c>)
 8003452:	1e6a      	subs	r2, r5, #1
 8003454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003458:	4543      	cmp	r3, r8
 800345a:	d006      	beq.n	800346a <__ieee754_rem_pio2+0x19a>
 800345c:	4632      	mov	r2, r6
 800345e:	463b      	mov	r3, r7
 8003460:	4650      	mov	r0, sl
 8003462:	4659      	mov	r1, fp
 8003464:	f7fd f856 	bl	8000514 <__aeabi_dsub>
 8003468:	e00e      	b.n	8003488 <__ieee754_rem_pio2+0x1b8>
 800346a:	463b      	mov	r3, r7
 800346c:	4632      	mov	r2, r6
 800346e:	4650      	mov	r0, sl
 8003470:	4659      	mov	r1, fp
 8003472:	f7fd f84f 	bl	8000514 <__aeabi_dsub>
 8003476:	ea4f 5328 	mov.w	r3, r8, asr #20
 800347a:	9305      	str	r3, [sp, #20]
 800347c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003480:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003484:	2b10      	cmp	r3, #16
 8003486:	dc02      	bgt.n	800348e <__ieee754_rem_pio2+0x1be>
 8003488:	e9c4 0100 	strd	r0, r1, [r4]
 800348c:	e039      	b.n	8003502 <__ieee754_rem_pio2+0x232>
 800348e:	a34c      	add	r3, pc, #304	@ (adr r3, 80035c0 <__ieee754_rem_pio2+0x2f0>)
 8003490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003494:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003498:	f7fc fe5a 	bl	8000150 <__aeabi_dmul>
 800349c:	4606      	mov	r6, r0
 800349e:	460f      	mov	r7, r1
 80034a0:	4602      	mov	r2, r0
 80034a2:	460b      	mov	r3, r1
 80034a4:	4650      	mov	r0, sl
 80034a6:	4659      	mov	r1, fp
 80034a8:	f7fd f834 	bl	8000514 <__aeabi_dsub>
 80034ac:	4602      	mov	r2, r0
 80034ae:	460b      	mov	r3, r1
 80034b0:	4680      	mov	r8, r0
 80034b2:	4689      	mov	r9, r1
 80034b4:	4650      	mov	r0, sl
 80034b6:	4659      	mov	r1, fp
 80034b8:	f7fd f82c 	bl	8000514 <__aeabi_dsub>
 80034bc:	4632      	mov	r2, r6
 80034be:	463b      	mov	r3, r7
 80034c0:	f7fd f828 	bl	8000514 <__aeabi_dsub>
 80034c4:	a340      	add	r3, pc, #256	@ (adr r3, 80035c8 <__ieee754_rem_pio2+0x2f8>)
 80034c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ca:	4606      	mov	r6, r0
 80034cc:	460f      	mov	r7, r1
 80034ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80034d2:	f7fc fe3d 	bl	8000150 <__aeabi_dmul>
 80034d6:	4632      	mov	r2, r6
 80034d8:	463b      	mov	r3, r7
 80034da:	f7fd f81b 	bl	8000514 <__aeabi_dsub>
 80034de:	4602      	mov	r2, r0
 80034e0:	460b      	mov	r3, r1
 80034e2:	4606      	mov	r6, r0
 80034e4:	460f      	mov	r7, r1
 80034e6:	4640      	mov	r0, r8
 80034e8:	4649      	mov	r1, r9
 80034ea:	f7fd f813 	bl	8000514 <__aeabi_dsub>
 80034ee:	9a05      	ldr	r2, [sp, #20]
 80034f0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b31      	cmp	r3, #49	@ 0x31
 80034f8:	dc20      	bgt.n	800353c <__ieee754_rem_pio2+0x26c>
 80034fa:	46c2      	mov	sl, r8
 80034fc:	46cb      	mov	fp, r9
 80034fe:	e9c4 0100 	strd	r0, r1, [r4]
 8003502:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003506:	4650      	mov	r0, sl
 8003508:	4642      	mov	r2, r8
 800350a:	464b      	mov	r3, r9
 800350c:	4659      	mov	r1, fp
 800350e:	f7fd f801 	bl	8000514 <__aeabi_dsub>
 8003512:	463b      	mov	r3, r7
 8003514:	4632      	mov	r2, r6
 8003516:	f7fc fffd 	bl	8000514 <__aeabi_dsub>
 800351a:	9b04      	ldr	r3, [sp, #16]
 800351c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003520:	2b00      	cmp	r3, #0
 8003522:	f6bf af10 	bge.w	8003346 <__ieee754_rem_pio2+0x76>
 8003526:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800352a:	6063      	str	r3, [r4, #4]
 800352c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003530:	f8c4 8000 	str.w	r8, [r4]
 8003534:	60a0      	str	r0, [r4, #8]
 8003536:	60e3      	str	r3, [r4, #12]
 8003538:	426d      	negs	r5, r5
 800353a:	e704      	b.n	8003346 <__ieee754_rem_pio2+0x76>
 800353c:	a326      	add	r3, pc, #152	@ (adr r3, 80035d8 <__ieee754_rem_pio2+0x308>)
 800353e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003542:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003546:	f7fc fe03 	bl	8000150 <__aeabi_dmul>
 800354a:	4606      	mov	r6, r0
 800354c:	460f      	mov	r7, r1
 800354e:	4602      	mov	r2, r0
 8003550:	460b      	mov	r3, r1
 8003552:	4640      	mov	r0, r8
 8003554:	4649      	mov	r1, r9
 8003556:	f7fc ffdd 	bl	8000514 <__aeabi_dsub>
 800355a:	4602      	mov	r2, r0
 800355c:	460b      	mov	r3, r1
 800355e:	4682      	mov	sl, r0
 8003560:	468b      	mov	fp, r1
 8003562:	4640      	mov	r0, r8
 8003564:	4649      	mov	r1, r9
 8003566:	f7fc ffd5 	bl	8000514 <__aeabi_dsub>
 800356a:	4632      	mov	r2, r6
 800356c:	463b      	mov	r3, r7
 800356e:	f7fc ffd1 	bl	8000514 <__aeabi_dsub>
 8003572:	a31b      	add	r3, pc, #108	@ (adr r3, 80035e0 <__ieee754_rem_pio2+0x310>)
 8003574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003578:	4606      	mov	r6, r0
 800357a:	460f      	mov	r7, r1
 800357c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003580:	f7fc fde6 	bl	8000150 <__aeabi_dmul>
 8003584:	4632      	mov	r2, r6
 8003586:	463b      	mov	r3, r7
 8003588:	f7fc ffc4 	bl	8000514 <__aeabi_dsub>
 800358c:	4606      	mov	r6, r0
 800358e:	460f      	mov	r7, r1
 8003590:	e764      	b.n	800345c <__ieee754_rem_pio2+0x18c>
 8003592:	4b1b      	ldr	r3, [pc, #108]	@ (8003600 <__ieee754_rem_pio2+0x330>)
 8003594:	4598      	cmp	r8, r3
 8003596:	d935      	bls.n	8003604 <__ieee754_rem_pio2+0x334>
 8003598:	4602      	mov	r2, r0
 800359a:	460b      	mov	r3, r1
 800359c:	f7fc ffba 	bl	8000514 <__aeabi_dsub>
 80035a0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80035a4:	e9c4 0100 	strd	r0, r1, [r4]
 80035a8:	e6a4      	b.n	80032f4 <__ieee754_rem_pio2+0x24>
 80035aa:	bf00      	nop
 80035ac:	f3af 8000 	nop.w
 80035b0:	54400000 	.word	0x54400000
 80035b4:	3ff921fb 	.word	0x3ff921fb
 80035b8:	1a626331 	.word	0x1a626331
 80035bc:	3dd0b461 	.word	0x3dd0b461
 80035c0:	1a600000 	.word	0x1a600000
 80035c4:	3dd0b461 	.word	0x3dd0b461
 80035c8:	2e037073 	.word	0x2e037073
 80035cc:	3ba3198a 	.word	0x3ba3198a
 80035d0:	6dc9c883 	.word	0x6dc9c883
 80035d4:	3fe45f30 	.word	0x3fe45f30
 80035d8:	2e000000 	.word	0x2e000000
 80035dc:	3ba3198a 	.word	0x3ba3198a
 80035e0:	252049c1 	.word	0x252049c1
 80035e4:	397b839a 	.word	0x397b839a
 80035e8:	3fe921fb 	.word	0x3fe921fb
 80035ec:	4002d97b 	.word	0x4002d97b
 80035f0:	3ff921fb 	.word	0x3ff921fb
 80035f4:	413921fb 	.word	0x413921fb
 80035f8:	3fe00000 	.word	0x3fe00000
 80035fc:	08003f34 	.word	0x08003f34
 8003600:	7fefffff 	.word	0x7fefffff
 8003604:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003608:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800360c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003610:	460f      	mov	r7, r1
 8003612:	f7fd f9bf 	bl	8000994 <__aeabi_d2iz>
 8003616:	f7fd f8cb 	bl	80007b0 <__aeabi_i2d>
 800361a:	4602      	mov	r2, r0
 800361c:	460b      	mov	r3, r1
 800361e:	4630      	mov	r0, r6
 8003620:	4639      	mov	r1, r7
 8003622:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003626:	f7fc ff75 	bl	8000514 <__aeabi_dsub>
 800362a:	2200      	movs	r2, #0
 800362c:	4b21      	ldr	r3, [pc, #132]	@ (80036b4 <__ieee754_rem_pio2+0x3e4>)
 800362e:	f7fc fd8f 	bl	8000150 <__aeabi_dmul>
 8003632:	460f      	mov	r7, r1
 8003634:	4606      	mov	r6, r0
 8003636:	f7fd f9ad 	bl	8000994 <__aeabi_d2iz>
 800363a:	f7fd f8b9 	bl	80007b0 <__aeabi_i2d>
 800363e:	4602      	mov	r2, r0
 8003640:	460b      	mov	r3, r1
 8003642:	4630      	mov	r0, r6
 8003644:	4639      	mov	r1, r7
 8003646:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800364a:	f7fc ff63 	bl	8000514 <__aeabi_dsub>
 800364e:	2200      	movs	r2, #0
 8003650:	4b18      	ldr	r3, [pc, #96]	@ (80036b4 <__ieee754_rem_pio2+0x3e4>)
 8003652:	f7fc fd7d 	bl	8000150 <__aeabi_dmul>
 8003656:	f04f 0803 	mov.w	r8, #3
 800365a:	2600      	movs	r6, #0
 800365c:	2700      	movs	r7, #0
 800365e:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003662:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8003666:	4632      	mov	r2, r6
 8003668:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800366c:	463b      	mov	r3, r7
 800366e:	46c2      	mov	sl, r8
 8003670:	f108 38ff 	add.w	r8, r8, #4294967295
 8003674:	f7fd f95c 	bl	8000930 <__aeabi_dcmpeq>
 8003678:	2800      	cmp	r0, #0
 800367a:	d1f4      	bne.n	8003666 <__ieee754_rem_pio2+0x396>
 800367c:	4b0e      	ldr	r3, [pc, #56]	@ (80036b8 <__ieee754_rem_pio2+0x3e8>)
 800367e:	462a      	mov	r2, r5
 8003680:	9301      	str	r3, [sp, #4]
 8003682:	2302      	movs	r3, #2
 8003684:	4621      	mov	r1, r4
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	a806      	add	r0, sp, #24
 800368a:	4653      	mov	r3, sl
 800368c:	f000 f81a 	bl	80036c4 <__kernel_rem_pio2>
 8003690:	9b04      	ldr	r3, [sp, #16]
 8003692:	4605      	mov	r5, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	f6bf ae56 	bge.w	8003346 <__ieee754_rem_pio2+0x76>
 800369a:	e9d4 2100 	ldrd	r2, r1, [r4]
 800369e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80036a2:	e9c4 2300 	strd	r2, r3, [r4]
 80036a6:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80036aa:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80036ae:	e9c4 2302 	strd	r2, r3, [r4, #8]
 80036b2:	e741      	b.n	8003538 <__ieee754_rem_pio2+0x268>
 80036b4:	41700000 	.word	0x41700000
 80036b8:	08003fb4 	.word	0x08003fb4

080036bc <fabs>:
 80036bc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80036c0:	4619      	mov	r1, r3
 80036c2:	4770      	bx	lr

080036c4 <__kernel_rem_pio2>:
 80036c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036c8:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80036cc:	9308      	str	r3, [sp, #32]
 80036ce:	9104      	str	r1, [sp, #16]
 80036d0:	4bba      	ldr	r3, [pc, #744]	@ (80039bc <__kernel_rem_pio2+0x2f8>)
 80036d2:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 80036d4:	f112 0f14 	cmn.w	r2, #20
 80036d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80036dc:	bfa8      	it	ge
 80036de:	1ed4      	subge	r4, r2, #3
 80036e0:	9302      	str	r3, [sp, #8]
 80036e2:	9b08      	ldr	r3, [sp, #32]
 80036e4:	bfb8      	it	lt
 80036e6:	2400      	movlt	r4, #0
 80036e8:	f103 33ff 	add.w	r3, r3, #4294967295
 80036ec:	9306      	str	r3, [sp, #24]
 80036ee:	bfa4      	itt	ge
 80036f0:	2318      	movge	r3, #24
 80036f2:	fb94 f4f3 	sdivge	r4, r4, r3
 80036f6:	f06f 0317 	mvn.w	r3, #23
 80036fa:	fb04 3303 	mla	r3, r4, r3, r3
 80036fe:	eb03 0a02 	add.w	sl, r3, r2
 8003702:	9a06      	ldr	r2, [sp, #24]
 8003704:	9b02      	ldr	r3, [sp, #8]
 8003706:	1aa7      	subs	r7, r4, r2
 8003708:	eb03 0802 	add.w	r8, r3, r2
 800370c:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 800370e:	2500      	movs	r5, #0
 8003710:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003714:	2200      	movs	r2, #0
 8003716:	2300      	movs	r3, #0
 8003718:	9009      	str	r0, [sp, #36]	@ 0x24
 800371a:	ae20      	add	r6, sp, #128	@ 0x80
 800371c:	4545      	cmp	r5, r8
 800371e:	dd13      	ble.n	8003748 <__kernel_rem_pio2+0x84>
 8003720:	2700      	movs	r7, #0
 8003722:	9a08      	ldr	r2, [sp, #32]
 8003724:	ab20      	add	r3, sp, #128	@ 0x80
 8003726:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 800372a:	f50d 7be0 	add.w	fp, sp, #448	@ 0x1c0
 800372e:	9b02      	ldr	r3, [sp, #8]
 8003730:	429f      	cmp	r7, r3
 8003732:	dc33      	bgt.n	800379c <__kernel_rem_pio2+0xd8>
 8003734:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003736:	2200      	movs	r2, #0
 8003738:	f1a3 0908 	sub.w	r9, r3, #8
 800373c:	2300      	movs	r3, #0
 800373e:	46a8      	mov	r8, r5
 8003740:	2600      	movs	r6, #0
 8003742:	e9cd 2300 	strd	r2, r3, [sp]
 8003746:	e01f      	b.n	8003788 <__kernel_rem_pio2+0xc4>
 8003748:	42ef      	cmn	r7, r5
 800374a:	d40b      	bmi.n	8003764 <__kernel_rem_pio2+0xa0>
 800374c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003750:	e9cd 2300 	strd	r2, r3, [sp]
 8003754:	f7fd f82c 	bl	80007b0 <__aeabi_i2d>
 8003758:	e9dd 2300 	ldrd	r2, r3, [sp]
 800375c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003760:	3501      	adds	r5, #1
 8003762:	e7db      	b.n	800371c <__kernel_rem_pio2+0x58>
 8003764:	4610      	mov	r0, r2
 8003766:	4619      	mov	r1, r3
 8003768:	e7f8      	b.n	800375c <__kernel_rem_pio2+0x98>
 800376a:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800376e:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 8003772:	f7fc fced 	bl	8000150 <__aeabi_dmul>
 8003776:	4602      	mov	r2, r0
 8003778:	460b      	mov	r3, r1
 800377a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800377e:	f7fc fecb 	bl	8000518 <__adddf3>
 8003782:	e9cd 0100 	strd	r0, r1, [sp]
 8003786:	3601      	adds	r6, #1
 8003788:	9b06      	ldr	r3, [sp, #24]
 800378a:	429e      	cmp	r6, r3
 800378c:	dded      	ble.n	800376a <__kernel_rem_pio2+0xa6>
 800378e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003792:	3701      	adds	r7, #1
 8003794:	e8eb 2302 	strd	r2, r3, [fp], #8
 8003798:	3508      	adds	r5, #8
 800379a:	e7c8      	b.n	800372e <__kernel_rem_pio2+0x6a>
 800379c:	9b02      	ldr	r3, [sp, #8]
 800379e:	aa0c      	add	r2, sp, #48	@ 0x30
 80037a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80037a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80037a6:	9ba3      	ldr	r3, [sp, #652]	@ 0x28c
 80037a8:	f8dd b008 	ldr.w	fp, [sp, #8]
 80037ac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80037b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80037b2:	ab98      	add	r3, sp, #608	@ 0x260
 80037b4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80037b8:	e953 4528 	ldrd	r4, r5, [r3, #-160]	@ 0xa0
 80037bc:	ab70      	add	r3, sp, #448	@ 0x1c0
 80037be:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80037c2:	ae0c      	add	r6, sp, #48	@ 0x30
 80037c4:	4699      	mov	r9, r3
 80037c6:	46b0      	mov	r8, r6
 80037c8:	465f      	mov	r7, fp
 80037ca:	9307      	str	r3, [sp, #28]
 80037cc:	2f00      	cmp	r7, #0
 80037ce:	dc71      	bgt.n	80038b4 <__kernel_rem_pio2+0x1f0>
 80037d0:	4652      	mov	r2, sl
 80037d2:	4620      	mov	r0, r4
 80037d4:	4629      	mov	r1, r5
 80037d6:	f000 fa97 	bl	8003d08 <scalbn>
 80037da:	2200      	movs	r2, #0
 80037dc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80037e0:	4604      	mov	r4, r0
 80037e2:	460d      	mov	r5, r1
 80037e4:	f7fc fcb4 	bl	8000150 <__aeabi_dmul>
 80037e8:	f000 fb02 	bl	8003df0 <floor>
 80037ec:	2200      	movs	r2, #0
 80037ee:	4b74      	ldr	r3, [pc, #464]	@ (80039c0 <__kernel_rem_pio2+0x2fc>)
 80037f0:	f7fc fcae 	bl	8000150 <__aeabi_dmul>
 80037f4:	4602      	mov	r2, r0
 80037f6:	460b      	mov	r3, r1
 80037f8:	4620      	mov	r0, r4
 80037fa:	4629      	mov	r1, r5
 80037fc:	f7fc fe8a 	bl	8000514 <__aeabi_dsub>
 8003800:	460d      	mov	r5, r1
 8003802:	4604      	mov	r4, r0
 8003804:	f7fd f8c6 	bl	8000994 <__aeabi_d2iz>
 8003808:	9005      	str	r0, [sp, #20]
 800380a:	f7fc ffd1 	bl	80007b0 <__aeabi_i2d>
 800380e:	4602      	mov	r2, r0
 8003810:	460b      	mov	r3, r1
 8003812:	4620      	mov	r0, r4
 8003814:	4629      	mov	r1, r5
 8003816:	f7fc fe7d 	bl	8000514 <__aeabi_dsub>
 800381a:	f1ba 0f00 	cmp.w	sl, #0
 800381e:	4680      	mov	r8, r0
 8003820:	4689      	mov	r9, r1
 8003822:	dd6d      	ble.n	8003900 <__kernel_rem_pio2+0x23c>
 8003824:	f10b 31ff 	add.w	r1, fp, #4294967295
 8003828:	ab0c      	add	r3, sp, #48	@ 0x30
 800382a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800382e:	9c05      	ldr	r4, [sp, #20]
 8003830:	f1ca 0018 	rsb	r0, sl, #24
 8003834:	fa43 f200 	asr.w	r2, r3, r0
 8003838:	4414      	add	r4, r2
 800383a:	4082      	lsls	r2, r0
 800383c:	1a9b      	subs	r3, r3, r2
 800383e:	aa0c      	add	r2, sp, #48	@ 0x30
 8003840:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003844:	f1ca 0217 	rsb	r2, sl, #23
 8003848:	9405      	str	r4, [sp, #20]
 800384a:	4113      	asrs	r3, r2
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	9b00      	ldr	r3, [sp, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	dd64      	ble.n	800391e <__kernel_rem_pio2+0x25a>
 8003854:	2200      	movs	r2, #0
 8003856:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800385a:	4614      	mov	r4, r2
 800385c:	9b05      	ldr	r3, [sp, #20]
 800385e:	3301      	adds	r3, #1
 8003860:	9305      	str	r3, [sp, #20]
 8003862:	4593      	cmp	fp, r2
 8003864:	f300 809d 	bgt.w	80039a2 <__kernel_rem_pio2+0x2de>
 8003868:	f1ba 0f00 	cmp.w	sl, #0
 800386c:	dd07      	ble.n	800387e <__kernel_rem_pio2+0x1ba>
 800386e:	f1ba 0f01 	cmp.w	sl, #1
 8003872:	f000 80b3 	beq.w	80039dc <__kernel_rem_pio2+0x318>
 8003876:	f1ba 0f02 	cmp.w	sl, #2
 800387a:	f000 80ba 	beq.w	80039f2 <__kernel_rem_pio2+0x32e>
 800387e:	9b00      	ldr	r3, [sp, #0]
 8003880:	2b02      	cmp	r3, #2
 8003882:	d14c      	bne.n	800391e <__kernel_rem_pio2+0x25a>
 8003884:	4642      	mov	r2, r8
 8003886:	464b      	mov	r3, r9
 8003888:	2000      	movs	r0, #0
 800388a:	494e      	ldr	r1, [pc, #312]	@ (80039c4 <__kernel_rem_pio2+0x300>)
 800388c:	f7fc fe42 	bl	8000514 <__aeabi_dsub>
 8003890:	4680      	mov	r8, r0
 8003892:	4689      	mov	r9, r1
 8003894:	2c00      	cmp	r4, #0
 8003896:	d042      	beq.n	800391e <__kernel_rem_pio2+0x25a>
 8003898:	4652      	mov	r2, sl
 800389a:	2000      	movs	r0, #0
 800389c:	4949      	ldr	r1, [pc, #292]	@ (80039c4 <__kernel_rem_pio2+0x300>)
 800389e:	f000 fa33 	bl	8003d08 <scalbn>
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	4640      	mov	r0, r8
 80038a8:	4649      	mov	r1, r9
 80038aa:	f7fc fe33 	bl	8000514 <__aeabi_dsub>
 80038ae:	4680      	mov	r8, r0
 80038b0:	4689      	mov	r9, r1
 80038b2:	e034      	b.n	800391e <__kernel_rem_pio2+0x25a>
 80038b4:	2200      	movs	r2, #0
 80038b6:	4b44      	ldr	r3, [pc, #272]	@ (80039c8 <__kernel_rem_pio2+0x304>)
 80038b8:	4620      	mov	r0, r4
 80038ba:	4629      	mov	r1, r5
 80038bc:	f7fc fc48 	bl	8000150 <__aeabi_dmul>
 80038c0:	f7fd f868 	bl	8000994 <__aeabi_d2iz>
 80038c4:	f7fc ff74 	bl	80007b0 <__aeabi_i2d>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	e9cd 2300 	strd	r2, r3, [sp]
 80038d0:	2200      	movs	r2, #0
 80038d2:	4b3e      	ldr	r3, [pc, #248]	@ (80039cc <__kernel_rem_pio2+0x308>)
 80038d4:	f7fc fc3c 	bl	8000150 <__aeabi_dmul>
 80038d8:	4602      	mov	r2, r0
 80038da:	460b      	mov	r3, r1
 80038dc:	4620      	mov	r0, r4
 80038de:	4629      	mov	r1, r5
 80038e0:	f7fc fe18 	bl	8000514 <__aeabi_dsub>
 80038e4:	f7fd f856 	bl	8000994 <__aeabi_d2iz>
 80038e8:	e979 2302 	ldrd	r2, r3, [r9, #-8]!
 80038ec:	f848 0b04 	str.w	r0, [r8], #4
 80038f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038f4:	f7fc fe10 	bl	8000518 <__adddf3>
 80038f8:	3f01      	subs	r7, #1
 80038fa:	4604      	mov	r4, r0
 80038fc:	460d      	mov	r5, r1
 80038fe:	e765      	b.n	80037cc <__kernel_rem_pio2+0x108>
 8003900:	d106      	bne.n	8003910 <__kernel_rem_pio2+0x24c>
 8003902:	f10b 33ff 	add.w	r3, fp, #4294967295
 8003906:	aa0c      	add	r2, sp, #48	@ 0x30
 8003908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800390c:	15db      	asrs	r3, r3, #23
 800390e:	e79d      	b.n	800384c <__kernel_rem_pio2+0x188>
 8003910:	2200      	movs	r2, #0
 8003912:	4b2f      	ldr	r3, [pc, #188]	@ (80039d0 <__kernel_rem_pio2+0x30c>)
 8003914:	f7fd f82a 	bl	800096c <__aeabi_dcmpge>
 8003918:	2800      	cmp	r0, #0
 800391a:	d13f      	bne.n	800399c <__kernel_rem_pio2+0x2d8>
 800391c:	9000      	str	r0, [sp, #0]
 800391e:	2200      	movs	r2, #0
 8003920:	2300      	movs	r3, #0
 8003922:	4640      	mov	r0, r8
 8003924:	4649      	mov	r1, r9
 8003926:	f7fd f803 	bl	8000930 <__aeabi_dcmpeq>
 800392a:	2800      	cmp	r0, #0
 800392c:	f000 80b0 	beq.w	8003a90 <__kernel_rem_pio2+0x3cc>
 8003930:	2200      	movs	r2, #0
 8003932:	f10b 33ff 	add.w	r3, fp, #4294967295
 8003936:	9902      	ldr	r1, [sp, #8]
 8003938:	428b      	cmp	r3, r1
 800393a:	da62      	bge.n	8003a02 <__kernel_rem_pio2+0x33e>
 800393c:	2a00      	cmp	r2, #0
 800393e:	d077      	beq.n	8003a30 <__kernel_rem_pio2+0x36c>
 8003940:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003944:	ab0c      	add	r3, sp, #48	@ 0x30
 8003946:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800394a:	f1aa 0a18 	sub.w	sl, sl, #24
 800394e:	2b00      	cmp	r3, #0
 8003950:	d0f6      	beq.n	8003940 <__kernel_rem_pio2+0x27c>
 8003952:	4652      	mov	r2, sl
 8003954:	2000      	movs	r0, #0
 8003956:	491b      	ldr	r1, [pc, #108]	@ (80039c4 <__kernel_rem_pio2+0x300>)
 8003958:	f000 f9d6 	bl	8003d08 <scalbn>
 800395c:	465d      	mov	r5, fp
 800395e:	4606      	mov	r6, r0
 8003960:	460f      	mov	r7, r1
 8003962:	f04f 0900 	mov.w	r9, #0
 8003966:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003968:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80039c8 <__kernel_rem_pio2+0x304>
 800396c:	ea4f 04cb 	mov.w	r4, fp, lsl #3
 8003970:	eb03 08cb 	add.w	r8, r3, fp, lsl #3
 8003974:	2d00      	cmp	r5, #0
 8003976:	f280 80c1 	bge.w	8003afc <__kernel_rem_pio2+0x438>
 800397a:	465d      	mov	r5, fp
 800397c:	2d00      	cmp	r5, #0
 800397e:	f2c0 80f1 	blt.w	8003b64 <__kernel_rem_pio2+0x4a0>
 8003982:	4b14      	ldr	r3, [pc, #80]	@ (80039d4 <__kernel_rem_pio2+0x310>)
 8003984:	f04f 0900 	mov.w	r9, #0
 8003988:	9306      	str	r3, [sp, #24]
 800398a:	ab70      	add	r3, sp, #448	@ 0x1c0
 800398c:	f04f 0a00 	mov.w	sl, #0
 8003990:	2700      	movs	r7, #0
 8003992:	eb03 08c5 	add.w	r8, r3, r5, lsl #3
 8003996:	ebab 0605 	sub.w	r6, fp, r5
 800399a:	e0d7      	b.n	8003b4c <__kernel_rem_pio2+0x488>
 800399c:	2302      	movs	r3, #2
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	e758      	b.n	8003854 <__kernel_rem_pio2+0x190>
 80039a2:	f856 3b04 	ldr.w	r3, [r6], #4
 80039a6:	b9bc      	cbnz	r4, 80039d8 <__kernel_rem_pio2+0x314>
 80039a8:	b123      	cbz	r3, 80039b4 <__kernel_rem_pio2+0x2f0>
 80039aa:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80039ae:	f846 3c04 	str.w	r3, [r6, #-4]
 80039b2:	2301      	movs	r3, #1
 80039b4:	461c      	mov	r4, r3
 80039b6:	3201      	adds	r2, #1
 80039b8:	e753      	b.n	8003862 <__kernel_rem_pio2+0x19e>
 80039ba:	bf00      	nop
 80039bc:	08004100 	.word	0x08004100
 80039c0:	40200000 	.word	0x40200000
 80039c4:	3ff00000 	.word	0x3ff00000
 80039c8:	3e700000 	.word	0x3e700000
 80039cc:	41700000 	.word	0x41700000
 80039d0:	3fe00000 	.word	0x3fe00000
 80039d4:	080040c0 	.word	0x080040c0
 80039d8:	1acb      	subs	r3, r1, r3
 80039da:	e7e8      	b.n	80039ae <__kernel_rem_pio2+0x2ea>
 80039dc:	f10b 32ff 	add.w	r2, fp, #4294967295
 80039e0:	ab0c      	add	r3, sp, #48	@ 0x30
 80039e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039e6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80039ea:	a90c      	add	r1, sp, #48	@ 0x30
 80039ec:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80039f0:	e745      	b.n	800387e <__kernel_rem_pio2+0x1ba>
 80039f2:	f10b 32ff 	add.w	r2, fp, #4294967295
 80039f6:	ab0c      	add	r3, sp, #48	@ 0x30
 80039f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80039fc:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003a00:	e7f3      	b.n	80039ea <__kernel_rem_pio2+0x326>
 8003a02:	a90c      	add	r1, sp, #48	@ 0x30
 8003a04:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	e793      	b.n	8003936 <__kernel_rem_pio2+0x272>
 8003a0e:	3401      	adds	r4, #1
 8003a10:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8003a14:	2a00      	cmp	r2, #0
 8003a16:	d0fa      	beq.n	8003a0e <__kernel_rem_pio2+0x34a>
 8003a18:	9b08      	ldr	r3, [sp, #32]
 8003a1a:	aa20      	add	r2, sp, #128	@ 0x80
 8003a1c:	445b      	add	r3, fp
 8003a1e:	f10b 0801 	add.w	r8, fp, #1
 8003a22:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8003a26:	445c      	add	r4, fp
 8003a28:	4544      	cmp	r4, r8
 8003a2a:	da04      	bge.n	8003a36 <__kernel_rem_pio2+0x372>
 8003a2c:	46a3      	mov	fp, r4
 8003a2e:	e6c0      	b.n	80037b2 <__kernel_rem_pio2+0xee>
 8003a30:	2401      	movs	r4, #1
 8003a32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003a34:	e7ec      	b.n	8003a10 <__kernel_rem_pio2+0x34c>
 8003a36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003a38:	46ab      	mov	fp, r5
 8003a3a:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003a3e:	f7fc feb7 	bl	80007b0 <__aeabi_i2d>
 8003a42:	f04f 0900 	mov.w	r9, #0
 8003a46:	2600      	movs	r6, #0
 8003a48:	2700      	movs	r7, #0
 8003a4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003a4c:	e9c5 0100 	strd	r0, r1, [r5]
 8003a50:	3b08      	subs	r3, #8
 8003a52:	9300      	str	r3, [sp, #0]
 8003a54:	9b06      	ldr	r3, [sp, #24]
 8003a56:	4599      	cmp	r9, r3
 8003a58:	dd07      	ble.n	8003a6a <__kernel_rem_pio2+0x3a6>
 8003a5a:	9b07      	ldr	r3, [sp, #28]
 8003a5c:	f108 0801 	add.w	r8, r8, #1
 8003a60:	e9e3 6702 	strd	r6, r7, [r3, #8]!
 8003a64:	3508      	adds	r5, #8
 8003a66:	9307      	str	r3, [sp, #28]
 8003a68:	e7de      	b.n	8003a28 <__kernel_rem_pio2+0x364>
 8003a6a:	9900      	ldr	r1, [sp, #0]
 8003a6c:	f109 0901 	add.w	r9, r9, #1
 8003a70:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8003a74:	9100      	str	r1, [sp, #0]
 8003a76:	e87b 0102 	ldrd	r0, r1, [fp], #-8
 8003a7a:	f7fc fb69 	bl	8000150 <__aeabi_dmul>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	460b      	mov	r3, r1
 8003a82:	4630      	mov	r0, r6
 8003a84:	4639      	mov	r1, r7
 8003a86:	f7fc fd47 	bl	8000518 <__adddf3>
 8003a8a:	4606      	mov	r6, r0
 8003a8c:	460f      	mov	r7, r1
 8003a8e:	e7e1      	b.n	8003a54 <__kernel_rem_pio2+0x390>
 8003a90:	f1ca 0200 	rsb	r2, sl, #0
 8003a94:	4640      	mov	r0, r8
 8003a96:	4649      	mov	r1, r9
 8003a98:	f000 f936 	bl	8003d08 <scalbn>
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	4b97      	ldr	r3, [pc, #604]	@ (8003cfc <__kernel_rem_pio2+0x638>)
 8003aa0:	4604      	mov	r4, r0
 8003aa2:	460d      	mov	r5, r1
 8003aa4:	f7fc ff62 	bl	800096c <__aeabi_dcmpge>
 8003aa8:	b300      	cbz	r0, 8003aec <__kernel_rem_pio2+0x428>
 8003aaa:	2200      	movs	r2, #0
 8003aac:	4b94      	ldr	r3, [pc, #592]	@ (8003d00 <__kernel_rem_pio2+0x63c>)
 8003aae:	4620      	mov	r0, r4
 8003ab0:	4629      	mov	r1, r5
 8003ab2:	f7fc fb4d 	bl	8000150 <__aeabi_dmul>
 8003ab6:	f7fc ff6d 	bl	8000994 <__aeabi_d2iz>
 8003aba:	4606      	mov	r6, r0
 8003abc:	f7fc fe78 	bl	80007b0 <__aeabi_i2d>
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	4b8e      	ldr	r3, [pc, #568]	@ (8003cfc <__kernel_rem_pio2+0x638>)
 8003ac4:	f7fc fb44 	bl	8000150 <__aeabi_dmul>
 8003ac8:	460b      	mov	r3, r1
 8003aca:	4602      	mov	r2, r0
 8003acc:	4629      	mov	r1, r5
 8003ace:	4620      	mov	r0, r4
 8003ad0:	f7fc fd20 	bl	8000514 <__aeabi_dsub>
 8003ad4:	f7fc ff5e 	bl	8000994 <__aeabi_d2iz>
 8003ad8:	ab0c      	add	r3, sp, #48	@ 0x30
 8003ada:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8003ade:	f10b 0b01 	add.w	fp, fp, #1
 8003ae2:	f10a 0a18 	add.w	sl, sl, #24
 8003ae6:	f843 602b 	str.w	r6, [r3, fp, lsl #2]
 8003aea:	e732      	b.n	8003952 <__kernel_rem_pio2+0x28e>
 8003aec:	4620      	mov	r0, r4
 8003aee:	4629      	mov	r1, r5
 8003af0:	f7fc ff50 	bl	8000994 <__aeabi_d2iz>
 8003af4:	ab0c      	add	r3, sp, #48	@ 0x30
 8003af6:	f843 002b 	str.w	r0, [r3, fp, lsl #2]
 8003afa:	e72a      	b.n	8003952 <__kernel_rem_pio2+0x28e>
 8003afc:	ab0c      	add	r3, sp, #48	@ 0x30
 8003afe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003b02:	f7fc fe55 	bl	80007b0 <__aeabi_i2d>
 8003b06:	4632      	mov	r2, r6
 8003b08:	463b      	mov	r3, r7
 8003b0a:	f7fc fb21 	bl	8000150 <__aeabi_dmul>
 8003b0e:	464a      	mov	r2, r9
 8003b10:	e868 0102 	strd	r0, r1, [r8], #-8
 8003b14:	4653      	mov	r3, sl
 8003b16:	4630      	mov	r0, r6
 8003b18:	4639      	mov	r1, r7
 8003b1a:	f7fc fb19 	bl	8000150 <__aeabi_dmul>
 8003b1e:	3d01      	subs	r5, #1
 8003b20:	4606      	mov	r6, r0
 8003b22:	460f      	mov	r7, r1
 8003b24:	e726      	b.n	8003974 <__kernel_rem_pio2+0x2b0>
 8003b26:	f8dd c018 	ldr.w	ip, [sp, #24]
 8003b2a:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8003b2e:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 8003b32:	f8cd c018 	str.w	ip, [sp, #24]
 8003b36:	f7fc fb0b 	bl	8000150 <__aeabi_dmul>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	4648      	mov	r0, r9
 8003b40:	4651      	mov	r1, sl
 8003b42:	f7fc fce9 	bl	8000518 <__adddf3>
 8003b46:	4681      	mov	r9, r0
 8003b48:	468a      	mov	sl, r1
 8003b4a:	3701      	adds	r7, #1
 8003b4c:	9b02      	ldr	r3, [sp, #8]
 8003b4e:	429f      	cmp	r7, r3
 8003b50:	dc01      	bgt.n	8003b56 <__kernel_rem_pio2+0x492>
 8003b52:	42b7      	cmp	r7, r6
 8003b54:	dde7      	ble.n	8003b26 <__kernel_rem_pio2+0x462>
 8003b56:	ab48      	add	r3, sp, #288	@ 0x120
 8003b58:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8003b5c:	e9c6 9a00 	strd	r9, sl, [r6]
 8003b60:	3d01      	subs	r5, #1
 8003b62:	e70b      	b.n	800397c <__kernel_rem_pio2+0x2b8>
 8003b64:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	dc09      	bgt.n	8003b7e <__kernel_rem_pio2+0x4ba>
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	dc2c      	bgt.n	8003bc8 <__kernel_rem_pio2+0x504>
 8003b6e:	d04e      	beq.n	8003c0e <__kernel_rem_pio2+0x54a>
 8003b70:	9b05      	ldr	r3, [sp, #20]
 8003b72:	f003 0007 	and.w	r0, r3, #7
 8003b76:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8003b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b7e:	9ba2      	ldr	r3, [sp, #648]	@ 0x288
 8003b80:	2b03      	cmp	r3, #3
 8003b82:	d1f5      	bne.n	8003b70 <__kernel_rem_pio2+0x4ac>
 8003b84:	ab48      	add	r3, sp, #288	@ 0x120
 8003b86:	441c      	add	r4, r3
 8003b88:	4625      	mov	r5, r4
 8003b8a:	46da      	mov	sl, fp
 8003b8c:	f1ba 0f00 	cmp.w	sl, #0
 8003b90:	dc63      	bgt.n	8003c5a <__kernel_rem_pio2+0x596>
 8003b92:	4625      	mov	r5, r4
 8003b94:	46da      	mov	sl, fp
 8003b96:	f1ba 0f01 	cmp.w	sl, #1
 8003b9a:	dc7b      	bgt.n	8003c94 <__kernel_rem_pio2+0x5d0>
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	2100      	movs	r1, #0
 8003ba0:	f1bb 0f01 	cmp.w	fp, #1
 8003ba4:	f300 8093 	bgt.w	8003cce <__kernel_rem_pio2+0x60a>
 8003ba8:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8003bac:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8003bb0:	9b00      	ldr	r3, [sp, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	f040 8092 	bne.w	8003cdc <__kernel_rem_pio2+0x618>
 8003bb8:	9b04      	ldr	r3, [sp, #16]
 8003bba:	e9c3 5600 	strd	r5, r6, [r3]
 8003bbe:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8003bc2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8003bc6:	e7d3      	b.n	8003b70 <__kernel_rem_pio2+0x4ac>
 8003bc8:	465d      	mov	r5, fp
 8003bca:	2000      	movs	r0, #0
 8003bcc:	2100      	movs	r1, #0
 8003bce:	ab48      	add	r3, sp, #288	@ 0x120
 8003bd0:	441c      	add	r4, r3
 8003bd2:	2d00      	cmp	r5, #0
 8003bd4:	da32      	bge.n	8003c3c <__kernel_rem_pio2+0x578>
 8003bd6:	9b00      	ldr	r3, [sp, #0]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d035      	beq.n	8003c48 <__kernel_rem_pio2+0x584>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003be2:	9c04      	ldr	r4, [sp, #16]
 8003be4:	2501      	movs	r5, #1
 8003be6:	e9c4 2300 	strd	r2, r3, [r4]
 8003bea:	4602      	mov	r2, r0
 8003bec:	460b      	mov	r3, r1
 8003bee:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8003bf2:	f7fc fc8f 	bl	8000514 <__aeabi_dsub>
 8003bf6:	ac48      	add	r4, sp, #288	@ 0x120
 8003bf8:	45ab      	cmp	fp, r5
 8003bfa:	da28      	bge.n	8003c4e <__kernel_rem_pio2+0x58a>
 8003bfc:	9b00      	ldr	r3, [sp, #0]
 8003bfe:	b113      	cbz	r3, 8003c06 <__kernel_rem_pio2+0x542>
 8003c00:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003c04:	4619      	mov	r1, r3
 8003c06:	9b04      	ldr	r3, [sp, #16]
 8003c08:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8003c0c:	e7b0      	b.n	8003b70 <__kernel_rem_pio2+0x4ac>
 8003c0e:	2000      	movs	r0, #0
 8003c10:	2100      	movs	r1, #0
 8003c12:	ab48      	add	r3, sp, #288	@ 0x120
 8003c14:	441c      	add	r4, r3
 8003c16:	f1bb 0f00 	cmp.w	fp, #0
 8003c1a:	da08      	bge.n	8003c2e <__kernel_rem_pio2+0x56a>
 8003c1c:	9b00      	ldr	r3, [sp, #0]
 8003c1e:	b113      	cbz	r3, 8003c26 <__kernel_rem_pio2+0x562>
 8003c20:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003c24:	4619      	mov	r1, r3
 8003c26:	9b04      	ldr	r3, [sp, #16]
 8003c28:	e9c3 0100 	strd	r0, r1, [r3]
 8003c2c:	e7a0      	b.n	8003b70 <__kernel_rem_pio2+0x4ac>
 8003c2e:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8003c32:	f7fc fc71 	bl	8000518 <__adddf3>
 8003c36:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003c3a:	e7ec      	b.n	8003c16 <__kernel_rem_pio2+0x552>
 8003c3c:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8003c40:	f7fc fc6a 	bl	8000518 <__adddf3>
 8003c44:	3d01      	subs	r5, #1
 8003c46:	e7c4      	b.n	8003bd2 <__kernel_rem_pio2+0x50e>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	e7c9      	b.n	8003be2 <__kernel_rem_pio2+0x51e>
 8003c4e:	e9f4 2302 	ldrd	r2, r3, [r4, #8]!
 8003c52:	f7fc fc61 	bl	8000518 <__adddf3>
 8003c56:	3501      	adds	r5, #1
 8003c58:	e7ce      	b.n	8003bf8 <__kernel_rem_pio2+0x534>
 8003c5a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003c5e:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8003c62:	4640      	mov	r0, r8
 8003c64:	4649      	mov	r1, r9
 8003c66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c6a:	f7fc fc55 	bl	8000518 <__adddf3>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
 8003c72:	4606      	mov	r6, r0
 8003c74:	460f      	mov	r7, r1
 8003c76:	4640      	mov	r0, r8
 8003c78:	4649      	mov	r1, r9
 8003c7a:	f7fc fc4b 	bl	8000514 <__aeabi_dsub>
 8003c7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003c82:	f7fc fc49 	bl	8000518 <__adddf3>
 8003c86:	e865 0102 	strd	r0, r1, [r5], #-8
 8003c8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003c8e:	e9c5 6700 	strd	r6, r7, [r5]
 8003c92:	e77b      	b.n	8003b8c <__kernel_rem_pio2+0x4c8>
 8003c94:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003c98:	e955 8902 	ldrd	r8, r9, [r5, #-8]
 8003c9c:	4640      	mov	r0, r8
 8003c9e:	4649      	mov	r1, r9
 8003ca0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ca4:	f7fc fc38 	bl	8000518 <__adddf3>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	460b      	mov	r3, r1
 8003cac:	4606      	mov	r6, r0
 8003cae:	460f      	mov	r7, r1
 8003cb0:	4640      	mov	r0, r8
 8003cb2:	4649      	mov	r1, r9
 8003cb4:	f7fc fc2e 	bl	8000514 <__aeabi_dsub>
 8003cb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003cbc:	f7fc fc2c 	bl	8000518 <__adddf3>
 8003cc0:	e865 0102 	strd	r0, r1, [r5], #-8
 8003cc4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003cc8:	e9c5 6700 	strd	r6, r7, [r5]
 8003ccc:	e763      	b.n	8003b96 <__kernel_rem_pio2+0x4d2>
 8003cce:	e874 2302 	ldrd	r2, r3, [r4], #-8
 8003cd2:	f7fc fc21 	bl	8000518 <__adddf3>
 8003cd6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003cda:	e761      	b.n	8003ba0 <__kernel_rem_pio2+0x4dc>
 8003cdc:	9b04      	ldr	r3, [sp, #16]
 8003cde:	9a04      	ldr	r2, [sp, #16]
 8003ce0:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 8003ce4:	601d      	str	r5, [r3, #0]
 8003ce6:	605c      	str	r4, [r3, #4]
 8003ce8:	609f      	str	r7, [r3, #8]
 8003cea:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 8003cee:	60d3      	str	r3, [r2, #12]
 8003cf0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003cf4:	6110      	str	r0, [r2, #16]
 8003cf6:	6153      	str	r3, [r2, #20]
 8003cf8:	e73a      	b.n	8003b70 <__kernel_rem_pio2+0x4ac>
 8003cfa:	bf00      	nop
 8003cfc:	41700000 	.word	0x41700000
 8003d00:	3e700000 	.word	0x3e700000
 8003d04:	00000000 	.word	0x00000000

08003d08 <scalbn>:
 8003d08:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8003d0c:	4616      	mov	r6, r2
 8003d0e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003d12:	4683      	mov	fp, r0
 8003d14:	468c      	mov	ip, r1
 8003d16:	460b      	mov	r3, r1
 8003d18:	b982      	cbnz	r2, 8003d3c <scalbn+0x34>
 8003d1a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003d1e:	4303      	orrs	r3, r0
 8003d20:	d035      	beq.n	8003d8e <scalbn+0x86>
 8003d22:	4b2d      	ldr	r3, [pc, #180]	@ (8003dd8 <scalbn+0xd0>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	f7fc fa13 	bl	8000150 <__aeabi_dmul>
 8003d2a:	4b2c      	ldr	r3, [pc, #176]	@ (8003ddc <scalbn+0xd4>)
 8003d2c:	4683      	mov	fp, r0
 8003d2e:	429e      	cmp	r6, r3
 8003d30:	468c      	mov	ip, r1
 8003d32:	da0d      	bge.n	8003d50 <scalbn+0x48>
 8003d34:	a324      	add	r3, pc, #144	@ (adr r3, 8003dc8 <scalbn+0xc0>)
 8003d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3a:	e019      	b.n	8003d70 <scalbn+0x68>
 8003d3c:	f240 77ff 	movw	r7, #2047	@ 0x7ff
 8003d40:	42ba      	cmp	r2, r7
 8003d42:	d109      	bne.n	8003d58 <scalbn+0x50>
 8003d44:	4602      	mov	r2, r0
 8003d46:	f7fc fbe7 	bl	8000518 <__adddf3>
 8003d4a:	4683      	mov	fp, r0
 8003d4c:	468c      	mov	ip, r1
 8003d4e:	e01e      	b.n	8003d8e <scalbn+0x86>
 8003d50:	460b      	mov	r3, r1
 8003d52:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003d56:	3a36      	subs	r2, #54	@ 0x36
 8003d58:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8003d5c:	428e      	cmp	r6, r1
 8003d5e:	dd0a      	ble.n	8003d76 <scalbn+0x6e>
 8003d60:	a31b      	add	r3, pc, #108	@ (adr r3, 8003dd0 <scalbn+0xc8>)
 8003d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d66:	4665      	mov	r5, ip
 8003d68:	f363 051e 	bfi	r5, r3, #0, #31
 8003d6c:	4629      	mov	r1, r5
 8003d6e:	481c      	ldr	r0, [pc, #112]	@ (8003de0 <scalbn+0xd8>)
 8003d70:	f7fc f9ee 	bl	8000150 <__aeabi_dmul>
 8003d74:	e7e9      	b.n	8003d4a <scalbn+0x42>
 8003d76:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8003d7a:	4432      	add	r2, r6
 8003d7c:	428a      	cmp	r2, r1
 8003d7e:	dcef      	bgt.n	8003d60 <scalbn+0x58>
 8003d80:	2a00      	cmp	r2, #0
 8003d82:	dd08      	ble.n	8003d96 <scalbn+0x8e>
 8003d84:	f36f 531e 	bfc	r3, #20, #11
 8003d88:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003d8c:	46ac      	mov	ip, r5
 8003d8e:	4658      	mov	r0, fp
 8003d90:	4661      	mov	r1, ip
 8003d92:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8003d96:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8003d9a:	da09      	bge.n	8003db0 <scalbn+0xa8>
 8003d9c:	f00c 4300 	and.w	r3, ip, #2147483648	@ 0x80000000
 8003da0:	f043 71d2 	orr.w	r1, r3, #27525120	@ 0x1a40000
 8003da4:	f441 31b7 	orr.w	r1, r1, #93696	@ 0x16e00
 8003da8:	480e      	ldr	r0, [pc, #56]	@ (8003de4 <scalbn+0xdc>)
 8003daa:	f041 011f 	orr.w	r1, r1, #31
 8003dae:	e7c1      	b.n	8003d34 <scalbn+0x2c>
 8003db0:	3236      	adds	r2, #54	@ 0x36
 8003db2:	f36f 531e 	bfc	r3, #20, #11
 8003db6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003dba:	4658      	mov	r0, fp
 8003dbc:	4629      	mov	r1, r5
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	4b09      	ldr	r3, [pc, #36]	@ (8003de8 <scalbn+0xe0>)
 8003dc2:	e7d5      	b.n	8003d70 <scalbn+0x68>
 8003dc4:	f3af 8000 	nop.w
 8003dc8:	c2f8f359 	.word	0xc2f8f359
 8003dcc:	01a56e1f 	.word	0x01a56e1f
 8003dd0:	8800759c 	.word	0x8800759c
 8003dd4:	7e37e43c 	.word	0x7e37e43c
 8003dd8:	43500000 	.word	0x43500000
 8003ddc:	ffff3cb0 	.word	0xffff3cb0
 8003de0:	8800759c 	.word	0x8800759c
 8003de4:	c2f8f359 	.word	0xc2f8f359
 8003de8:	3c900000 	.word	0x3c900000
 8003dec:	00000000 	.word	0x00000000

08003df0 <floor>:
 8003df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003df4:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8003df8:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 8003dfc:	2e13      	cmp	r6, #19
 8003dfe:	4602      	mov	r2, r0
 8003e00:	460b      	mov	r3, r1
 8003e02:	460c      	mov	r4, r1
 8003e04:	4605      	mov	r5, r0
 8003e06:	4680      	mov	r8, r0
 8003e08:	dc35      	bgt.n	8003e76 <floor+0x86>
 8003e0a:	2e00      	cmp	r6, #0
 8003e0c:	da17      	bge.n	8003e3e <floor+0x4e>
 8003e0e:	a334      	add	r3, pc, #208	@ (adr r3, 8003ee0 <floor+0xf0>)
 8003e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e14:	f7fc fb80 	bl	8000518 <__adddf3>
 8003e18:	2200      	movs	r2, #0
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	f7fc fdb0 	bl	8000980 <__aeabi_dcmpgt>
 8003e20:	b150      	cbz	r0, 8003e38 <floor+0x48>
 8003e22:	2c00      	cmp	r4, #0
 8003e24:	da57      	bge.n	8003ed6 <floor+0xe6>
 8003e26:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8003e2a:	432c      	orrs	r4, r5
 8003e2c:	2500      	movs	r5, #0
 8003e2e:	42ac      	cmp	r4, r5
 8003e30:	4c2d      	ldr	r4, [pc, #180]	@ (8003ee8 <floor+0xf8>)
 8003e32:	bf08      	it	eq
 8003e34:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8003e38:	4623      	mov	r3, r4
 8003e3a:	462a      	mov	r2, r5
 8003e3c:	e024      	b.n	8003e88 <floor+0x98>
 8003e3e:	4f2b      	ldr	r7, [pc, #172]	@ (8003eec <floor+0xfc>)
 8003e40:	4137      	asrs	r7, r6
 8003e42:	ea01 0c07 	and.w	ip, r1, r7
 8003e46:	ea5c 0c00 	orrs.w	ip, ip, r0
 8003e4a:	d01d      	beq.n	8003e88 <floor+0x98>
 8003e4c:	a324      	add	r3, pc, #144	@ (adr r3, 8003ee0 <floor+0xf0>)
 8003e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e52:	f7fc fb61 	bl	8000518 <__adddf3>
 8003e56:	2200      	movs	r2, #0
 8003e58:	2300      	movs	r3, #0
 8003e5a:	f7fc fd91 	bl	8000980 <__aeabi_dcmpgt>
 8003e5e:	2800      	cmp	r0, #0
 8003e60:	d0ea      	beq.n	8003e38 <floor+0x48>
 8003e62:	2c00      	cmp	r4, #0
 8003e64:	bfbe      	ittt	lt
 8003e66:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8003e6a:	4133      	asrlt	r3, r6
 8003e6c:	18e4      	addlt	r4, r4, r3
 8003e6e:	2500      	movs	r5, #0
 8003e70:	ea24 0407 	bic.w	r4, r4, r7
 8003e74:	e7e0      	b.n	8003e38 <floor+0x48>
 8003e76:	2e33      	cmp	r6, #51	@ 0x33
 8003e78:	dd0a      	ble.n	8003e90 <floor+0xa0>
 8003e7a:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 8003e7e:	d103      	bne.n	8003e88 <floor+0x98>
 8003e80:	f7fc fb4a 	bl	8000518 <__adddf3>
 8003e84:	4602      	mov	r2, r0
 8003e86:	460b      	mov	r3, r1
 8003e88:	4610      	mov	r0, r2
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e90:	f04f 3cff 	mov.w	ip, #4294967295
 8003e94:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8003e98:	fa2c f707 	lsr.w	r7, ip, r7
 8003e9c:	4207      	tst	r7, r0
 8003e9e:	d0f3      	beq.n	8003e88 <floor+0x98>
 8003ea0:	a30f      	add	r3, pc, #60	@ (adr r3, 8003ee0 <floor+0xf0>)
 8003ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea6:	f7fc fb37 	bl	8000518 <__adddf3>
 8003eaa:	2200      	movs	r2, #0
 8003eac:	2300      	movs	r3, #0
 8003eae:	f7fc fd67 	bl	8000980 <__aeabi_dcmpgt>
 8003eb2:	2800      	cmp	r0, #0
 8003eb4:	d0c0      	beq.n	8003e38 <floor+0x48>
 8003eb6:	2c00      	cmp	r4, #0
 8003eb8:	da0a      	bge.n	8003ed0 <floor+0xe0>
 8003eba:	2e14      	cmp	r6, #20
 8003ebc:	d101      	bne.n	8003ec2 <floor+0xd2>
 8003ebe:	3401      	adds	r4, #1
 8003ec0:	e006      	b.n	8003ed0 <floor+0xe0>
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8003ec8:	40b3      	lsls	r3, r6
 8003eca:	441d      	add	r5, r3
 8003ecc:	4545      	cmp	r5, r8
 8003ece:	d3f6      	bcc.n	8003ebe <floor+0xce>
 8003ed0:	ea25 0507 	bic.w	r5, r5, r7
 8003ed4:	e7b0      	b.n	8003e38 <floor+0x48>
 8003ed6:	2500      	movs	r5, #0
 8003ed8:	462c      	mov	r4, r5
 8003eda:	e7ad      	b.n	8003e38 <floor+0x48>
 8003edc:	f3af 8000 	nop.w
 8003ee0:	8800759c 	.word	0x8800759c
 8003ee4:	7e37e43c 	.word	0x7e37e43c
 8003ee8:	bff00000 	.word	0xbff00000
 8003eec:	000fffff 	.word	0x000fffff

08003ef0 <_init>:
 8003ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ef2:	bf00      	nop
 8003ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ef6:	bc08      	pop	{r3}
 8003ef8:	469e      	mov	lr, r3
 8003efa:	4770      	bx	lr

08003efc <_fini>:
 8003efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003efe:	bf00      	nop
 8003f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f02:	bc08      	pop	{r3}
 8003f04:	469e      	mov	lr, r3
 8003f06:	4770      	bx	lr
