Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.43-p014.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.13-s017_1 (64bit) 07/30/2013 13:03 (Linux 2.6)
@(#)CDS: NanoRoute v13.13-s005 NR130716-1135/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.13-s001_1 (64bit) 07/19/2013 04:50:05 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.13-e003 (64bit) 07/30/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.13-s004_1 (64bit) Jul 30 2013 05:44:27 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.13-s001
@(#)CDS: IQRC/TQRC 12.1.1-s225 (64bit) Wed Jun 12 20:28:41 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.13-s017_1" on Tue Nov 18 16:16:37 2014 (mem=140.2M) ---
--- Running on lab2-23 (x86_64 w/Linux 2.6.32-431.el6.x86_64) ---
This version was compiled on Tue Jul 30 13:03:02 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> set init_verilog controller_struct.v
<CMD> set init_lef_file Lib6710_08.lef
<CMD> set init_mmmc_file mmmc.tcl
<CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
<CMD> set init_gnd_net gnd!
<CMD> set init_pwr_net vdd!
<CMD> set init_design_settop 0
<CMD> create_library_set -name typical_lib \
   -timing {Lib6710_08.lib}
<CMD> create_constraint_mode -name typical_constraint \
   -sdc_files {controller_struct.sdc}
<CMD> create_rc_corner -name typical_rc\
   -preRoute_res {1.0} \
   -preRoute_cap {1.0} \
   -preRoute_clkres {0.0} \
   -preRoute_clkcap {0.0} \
   -postRoute_res {1.0} \
   -postRoute_cap {1.0} \
   -postRoute_xcap {1.0} \
   -postRoute_clkres {0.0} \
   -postRoute_clkcap {0.0}
<CMD> create_delay_corner -name typical_corner \
   -library_set {typical_lib} \
   -rc_corner {typical_rc}
<CMD> create_analysis_view -name typical_view \
   -constraint_mode {typical_constraint} \
   -delay_corner {typical_corner}
<CMD> set_analysis_view -setup {typical_view} -hold {typical_view}
<CMD> init_design

Loading LEF file Lib6710_08.lef...
Set DBUPerIGU to M2 pitch 2400.

viaInitial starts at Tue Nov 18 16:17:21 2014
viaInitial ends at Tue Nov 18 16:17:21 2014
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'controller_struct.v'
Module DFF2 not defined.  Created automatically.
**WARN: (ENCVL-346):	Module DFF2 is not defined in LEF files.  It will be treated as an empty module.

*** Memory Usage v#1 (Current mem = 632.219M, initial mem = 140.223M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=632.2M) ***
Top level cell is controller.
Reading typical_lib timing library '/home/nathan/5710/libfiles/11-17/Lib6710_08.lib' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLK' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'CLRB' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QB' of cell 'DFF2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INV1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INV1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INVX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'INVX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX4' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'CLK' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'CLRB' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'D' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'Q' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
**WARN: (ENCTS-414):	There is mismatch in pin direction for the pin 'QB' of cell 'DFF2' specified in LEF or Verilog, and the timing library. The timing library value will be used.
Read 16 cells in library 'Lib6710_08' 
Ignored 1 cells in library 'Lib6710_08' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.16min, fe_real=0.78min, fe_mem=637.6M) ***

{DETAILMESSAGE}Starting recursive module instantiation check.
No recursion found.
Term dir updated for 4 vinsts of 1 cells.
Building hierarchical netlist for Cell controller ...
*** Netlist is unique.
**WARN: (ENCREPO-102):	Instance state_reg_1_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
**WARN: (ENCREPO-102):	Instance state_reg_3_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
**WARN: (ENCREPO-102):	Instance state_reg_2_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
**WARN: (ENCREPO-102):	Instance state_reg_0_ of the cell DFF2 has no physical library or has wrong dimension values (<=0).
Type 'man ENCREPO-102' for more detail.
** info: there are 23 modules.
** info: there are 147 stdCell insts.
**WARN: (ENCREPO-103):	There are 4 instances (1 cells) with no dimension defined.

*** Memory Usage v#1 (Current mem = 648.457M, initial mem = 140.223M) ***
**WARN: (ENCFP-3961):	techSite 'dbl_core' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'IO' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
**WARN: (ENCFP-3961):	techSite 'corner' has no related Cells, So Cannnot calculated VDDonbotom attributes. Need correct LEF file
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
typical_view
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2777):	Via resistance between layer M1 and M2 is not defined in the cap table. LEF value 0.9 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2777):	Via resistance between layer M2 and M3 is not defined in the cap table. LEF value 0.8 Ohms will be used.
Type 'man ENCEXT-2777' for more detail.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.085 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.085 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.055 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: typical_view
    RC-Corner Name        : typical_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'controller_struct.sdc' ...
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File controller_struct.sdc, Line 37).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 8 of File controller_struct.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=287.7M, current mem=660.5M)
Total number of combinational cells: 15
Total number of sequential cells: 0
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX4 BUFX8
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV1 INVX4 INVX2 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
typical_view
WARN: No Power Domain Created at this stage, default max voltage is 0
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -center 1 -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

**WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 671.4M) ***
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> addRing -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

**WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 672.0M) ***
<CMD> addRing -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

**WARN: (ENCPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 672.0M) ***
<CMD> zoomSelected
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.936802973978 0.715501 30 30 30 30
Adjusting Core to Left to: 31.2000.
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.703125 0.730951 31.2 30.0 30.0 30.0
Generated pitch 2.4 in metal3 is different from 3 defined in technology file in unpreferred direction.
Generated pitch 3 in metal2 is different from 2.4 defined in technology file in unpreferred direction.
Generated pitch 2.4 in metal1 is different from 3 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> addRing -stacked_via_top_layer metal3 -around core -jog_distance 1.5 -threshold 1.5 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1 -layer {bottom metal1 top metal1 right metal2 left metal2} -width 9.9 -spacing 1.8 -offset 1.5

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 672.2M) ***
<CMD> zoomIn
<CMD> zoomOut
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 60 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -stacked_via_bottom_layer metal1

**ERROR: (ENCPP-190):	The net 'VDD' does not exist in design.
**ERROR: (ENCPP-1):	Error: Invalid net names specified. 
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 673.9M) ***
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 60 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 6 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 674.0M) ***
<CMD> undo
<CMD> getIoFlowFlag
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 75 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 674.2M) ***
<CMD> addStripe -block_ring_top_layer_limit metal3 -max_same_layer_jog_length 3.0 -padcore_ring_bottom_layer_limit metal1 -set_to_set_distance 99 -stacked_via_top_layer metal3 -padcore_ring_top_layer_limit metal3 -spacing 1.8 -xleft_offset 75 -merge_stripes_value 1.5 -layer metal2 -block_ring_bottom_layer_limit metal1 -width 4.8 -nets {vdd! gnd!} -stacked_via_bottom_layer metal1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
**WARN: (ENCPP-170):	The power planner failed to create a wire at (108.60, 18.60) (108.60, 176.40).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (207.60, 18.60) (207.60, 176.40).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (115.20, 6.90) (115.20, 188.10).
**WARN: (ENCPP-170):	The power planner failed to create a wire at (214.20, 6.90) (214.20, 188.10).
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 674.2M) ***
<CMD> saveDesign SOCPandR/controller_rerunmaybe
Writing Netlist "SOCPandR/controller_rerunmaybe.dat/controller.v.gz" ...
Saving configuration ...
Saving preference file SOCPandR/controller_rerunmaybe.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=675.4M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=675.4M) ***
Writing DEF file 'SOCPandR/controller_rerunmaybe.dat/controller.def.gz', current time is Tue Nov 18 16:20:34 2014 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file 'SOCPandR/controller_rerunmaybe.dat/controller.def.gz' is written, current time is Tue Nov 18 16:20:34 2014 ...
No integration constraint in the design.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The variable rdagUseDefaultDelayLimit was set to 101. This is less than the default 1000 and may result in inaccurate results for high fanout nets. To change the variable, run command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.23769 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 687.3M, InitMEM = 687.3M)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
AAE_THRD: End delay calculation. (MEM=710.984 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 711.0M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 21 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#1 (mem=711.0M)" ...
Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCTRN-1101):	Could not determine power-rail locations in cells, using GNDOnBtm.
**WARN: (ENCTRN-1102):	Could not determine power-rail locations of some cells.
	Forcing all single height cell pwr-rail setting to GND-on-bottom.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_1_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_3_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_2_' of cell type 'DFF2' is not defined.
**ERROR: (ENCSP-281):	Physical library for inst 'state_reg_0_' of cell type 'DFF2' is not defined.
#std cell=126 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=136 #term=366 #term/net=2.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=27
stdCell: 0 single + 122 double + 4 multi
Total standard cell length = 0.8751 (mm), area = 0.0242 (mm^2)
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Average module density = 0.738.
Density for the design = 0.738.
       = stdcell_area 373 sites (24153 um^2) / alloc_area 505 sites (32724 um^2).
Pin Density = 0.982.
            = total # of pins 366 / total Instance area 373.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 711.0M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 711.0M
Iteration  3: Total net bbox = 5.219e+00 (4.21e+00 1.01e+00)
              Est.  stn bbox = 5.219e+00 (4.21e+00 1.01e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 711.0M
Iteration  4: Total net bbox = 2.310e+03 (2.31e+03 2.09e-01)
              Est.  stn bbox = 2.310e+03 (2.31e+03 2.09e-01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 711.0M
Iteration  5: Total net bbox = 4.325e+03 (2.70e+03 1.63e+03)
              Est.  stn bbox = 4.325e+03 (2.70e+03 1.63e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 711.0M
Iteration  6: Total net bbox = 6.165e+03 (3.23e+03 2.93e+03)
              Est.  stn bbox = 6.389e+03 (3.39e+03 3.00e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 711.0M
*** cost = 6.165e+03 (3.23e+03 2.93e+03) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=711.0MB) @(0:00:49.1 - 0:00:49.1).
move report: preRPlace moves 122 insts, mean move: 40.94 um, max move: 248.53 um
	max move on inst (U170): (254.33, 121.40) --> (97.80, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U144' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U190' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U240' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U186' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U238' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U164' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U209' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U214' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U189' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U143' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U132' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U211' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U252' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U135' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.212e+04 = 7.744e+03 H + 4.377e+03 V
wire length = 8.215e+03 = 4.540e+03 H + 3.675e+03 V
Placement tweakage ends.
move report: tweak moves 122 insts, mean move: 60.29 um, max move: 273.00 um
	max move on inst (U253): (97.80, 137.40) --> (290.40, 57.00)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 74 insts, mean move: 18.32 um, max move: 78.00 um
	max move on inst (U121): (182.40, 57.00) --> (206.40, 111.00)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=711.0MB) @(0:00:49.1 - 0:00:49.1).
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U132' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (EMS-63):	Message <ENCSP-2020> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=711.0MB) @(0:00:49.1 - 0:00:49.1).
**ERROR: (ENCSP-2021):	Could not legalize <152> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 79 insts, mean move: 20.94 um, max move: 140.40 um
	max move on inst (U208): (31.20, 111.00) --> (117.60, 57.00)
move report: overall moves 122 insts, mean move: 49.20 um, max move: 172.31 um
	max move on inst (U155): (129.28, 126.99) --> (285.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       172.31 um
  inst (U155) with max move: (129.276, 126.99) -> (285.6, 111)
  mean    (X+Y) =        49.20 um
Total instances flipped for WireLenOpt: 20
Total instances moved : 122
*** cpu=0:00:00.1   mem=711.0M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=711.0MB) @(0:00:49.1 - 0:00:49.1).
Total net length = 9.837e+03 (6.192e+03 3.645e+03) (ext = 2.810e+03)
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=711.0M) ***
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
default core: bins with density >  0.75 =  100 % ( 1 / 1 )
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
*** Starting trialRoute (mem=712.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide


Phase 1a-1d Overflow: 37.41% H + 3.25% V (0:00:00.0 715.8M)

Phase 1e-1f Overflow: 0.00% H + 0.00% V (0:00:00.0 716.4M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 716.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	9	 5.36%	41	26.62%
  1:	21	12.50%	15	 9.74%
  2:	9	 5.36%	16	10.39%
  3:	15	 8.93%	18	11.69%
  4:	13	 7.74%	20	12.99%
  5:	101	60.12%	44	28.57%


Total length: 1.176e+04um, number of vias: 608
M1(H) length: 8.328e+01um, number of vias: 336
M2(V) length: 5.768e+03um, number of vias: 272
M3(H) length: 5.910e+03um

Peak Memory Usage was 712.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=712.0M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 0, mem = 712.1M **
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 711.7M, totSessionCpu=0:00:56 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=712.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=713.3M) ***

Extraction called for design 'controller' of instances=126 and nets=138 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 713.316M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=719.98 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -13.036 |
|           TNS (ns):| -74.818 |
|    Violating Paths:|   13    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.511   |      2 (2)       |
|   max_tran     |      4 (8)       |   -3.929   |      8 (16)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.807%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 720.2M, totSessionCpu=0:00:56 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*** Starting optimizing excluded clock nets MEM= 720.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 720.4M) ***
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
*info: There are 2 candidate Buffer cells
*info: There are 3 candidate Inverter cells
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 718.7M, totSessionCpu=0:00:56 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=716.7M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (EMS-63):	Message <ENCSP-305> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     7   |    15   |     2   |      2  |     0   |     0   |     0   |     0   | -13.04 |  73.81  |            |           |
|     1   |     3   |     0   |      0  |     0   |     0   |     0   |     0   | -3.68 |  74.47  |   0:00:00.0|     777.2M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=777.2M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 736.0M, totSessionCpu=0:00:56 **
Begin: GigaOpt High fanout net optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
Iter 1: high fanout nets: 0 density 74.465347
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -3.677  TNS Slack -20.792 
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.677| -20.792|    74.47%|   0:00:00.0|  776.3M|typical_view| default | state_reg_3_/D
|  -3.677| -20.792|    74.47%|   0:00:00.0|  777.0M|typical_view| default | state_reg_3_/D
|  -3.659| -20.644|    74.47%|   0:00:00.0|  777.5M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=777.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=777.2M) ***
** GigaOpt Global Opt End WNS Slack -3.659  TNS Slack -20.644 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 734.0M, totSessionCpu=0:00:56 **
*** Timing NOT met, worst failing slack is -3.659
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.659  TNS Slack -20.644 Density 74.47
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 2
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.557  TNS Slack -19.676 Density 74.05

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       2  |       0    |
| Num insts Downsized               |       2  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 735.8M, totSessionCpu=0:00:56 **
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Total net length = 9.312e+03 (6.034e+03 3.278e+03) (ext = 2.277e+03)
....10....20....30....40....50
INFO: #iter = 50, old_wl=6.826e+07, new_wl=5.31148e+07, |g|=651.644, maxD=235136.00, avgD=1765.71
Total net length = 1.061e+04 (6.513e+03 4.096e+03) (ext = 2.777e+03)
[CPU] RefinePlace/CPR (cpu=0:00:00.0, real=0:00:00.0, mem=735.8MB) @(0:00:56.1 - 0:00:56.1).
move report: CPR moves 72 insts, mean move: 43.93 um, max move: 265.20 um
	max move on inst (U261): (88.80, 111.00) --> (300.00, 57.00)
default core: bins with density >  0.75 =  100 % ( 1 / 1 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.204425, incremental np is triggered.
Iteration  6: Total net bbox = 7.313e+03 (4.06e+03 3.25e+03)
              Est.  stn bbox = 7.313e+03 (4.06e+03 3.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 735.8M
Iteration  7: Total net bbox = 7.212e+03 (4.05e+03 3.16e+03)
              Est.  stn bbox = 7.212e+03 (4.05e+03 3.16e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 735.8M
default core: bins with density >  0.75 =  100 % ( 1 / 1 )
RPlace postIncrNP: Density = 1.204425 -> 1.293805.
RPlace postIncrNP Info: Density distribution changes:
[1.10+      ] :	 1 (1.00%) -> 1 (1.00%)
[1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
**Info: (ENCSP-307): Design contains fractional 21 cells.
[CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=735.8MB) @(0:00:56.1 - 0:00:56.2).
move report: incrNP moves 121 insts, mean move: 59.91 um, max move: 187.80 um
	max move on inst (U241): (261.60, 57.00) --> (100.80, 30.00)
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=735.8MB) @(0:00:56.2 - 0:00:56.2).
move report: preRPlace moves 123 insts, mean move: 31.39 um, max move: 228.00 um
	max move on inst (U126): (288.00, 111.00) --> (86.40, 137.40)
wireLenOptFixPriorityInst 34 inst fixed
Placement tweakage begins.
wire length = 1.170e+04 = 7.125e+03 H + 4.574e+03 V
wire length = 1.045e+04 = 5.878e+03 H + 4.574e+03 V
Placement tweakage ends.
move report: tweak moves 56 insts, mean move: 20.80 um, max move: 139.80 um
	max move on inst (U124): (97.80, 29.40) --> (237.60, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U255' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U156' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U241' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U175' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U130' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U195' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U126' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U194' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U206' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U242' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U146' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U193' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U238' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U259' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U202' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U147' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U171' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U240' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U154' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=735.8MB) @(0:00:56.2 - 0:00:56.2).
**ERROR: (ENCSP-2021):	Could not legalize <76> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 27.65 um, max move: 142.95 um
	max move on inst (U122): (196.20, 29.40) --> (80.85, 57.00)
move report: overall moves 123 insts, mean move: 37.98 um, max move: 228.60 um
	max move on inst (U130): (288.00, 138.00) --> (86.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       216.60 um
  inst (U241) with max move: (261.6, 57) -> (72, 30)
  mean    (X+Y) =        65.96 um
Total instances flipped for WireLenOpt: 22
Total instances moved : 120
*** cpu=0:00:00.1   mem=735.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=735.8MB) @(0:00:56.1 - 0:00:56.2).
Total net length = 1.073e+04 (6.643e+03 4.086e+03) (ext = 2.911e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=735.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 13.21% H + 17.25% V (0:00:00.0 740.6M)

Phase 1e-1f Overflow: 0.00% H + 8.77% V (0:00:00.0 741.2M)

Phase 1l Overflow: 0.00% H + 8.77% V (0:00:00.0 741.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	1	 0.65%
 -1:	0	 0.00%	12	 7.84%
--------------------------------------
  0:	18	10.71%	37	24.18%
  1:	15	 8.93%	13	 8.50%
  2:	13	 7.74%	11	 7.19%
  3:	18	10.71%	26	16.99%
  4:	12	 7.14%	14	 9.15%
  5:	92	54.76%	39	25.49%


Total length: 1.229e+04um, number of vias: 644
M1(H) length: 4.915e+01um, number of vias: 339
M2(V) length: 5.471e+03um, number of vias: 305
M3(H) length: 6.774e+03um

Peak Memory Usage was 736.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=736.8M) ***

Extraction called for design 'controller' of instances=127 and nets=139 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 736.809M)
Trial Route Overflow 0.0(H) 8.76745984469(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 5.
Iteration  3: Total net bbox = 5.451e+03 (3.24e+03 2.21e+03)
              Est.  stn bbox = 5.451e+03 (3.24e+03 2.21e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 736.6M
Iteration  4: Total net bbox = 5.908e+03 (3.55e+03 2.36e+03)
              Est.  stn bbox = 5.908e+03 (3.55e+03 2.36e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 736.6M
Iteration  5: Total net bbox = 6.536e+03 (3.66e+03 2.88e+03)
              Est.  stn bbox = 6.536e+03 (3.66e+03 2.88e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 736.6M
Iteration  6: Total net bbox = 6.866e+03 (3.78e+03 3.09e+03)
              Est.  stn bbox = 6.866e+03 (3.78e+03 3.09e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 736.6M
Iteration  7: Total net bbox = 7.041e+03 (3.82e+03 3.23e+03)
              Est.  stn bbox = 7.041e+03 (3.82e+03 3.23e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 736.6M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=736.6MB) @(0:00:56.3 - 0:00:56.4).
move report: preRPlace moves 123 insts, mean move: 29.59 um, max move: 271.80 um
	max move on inst (U126): (288.00, 111.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.129e+04 = 5.931e+03 H + 5.361e+03 V
wire length = 1.012e+04 = 4.755e+03 H + 5.361e+03 V
Placement tweakage ends.
move report: tweak moves 71 insts, mean move: 15.48 um, max move: 123.00 um
	max move on inst (U124): (97.80, 29.40) --> (220.80, 29.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U147' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=736.6MB) @(0:00:56.4 - 0:00:56.4).
**ERROR: (ENCSP-2021):	Could not legalize <78> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 47.79 um, max move: 194.40 um
	max move on inst (U240): (163.20, 29.40) --> (276.00, 111.00)
move report: overall moves 119 insts, mean move: 45.29 um, max move: 196.20 um
	max move on inst (U240): (160.80, 30.00) --> (276.00, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       196.20 um
  inst (U240) with max move: (160.8, 30) -> (276, 111)
  mean    (X+Y) =        45.29 um
Total instances flipped for WireLenOpt: 9
Total instances moved : 119
*** cpu=0:00:00.1   mem=736.6M  mem(used)=0.1M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=736.6MB) @(0:00:56.3 - 0:00:56.4).
Total net length = 1.233e+04 (7.449e+03 4.885e+03) (ext = 2.795e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=736.6M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 27.24% H + 14.16% V (0:00:00.0 740.4M)

Phase 1e-1f Overflow: 0.60% H + 12.23% V (0:00:00.0 741.1M)

Phase 1l Overflow: 0.60% H + 12.23% V (0:00:00.0 741.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 1.30%
 -1:	1	 0.60%	16	10.39%
--------------------------------------
  0:	16	 9.52%	48	31.17%
  1:	20	11.90%	12	 7.79%
  2:	25	14.88%	3	 1.95%
  3:	12	 7.14%	17	11.04%
  4:	6	 3.57%	27	17.53%
  5:	88	52.38%	29	18.83%


Total length: 1.486e+04um, number of vias: 650
M1(H) length: 6.334e+01um, number of vias: 339
M2(V) length: 7.287e+03um, number of vias: 311
M3(H) length: 7.512e+03um

Peak Memory Usage was 736.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=736.6M) ***

Extraction called for design 'controller' of instances=127 and nets=139 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 736.648M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=721.914 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=736.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.904  |
|           TNS (ns):| -26.472 |
|    Violating Paths:|   12    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.048%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 722.2M, totSessionCpu=0:00:56 **
*** Timing NOT met, worst failing slack is -3.904
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.904 TNS Slack -26.472 Density 74.05
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.904| -26.472|    74.05%|   0:00:00.0|  779.9M|typical_view| default | state_reg_2_/D
|  -3.809| -25.475|    74.05%|   0:00:00.0|  782.8M|typical_view| default | state_reg_3_/D
|  -3.549| -23.011|    74.05%|   0:00:00.0|  784.7M|typical_view| default | state_reg_3_/D
|  -3.367| -22.829|    74.05%|   0:00:00.0|  784.7M|typical_view| default | state_reg_3_/D
|  -3.367| -22.656|    74.05%|   0:00:00.0|  784.7M|typical_view| default | state_reg_3_/D
|  -3.253| -22.317|    74.05%|   0:00:00.0|  784.7M|typical_view| default | state_reg_3_/D
|  -3.191| -22.511|    74.05%|   0:00:00.0|  784.7M|typical_view| default | state_reg_3_/D
|  -3.191| -22.386|    74.05%|   0:00:00.0|  784.7M|typical_view| default | state_reg_3_/D
|  -3.155| -22.219|    74.05%|   0:00:00.0|  784.7M|typical_view| default | state_reg_3_/D
|  -3.155| -21.927|    74.05%|   0:00:00.0|  786.9M|typical_view| default | state_reg_3_/D
|  -3.155| -21.927|    74.05%|   0:00:01.0|  786.9M|typical_view| default | state_reg_3_/D
|  -3.155| -21.927|    74.05%|   0:00:00.0|  786.7M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.5 real=0:00:01.0 mem=786.7M) ***
** GigaOpt Optimizer WNS Slack -3.155 TNS Slack -21.927 Density 74.05
*** Starting refinePlace (0:00:57.9 mem=786.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=786.9MB) @(0:00:57.9 - 0:00:58.0).
move report: preRPlace moves 123 insts, mean move: 52.43 um, max move: 222.00 um
	max move on inst (U121): (285.60, 57.00) --> (91.20, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=786.9MB) @(0:00:58.0 - 0:00:58.0).
**ERROR: (ENCSP-2021):	Could not legalize <77> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 46.31 um, max move: 168.00 um
	max move on inst (U144): (180.00, 29.40) --> (266.40, 111.00)
move report: overall moves 103 insts, mean move: 42.17 um, max move: 159.60 um
	max move on inst (FE_OFC0_n198): (175.20, 111.00) --> (69.60, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       159.60 um
  inst (FE_OFC0_n198) with max move: (175.2, 111) -> (69.6, 57)
  mean    (X+Y) =        42.17 um
Total instances moved : 103
*** cpu=0:00:00.1   mem=786.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=786.9MB) @(0:00:57.9 - 0:00:58.0).
*** maximum move = 159.6um ***
*** Finished refinePlace (0:00:58.0 mem=786.9M) ***
*** Finished re-routing un-routed nets (786.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=786.9M) ***
** GigaOpt Optimizer WNS Slack -3.504 TNS Slack -23.221 Density 74.05
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.504| -23.221|    74.05%|   0:00:00.0|  786.7M|typical_view| default | state_reg_3_/D
|  -3.504| -23.221|    74.05%|   0:00:00.0|  786.9M|typical_view| default | state_reg_3_/D
|  -3.504| -23.221|    74.05%|   0:00:01.0|  786.7M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=786.7M) ***
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.504| -23.221|    74.05%|   0:00:00.0|  786.7M|typical_view| default | state_reg_3_/D
|  -3.504| -23.221|    74.05%|   0:00:00.0|  786.9M|typical_view| default | state_reg_3_/D
|  -3.504| -23.221|    74.05%|   0:00:00.0|  786.7M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.7 real=0:00:00.0 mem=786.7M) ***
** GigaOpt Optimizer WNS Slack -3.504 TNS Slack -23.221 Density 74.05
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.504| -23.221|    74.05%|   0:00:00.0|  786.7M|typical_view| default | state_reg_3_/D
|  -3.504| -23.221|    74.05%|   0:00:00.0|  786.9M|typical_view| default | state_reg_3_/D
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=786.7M) ***
*** Starting refinePlace (0:00:59.0 mem=786.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=786.9MB) @(0:00:59.0 - 0:00:59.1).
move report: preRPlace moves 123 insts, mean move: 48.12 um, max move: 214.20 um
	max move on inst (U135): (285.60, 57.00) --> (97.80, 83.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=786.9MB) @(0:00:59.1 - 0:00:59.1).
**ERROR: (ENCSP-2021):	Could not legalize <78> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 46.60 um, max move: 171.00 um
	max move on inst (U144): (196.20, 29.40) --> (285.60, 111.00)
move report: overall moves 97 insts, mean move: 35.50 um, max move: 178.80 um
	max move on inst (U141): (266.40, 57.00) --> (141.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       178.80 um
  inst (U141) with max move: (266.4, 57) -> (141.6, 111)
  mean    (X+Y) =        35.50 um
Total instances moved : 97
*** cpu=0:00:00.1   mem=786.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=786.9MB) @(0:00:59.0 - 0:00:59.1).
*** maximum move = 178.8um ***
*** Finished refinePlace (0:00:59.1 mem=786.9M) ***
*** Finished re-routing un-routed nets (786.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=786.9M) ***
** GigaOpt Optimizer WNS Slack -3.859 TNS Slack -25.137 Density 74.05
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.859| -25.137|    74.05%|   0:00:00.0|  786.7M|typical_view| default | state_reg_3_/D
|  -3.859| -25.138|    74.05%|   0:00:00.0|  786.9M|typical_view| default | state_reg_3_/D
|  -3.859| -25.137|    74.05%|   0:00:01.0|  786.7M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=786.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=786.7M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=738.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.859  |
|           TNS (ns):| -25.138 |
|    Violating Paths:|   13    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.048%
Routing Overflow: 0.60% H and 12.23% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 738.6M, totSessionCpu=0:00:59 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=736.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.859  |
|           TNS (ns):| -25.138 |
|    Violating Paths:|   13    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.048%
Routing Overflow: 0.60% H and 12.23% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 736.6M, totSessionCpu=0:00:59 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Timing NOT met, worst failing slack is -3.859
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.859  TNS Slack -25.137 Density 74.05
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.859  TNS Slack -25.137 Density 74.05

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=738.7MB) @(0:00:59.5 - 0:00:59.6).
move report: preRPlace moves 123 insts, mean move: 47.19 um, max move: 171.00 um
	max move on inst (U144): (285.60, 111.00) --> (196.20, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.194e+04 = 1.448e+04 H + 7.459e+03 V
wire length = 2.130e+04 = 1.384e+04 H + 7.459e+03 V
Placement tweakage ends.
move report: tweak moves 48 insts, mean move: 11.43 um, max move: 60.00 um
	max move on inst (U125): (218.40, 29.40) --> (278.40, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=738.7MB) @(0:00:59.6 - 0:00:59.6).
**ERROR: (ENCSP-2021):	Could not legalize <77> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 46.89 um, max move: 171.00 um
	max move on inst (U143): (196.20, 29.40) --> (285.60, 111.00)
move report: overall moves 105 insts, mean move: 32.30 um, max move: 170.40 um
	max move on inst (U144): (285.60, 111.00) --> (196.20, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       170.40 um
  inst (U144) with max move: (285.6, 111) -> (196.2, 30)
  mean    (X+Y) =        32.30 um
Total instances flipped for WireLenOpt: 15
Total instances moved : 105
*** cpu=0:00:00.1   mem=738.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=738.7MB) @(0:00:59.5 - 0:00:59.6).
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=738.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 109.30% H + 28.40% V (0:00:00.0 742.4M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 109.30% H + 28.40% V (0:00:00.0 742.4M)

Phase 1l Overflow: 109.30% H + 28.40% V (0:00:00.0 742.4M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	49	29.17%	0	 0.00%
 -4:	5	 2.98%	0	 0.00%
 -3:	3	 1.79%	3	 1.97%
 -2:	4	 2.38%	12	 7.89%
 -1:	5	 2.98%	21	13.82%
--------------------------------------
  0:	4	 2.38%	21	13.82%
  1:	4	 2.38%	11	 7.24%
  2:	2	 1.19%	7	 4.61%
  3:	5	 2.98%	17	11.18%
  4:	3	 1.79%	10	 6.58%
  5:	84	50.00%	50	32.89%


Total length: 2.194e+04um, number of vias: 696
M1(H) length: 5.074e+01um, number of vias: 338
M2(V) length: 7.287e+03um, number of vias: 358
M3(H) length: 1.460e+04um

Peak Memory Usage was 738.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=738.7M) ***

Extraction called for design 'controller' of instances=127 and nets=139 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 738.664M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 734.7M, InitMEM = 734.7M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=723.418 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 723.4M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=723.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -4.461  |
|           TNS (ns):| -33.437 |
|    Violating Paths:|   15    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.003   |      1 (1)       |
|   max_tran     |      2 (4)       |   -0.034   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.048%
Routing Overflow: 109.30% H and 28.40% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 723.7M, totSessionCpu=0:01:00 **
Trial Route Overflow 109.296968069(H) 28.3991547179(V)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Starting congestion repair ...
CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Start repairing congestion with level 3.
Iteration  5: Total net bbox = 6.615e+03 (3.72e+03 2.89e+03)
              Est.  stn bbox = 6.615e+03 (3.72e+03 2.89e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 723.7M
Iteration  6: Total net bbox = 6.882e+03 (3.81e+03 3.07e+03)
              Est.  stn bbox = 6.882e+03 (3.81e+03 3.07e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 723.7M
Iteration  7: Total net bbox = 7.089e+03 (3.88e+03 3.21e+03)
              Est.  stn bbox = 7.089e+03 (3.88e+03 3.21e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 723.7M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=723.7MB) @(0:00:59.7 - 0:00:59.7).
move report: preRPlace moves 123 insts, mean move: 26.18 um, max move: 190.80 um
	max move on inst (U124): (288.00, 30.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 1.046e+04 = 5.759e+03 H + 4.706e+03 V
wire length = 9.288e+03 = 4.582e+03 H + 4.706e+03 V
Placement tweakage ends.
move report: tweak moves 76 insts, mean move: 14.86 um, max move: 120.60 um
	max move on inst (U124): (97.80, 29.40) --> (218.40, 29.40)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=723.7MB) @(0:00:59.7 - 0:00:59.7).
**ERROR: (ENCSP-2021):	Could not legalize <78> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 47.65 um, max move: 159.60 um
	max move on inst (U176): (33.60, 83.40) --> (165.60, 111.00)
move report: overall moves 121 insts, mean move: 47.78 um, max move: 197.40 um
	max move on inst (U130): (271.20, 138.00) --> (181.80, 30.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       197.40 um
  inst (U130) with max move: (271.2, 138) -> (181.8, 30)
  mean    (X+Y) =        47.78 um
Total instances flipped for WireLenOpt: 9
Total instances moved : 121
*** cpu=0:00:00.0   mem=723.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=723.7MB) @(0:00:59.7 - 0:00:59.7).
Total net length = 1.244e+04 (7.733e+03 4.709e+03) (ext = 2.624e+03)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=723.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 33.82% H + 15.35% V (0:00:00.0 727.5M)

Phase 1e-1f Overflow: 1.19% H + 12.88% V (0:00:00.0 728.1M)

Phase 1l Overflow: 1.19% H + 12.88% V (0:00:00.0 728.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 1.30%
 -1:	2	 1.19%	17	11.04%
--------------------------------------
  0:	22	13.10%	44	28.57%
  1:	21	12.50%	10	 6.49%
  2:	13	 7.74%	11	 7.14%
  3:	12	 7.14%	19	12.34%
  4:	12	 7.14%	21	13.64%
  5:	86	51.19%	30	19.48%


Total length: 1.481e+04um, number of vias: 639
M1(H) length: 5.918e+01um, number of vias: 334
M2(V) length: 7.139e+03um, number of vias: 305
M3(H) length: 7.607e+03um

Peak Memory Usage was 723.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=723.7M) ***

Extraction called for design 'controller' of instances=127 and nets=139 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 723.688M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=723.434 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=723.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.905  |
|           TNS (ns):| -18.985 |
|    Violating Paths:|   10    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.048%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 723.7M, totSessionCpu=0:01:00 **
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | -2.91 |  74.05  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.77 |  74.71  |   0:00:00.0|     782.1M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.77 |  74.71  |   0:00:00.0|     782.1M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=782.1M) ***

*** Starting refinePlace (0:00:59.9 mem=782.4M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 124 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=782.4MB) @(0:00:59.9 - 0:01:00.0).
move report: preRPlace moves 124 insts, mean move: 49.45 um, max move: 259.80 um
	max move on inst (FE_OFC0_n198): (276.00, 111.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=782.4MB) @(0:01:00.0 - 0:01:00.0).
**ERROR: (ENCSP-2021):	Could not legalize <78> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 124 insts, mean move: 44.21 um, max move: 171.00 um
	max move on inst (U132): (196.20, 29.40) --> (285.60, 111.00)
move report: overall moves 101 insts, mean move: 42.64 um, max move: 176.40 um
	max move on inst (FE_OFC1_n197): (192.00, 57.00) --> (69.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       176.40 um
  inst (FE_OFC1_n197) with max move: (192, 57) -> (69.6, 111)
  mean    (X+Y) =        42.64 um
Total instances moved : 101
*** cpu=0:00:00.1   mem=782.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=782.4MB) @(0:00:59.9 - 0:01:00.0).
*** maximum move = 176.4um ***
*** Finished refinePlace (0:01:00.0 mem=782.4M) ***
*** Finished re-routing un-routed nets (782.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=782.4M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=740.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.068  |
|           TNS (ns):| -20.267 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.706%
Routing Overflow: 1.19% H and 12.88% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 740.9M, totSessionCpu=0:01:00 **
*** Timing NOT met, worst failing slack is -3.068
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.068 TNS Slack -20.267 Density 74.71
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.068| -20.267|    74.71%|   0:00:00.0|  780.4M|typical_view| default | state_reg_2_/D
|  -3.068| -19.988|    74.05%|   0:00:00.0|  785.5M|typical_view| default | state_reg_2_/D
|  -3.007| -19.923|    74.05%|   0:00:00.0|  785.5M|typical_view| default | state_reg_2_/D
|  -2.985| -19.901|    74.05%|   0:00:01.0|  785.5M|typical_view| default | state_reg_2_/D
|  -2.931| -19.904|    74.05%|   0:00:00.0|  785.5M|typical_view| default | state_reg_2_/D
|  -2.820| -19.641|    74.05%|   0:00:00.0|  786.6M|typical_view| default | state_reg_1_/D
|  -2.793| -19.548|    74.05%|   0:00:00.0|  786.6M|typical_view| default | state_reg_2_/D
|  -2.793| -19.475|    74.05%|   0:00:00.0|  786.6M|typical_view| default | state_reg_2_/D
|  -2.786| -19.483|    74.05%|   0:00:01.0|  786.7M|typical_view| default | state_reg_2_/D
|  -2.786| -19.483|    74.05%|   0:00:01.0|  787.3M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=787.3M) ***
** GigaOpt Optimizer WNS Slack -2.786 TNS Slack -19.483 Density 74.05
*** Starting refinePlace (0:01:03 mem=787.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=787.6MB) @(0:01:03 - 0:01:03).
move report: preRPlace moves 123 insts, mean move: 53.91 um, max move: 276.00 um
	max move on inst (U131): (268.80, 111.00) --> (74.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=787.6MB) @(0:01:03 - 0:01:03).
**ERROR: (ENCSP-2021):	Could not legalize <77> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 47.94 um, max move: 175.20 um
	max move on inst (U167): (182.40, 29.40) --> (276.00, 111.00)
move report: overall moves 101 insts, mean move: 44.81 um, max move: 210.60 um
	max move on inst (U124): (218.40, 30.00) --> (88.80, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       210.60 um
  inst (U124) with max move: (218.4, 30) -> (88.8, 111)
  mean    (X+Y) =        44.81 um
Total instances moved : 101
*** cpu=0:00:00.1   mem=787.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=787.6MB) @(0:01:03 - 0:01:03).
*** maximum move = 210.6um ***
*** Finished refinePlace (0:01:03 mem=787.6M) ***
*** Finished re-routing un-routed nets (787.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=787.6M) ***
** GigaOpt Optimizer WNS Slack -3.172 TNS Slack -20.632 Density 74.05
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.172| -20.632|    74.05%|   0:00:00.0|  787.3M|typical_view| default | state_reg_3_/D
|  -3.172| -20.632|    74.05%|   0:00:00.0|  787.6M|typical_view| default | state_reg_3_/D
|  -3.172| -20.632|    74.05%|   0:00:00.0|  787.3M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=787.3M) ***
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.172| -20.632|    74.05%|   0:00:00.0|  787.3M|typical_view| default | state_reg_3_/D
|  -3.172| -20.632|    74.05%|   0:00:00.0|  787.6M|typical_view| default | state_reg_3_/D
|  -3.172| -20.632|    74.05%|   0:00:01.0|  787.3M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=787.3M) ***
** GigaOpt Optimizer WNS Slack -3.172 TNS Slack -20.632 Density 74.05
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.172| -20.632|    74.05%|   0:00:00.0|  787.3M|typical_view| default | state_reg_3_/D
|  -3.172| -20.632|    74.05%|   0:00:00.0|  787.6M|typical_view| default | state_reg_3_/D
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.0 real=0:00:00.0 mem=787.3M) ***
*** Starting refinePlace (0:01:04 mem=787.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=787.6MB) @(0:01:04 - 0:01:04).
move report: preRPlace moves 123 insts, mean move: 48.55 um, max move: 205.80 um
	max move on inst (U135): (276.00, 57.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=787.6MB) @(0:01:04 - 0:01:04).
**ERROR: (ENCSP-2021):	Could not legalize <78> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 46.11 um, max move: 170.40 um
	max move on inst (U143): (187.20, 29.40) --> (276.00, 111.00)
move report: overall moves 83 insts, mean move: 38.78 um, max move: 152.40 um
	max move on inst (U164): (187.20, 57.00) --> (285.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       152.40 um
  inst (U164) with max move: (187.2, 57) -> (285.6, 111)
  mean    (X+Y) =        38.78 um
Total instances moved : 83
*** cpu=0:00:00.1   mem=787.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=787.6MB) @(0:01:04 - 0:01:04).
*** maximum move = 152.4um ***
*** Finished refinePlace (0:01:04 mem=787.6M) ***
*** Finished re-routing un-routed nets (787.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=787.6M) ***
** GigaOpt Optimizer WNS Slack -3.297 TNS Slack -21.822 Density 74.05
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.297| -21.822|    74.05%|   0:00:00.0|  787.3M|typical_view| default | state_reg_3_/D
|  -3.297| -21.822|    74.05%|   0:00:00.0|  787.6M|typical_view| default | state_reg_3_/D
|  -3.297| -21.822|    74.05%|   0:00:00.0|  787.3M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=787.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=787.3M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=739.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.297  |
|           TNS (ns):| -21.822 |
|    Violating Paths:|   12    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.048%
Routing Overflow: 1.19% H and 12.88% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 739.1M, totSessionCpu=0:01:04 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=737.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.297  |
|           TNS (ns):| -21.822 |
|    Violating Paths:|   12    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.048%
Routing Overflow: 1.19% H and 12.88% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 737.1M, totSessionCpu=0:01:04 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Starting trialRoute (mem=739.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0

Phase 1a-1d Overflow: 113.01% H + 39.95% V (0:00:00.0 742.8M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 113.01% H + 39.95% V (0:00:00.0 742.8M)

Phase 1l Overflow: 113.01% H + 39.95% V (0:00:00.0 742.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	51	30.36%	2	 1.31%
 -4:	5	 2.98%	4	 2.61%
 -3:	3	 1.79%	8	 5.23%
 -2:	6	 3.57%	14	 9.15%
 -1:	2	 1.19%	15	 9.80%
--------------------------------------
  0:	3	 1.79%	20	13.07%
  1:	5	 2.98%	7	 4.58%
  2:	3	 1.79%	3	 1.96%
  3:	4	 2.38%	17	11.11%
  4:	1	 0.60%	14	 9.15%
  5:	85	50.60%	49	32.03%


Total length: 2.290e+04um, number of vias: 733
M1(H) length: 5.378e+01um, number of vias: 339
M2(V) length: 8.254e+03um, number of vias: 394
M3(H) length: 1.460e+04um

Peak Memory Usage was 739.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=739.1M) ***

Extraction called for design 'controller' of instances=127 and nets=139 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 739.062M)
*** Starting delays update (0:01:04 mem=738.6M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=723.672 CPU=0:00:00.0 REAL=0:00:00.0)
*** Finished delays update (0:01:04 mem=723.9M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     5   |    13   |     3   |      3  |     0   |     0   |     0   |     0   | -4.79 |  74.05  |            |           |
|     4   |     9   |     2   |      2  |     0   |     0   |     0   |     0   | -4.72 |  74.05  |   0:00:00.0|     779.4M|
|     4   |     9   |     2   |      2  |     0   |     0   |     0   |     0   | -4.72 |  74.05  |   0:00:00.0|     779.4M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=779.4M) ***

*** Starting refinePlace (0:01:04 mem=779.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=779.7MB) @(0:01:04 - 0:01:04).
**ERROR: (ENCSP-2021):	Could not legalize <77> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 16 insts, mean move: 70.95 um, max move: 241.20 um
	max move on inst (U183): (31.20, 111.00) --> (218.40, 57.00)
move report: overall moves 16 insts, mean move: 70.95 um, max move: 241.20 um
	max move on inst (U183): (31.20, 111.00) --> (218.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       241.20 um
  inst (U183) with max move: (31.2, 111) -> (218.4, 57)
  mean    (X+Y) =        70.95 um
Total instances moved : 16
*** cpu=0:00:00.0   mem=779.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=779.7MB) @(0:01:04 - 0:01:04).
*** maximum move = 241.2um ***
*** Finished refinePlace (0:01:04 mem=779.7M) ***
*** Finished re-routing un-routed nets (779.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:01.0 mem=779.7M) ***
End: GigaOpt DRV Optimization
Design WNS changes after trial route: -3.29730010033 -> -4.7171998024 (bump = 1.41989970207)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -4.717 TNS Slack -34.254 Density 74.05
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -4.717| -34.254|    74.05%|   0:00:00.0|  780.3M|typical_view| default | state_reg_3_/D
|  -4.717| -34.254|    74.05%|   0:00:00.0|  780.8M|typical_view| default | state_reg_3_/D
|  -4.405| -33.359|    74.06%|   0:00:00.0|  780.8M|typical_view| default | state_reg_3_/D
|  -4.093| -32.429|    74.06%|   0:00:00.0|  781.8M|typical_view| default | state_reg_3_/D
|  -4.093| -32.428|    74.06%|   0:00:00.0|  784.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=784.4M) ***
** GigaOpt Optimizer WNS Slack -4.093 TNS Slack -32.428 Density 74.06
*** Starting refinePlace (0:01:05 mem=784.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=784.7MB) @(0:01:05 - 0:01:05).
**ERROR: (ENCSP-2021):	Could not legalize <77> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 12 insts, mean move: 52.95 um, max move: 185.40 um
	max move on inst (U180): (33.00, 57.00) --> (218.40, 57.00)
move report: overall moves 12 insts, mean move: 52.95 um, max move: 185.40 um
	max move on inst (U180): (33.00, 57.00) --> (218.40, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       185.40 um
  inst (U180) with max move: (33, 57) -> (218.4, 57)
  mean    (X+Y) =        52.95 um
Total instances moved : 12
*** cpu=0:00:00.0   mem=784.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=784.7MB) @(0:01:05 - 0:01:05).
*** maximum move = 185.4um ***
*** Finished refinePlace (0:01:05 mem=784.7M) ***
*** Finished re-routing un-routed nets (784.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=784.7M) ***
** GigaOpt Optimizer WNS Slack -4.093 TNS Slack -31.796 Density 74.06

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=784.4M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: -3.29730010033 -> -4.09310007095 (bump = 0.79579997062)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
Begin: all path group post-eco optimization non-placement-legal phase
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -4.093 TNS Slack -31.796 Density 74.06
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -4.093| -31.796|    74.06%|   0:00:00.0|  780.4M|typical_view| default | state_reg_3_/D
|  -4.093| -31.796|    74.06%|   0:00:00.0|  782.6M|typical_view| default | state_reg_3_/D
|  -4.093| -31.796|    74.06%|   0:00:00.0|  782.3M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=782.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=782.3M) ***

End: all path group post-eco optimization non-placement-legal phase
Design WNS changes after trial route: -3.29730010033 -> -4.09310007095 (bump = 0.79579997062)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -4.093 TNS Slack -31.796 Density 74.06
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -4.093| -31.796|    74.06%|   0:00:00.0|  780.4M|typical_view| default | state_reg_3_/D
|  -4.093| -31.796|    74.06%|   0:00:00.0|  782.6M|typical_view| default | state_reg_3_/D
|  -4.093| -31.796|    74.06%|   0:00:00.0|  784.3M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=784.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=784.3M) ***

End: all path group post-eco optimization
*** Steiner Routed Nets: 5.10948905109%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=739.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=739.0M) ***

Skipping all path lef-safe eco optimization
Extraction called for design 'controller' of instances=127 and nets=139 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 739.289M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 735.0M, InitMEM = 735.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=723.773 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 723.8M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 723.8M, totSessionCpu=0:01:05 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -4.091  | -4.091  | -3.816  | -3.409  |  2.596  |   N/A   |
|           TNS (ns):| -31.792 | -12.991 | -12.705 | -16.511 |  0.000  |   N/A   |
|    Violating Paths:|   15    |    4    |    4    |   11    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.000   |      1 (1)       |
|   max_tran     |      2 (4)       |   -0.024   |      2 (4)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.061%
Routing Overflow: 113.01% H and 39.95% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 723.8M, totSessionCpu=0:01:05 **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clockPropagation forcedIdeal.
*** Finished optDesign ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine ck                              # enums={ck ccopt}, default=ck
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 742.0M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
RC Information for View typical_view :
Est. Cap                : 0.178203(V=0.182691 H=0.173714) (ff/um) [0.000178203]
Est. Res                : 0.0655556(V=0.0944444 H=0.0366667)(ohm/um) [6.55556e-05]
Est. Via Res            : 0.8(ohm) [0.9]
Est. Via Cap            : 0.548595(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.185(ff/um) res=0.0944(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.183(ff/um) res=0.0944(ohm/um) viaRes=0.9(ohm) viaCap=0.454044(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.174(ff/um) res=0.0367(ohm/um) viaRes=0.8(ohm) viaCap=0.548595(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typical_view
Default Analysis Views is typical_view


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=752.4M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info (ENCSP-259): Instance state_reg_1_ was not on the placement grid.
It has been moved from (132160,112934) to (132000,111000).
**Info (ENCSP-259): Instance state_reg_3_ was not on the placement grid.
It has been moved from (120142,113148) to (120000,111000).
**Info (ENCSP-259): Instance state_reg_2_ was not on the placement grid.
It has been moved from (125882,123675) to (124800,111000).
**Info (ENCSP-259): Instance state_reg_0_ was not on the placement grid.
It has been moved from (137448,126938) to (136800,111000).
*** Changed status on (4) instances, and (0) nets in Clock clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=752.7M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
*** Removed (0) buffers and (0) inverters in Clock clk.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 753.535M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=752.6M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Allocate Placement Memory Finished (MEM: 754.301M)

Start to trace clock trees ...
*** Begin Tracer (mem=754.3M) ***
Tracing Clock clk ...

Reconvergent mux Check for spec:clk 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=754.5M) ***
***** Allocate Obstruction Memory  Finished (MEM: 754.398M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          81(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          148.7(ps) (derived from BUFX4)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          480(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          480(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          3480(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          16 Ohm (user set)
   Net length threshold for resistance checks     :          480 um (derived 200*M2 layer pitch)


****** Clock (clk) Diagnostic check Parameters
Assumed driver input transition                   :          148.7(ps) (derived from BUFX4)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          4.875000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk) Structure
Max. Skew           : 200(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (BUFX4) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 4
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 4
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (4-leaf) (mem=754.4M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=0[186,186*] trVio=S77(308)ps N4 B0 G1 A0(0.0) L[1,1] score=32333 cpu=0:00:00.0 mem=754M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.1, real=0:00:01.0, mem=754.4M)



**** CK_START: Update Database (mem=754.4M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=754.4M)
typical_constraint

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 4.875000 microns (5% of max driving distance).

***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=747.9MB) @(0:01:09 - 0:01:09).
move report: preRPlace moves 123 insts, mean move: 78.53 um, max move: 229.20 um
	max move on inst (U202): (290.40, 57.00) --> (88.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U194' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U162' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U238' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U181' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U244' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U193' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U261' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U226' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U143' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U189' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U214' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U182' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U186' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U144' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U184' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U240' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U190' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=747.9MB) @(0:01:09 - 0:01:09).
**ERROR: (ENCSP-2021):	Could not legalize <76> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 54.33 um, max move: 195.00 um
	max move on inst (U199): (97.80, 83.40) --> (266.40, 57.00)
move report: overall moves 102 insts, mean move: 65.71 um, max move: 248.40 um
	max move on inst (U127): (294.60, 111.00) --> (100.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       248.40 um
  inst (U127) with max move: (294.6, 111) -> (100.2, 57)
  mean    (X+Y) =        65.71 um
Total instances moved : 102
*** cpu=0:00:00.0   mem=747.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=747.9MB) @(0:01:09 - 0:01:09).
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 747.938M)
**WARN: (ENCCK-6323):	The placement of U127 was moved by 248.4 microns during refinePlace. Original location : (294.6, 111), Refined location : (100.2, 57)
**WARN: (ENCCK-6323):	The placement of U253 was moved by 213 microns during refinePlace. Original location : (283.2, 30), Refined location : (151.2, 111)
**WARN: (ENCCK-6323):	The placement of U181 was moved by 186.6 microns during refinePlace. Original location : (285.6, 111), Refined location : (180, 30)
**WARN: (ENCCK-6323):	The placement of U124 was moved by 153.6 microns during refinePlace. Original location : (93.6, 57), Refined location : (247.2, 57)
**WARN: (ENCCK-6323):	The placement of U238 was moved by 152.4 microns during refinePlace. Original location : (276, 111), Refined location : (177.6, 57)
**WARN: (ENCCK-6323):	The placement of U244 was moved by 142.8 microns during refinePlace. Original location : (276, 111), Refined location : (187.2, 57)
**WARN: (ENCCK-6323):	The placement of U159 was moved by 140.4 microns during refinePlace. Original location : (84, 57), Refined location : (170.4, 111)
**WARN: (ENCCK-6323):	The placement of U194 was moved by 137.4 microns during refinePlace. Original location : (280.8, 57), Refined location : (170.4, 30)
**WARN: (ENCCK-6323):	The placement of U134 was moved by 134.4 microns during refinePlace. Original location : (141.6, 111), Refined location : (276, 111)
**WARN: (ENCCK-6323):	The placement of U224 was moved by 132 microns during refinePlace. Original location : (186.6, 111), Refined location : (54.6, 111)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 4.875 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 98...

**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

Refine place movement check finished, CPU=0:00:00.1 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_1_/CLK 186.2(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 186(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 186~186.2(ps)          0~10(ps)            
Fall Phase Delay               : 186.4~186.6(ps)        0~10(ps)            
Trig. Edge Skew                : 0.2(ps)                200(ps)             
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 276.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 277.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 276.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 277.1(ps)              0(ps)               

view typical_view : skew = 0.2ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


Switching to the default view 'typical_view'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
Reducing the latency of clock tree 'clk' in 'typical_view' view ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 186.2 (ps)
MinTriggerDelay: 186 (ps)
Skew: 0.2 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=747.9M) ***
Reducing the skew of clock tree 'clk' in 'typical_view' view ...

MaxTriggerDelay: 186.2 (ps)
MinTriggerDelay: 186 (ps)
Skew: 0.2 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=747.9M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=747.9M) ***

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_1_/CLK 186.2(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 186(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 186~186.2(ps)          0~10(ps)            
Fall Phase Delay               : 186.4~186.6(ps)        0~10(ps)            
Trig. Edge Skew                : 0.2(ps)                200(ps)             
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 276.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 277.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 276.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 277.1(ps)              0(ps)               

view typical_view : skew = 0.2ps (required = 200ps)


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:00.0 real=0:00:00.0 mem=747.9M) ***
***** Start Refine Placement.....
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=747.9MB) @(0:01:09 - 0:01:09).
move report: preRPlace moves 123 insts, mean move: 44.35 um, max move: 259.80 um
	max move on inst (U134): (276.00, 111.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U135' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=747.9MB) @(0:01:09 - 0:01:09).
**ERROR: (ENCSP-2021):	Could not legalize <76> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 46.44 um, max move: 236.40 um
	max move on inst (U207): (31.20, 137.40) --> (187.20, 57.00)
move report: overall moves 92 insts, mean move: 44.32 um, max move: 210.00 um
	max move on inst (U207): (31.20, 111.00) --> (187.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       210.00 um
  inst (U207) with max move: (31.2, 111) -> (187.2, 57)
  mean    (X+Y) =        44.32 um
Total instances moved : 92
*** cpu=0:00:00.1   mem=747.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=747.9MB) @(0:01:09 - 0:01:09).
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 747.938M)

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_1_/CLK 186.2(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 186(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 186~186.2(ps)          0~10(ps)            
Fall Phase Delay               : 186.4~186.6(ps)        0~10(ps)            
Trig. Edge Skew                : 0.2(ps)                200(ps)             
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 276.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 277.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 276.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 277.1(ps)              0(ps)               

view typical_view : skew = 0.2ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Tue Nov 18 16:22:16 2014
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 747.00 (Mb)
#WARNING (NRDB-166) Boundary for CELL_VIEW DFF2,abstract is not properly defined. To fix the problem, properly define the SIZE of the corresponding MACRO in the library.
#WARNING (NRDB-733) PIN CLK in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN CLRB in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN D in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN Q in CELL_VIEW DFF2,abstract does not have physical port.
#WARNING (NRDB-733) PIN QB in CELL_VIEW DFF2,abstract does not have physical port.
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd! has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-629) NanoRoute cannot route PIN Q of INST state_reg_0_ from NET state[0], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_1_ from NET state[1], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_2_ from NET state[2], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_3_ from NET state[3], as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN QB of INST state_reg_0_ from NET n151, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_0_ from NET n102, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_1_ from NET n20, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_1_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_3_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_2_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLRB of INST state_reg_0_ from NET n7, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_3_ from NET n3, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN D of INST state_reg_2_ from NET n1, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_1_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_3_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_2_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN CLK of INST state_reg_0_ from NET clk, as the PIN does not have physical port (pin geometries). NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add proper pin shapes to the PIN in the library.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 752.00 (Mb)
#NanoRoute Version v13.13-s005 NR130716-1135/13_10-UB
#Start routing data preparation.
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
# metal1       H   Track-Pitch = 3.000    Line-2-Via Pitch = 1.950
# metal2       V   Track-Pitch = 2.400    Line-2-Via Pitch = 1.950
# metal3       H   Track-Pitch = 3.000    Line-2-Via Pitch = 2.550
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 2.400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.00 (Mb)
#Merging special wires...
#reading routing guides ......
#WARNING (NRGR-21) Selected nets are already detail routed or no nets are selected.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 753.00 (Mb)
#Peak memory = 787.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 754.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 754.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 0 um.
#Total half perimeter of net bounding box = 0 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 0 um.
#Total number of vias = 0
#Up-Via Summary (total 0):
#           
#-----------------------
#-----------------------
#                     0 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 753.00 (Mb)
#Peak memory = 787.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 753.00 (Mb)
#Peak memory = 787.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 753.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 751.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.00 (Mb)
#Total memory = 751.00 (Mb)
#Peak memory = 787.00 (Mb)
#Number of warnings = 27
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 18 16:22:16 2014
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 480 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
**WARN: (ENCCK-6351):	Clock clk has not been routed yet. Wire resistance checks do not work without clock routing.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_1_/CLK 186.2(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 186(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 186~186.2(ps)          0~10(ps)            
Fall Phase Delay               : 186.4~186.6(ps)        0~10(ps)            
Trig. Edge Skew                : 0.2(ps)                200(ps)             
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 276.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 277.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 276.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 277.1(ps)              0(ps)               

view typical_view : skew = 0.2ps (required = 200ps)


Clock Analysis (CPU Time 0:00:00.0)


setting up for view 'typical_view'...
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Selecting the worst MMMC view of clock tree 'clk' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=751.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=751.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typical_view' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

**** Clock Tree clk Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk delay[0(ps) 0(ps)] (  state_reg_1_/CLK  state_reg_3_/CLK  state_reg_2_/CLK  state_reg_0_/CLK )
Level 1 (Total=4	Sink=4)
Total Sinks		: 4

# Analysis View: typical_view
********** Clock clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): state_reg_1_/CLK 186.2(ps)
Min trig. edge delay at sink(R): state_reg_3_/CLK 186(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 186~186.2(ps)          0~10(ps)            
Fall Phase Delay               : 186.4~186.6(ps)        0~10(ps)            
Trig. Edge Skew                : 0.2(ps)                200(ps)             
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 276.5(ps)              200(ps)             
Max. Fall Sink Tran.           : 277.1(ps)              200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 276.5(ps)              0(ps)               
Min. Fall Sink Tran.           : 277.1(ps)              0(ps)               

view typical_view : skew = 0.2ps (required = 200ps)


Clock clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide controller.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          98
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          0

*** End ckSynthesis (cpu=0:00:00.3, real=0:00:01.0, mem=750.4M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly -report clock_report/clock.postCTS.report
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 BUFX4 
Extraction called for design 'controller' of instances=127 and nets=139 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 751.168M)
ERROR: net clk in clock tree clk is not routed
**ERROR: (ENCCK-181):	Clock tree clk is not ready to do post-route ECO since some clock nets are not routed yet.

Usage: ckECO [-help] [-area] [-clk <string>] [-dontFixAddedBuffers]
             [-fixDRVOnly] [-localSkew] [-num <integer>] [-reduceTNS <string>]
             [-report <string>] [-spreadTriggerEdgeDelay]
             [-useSpecFileCellsOnly]
             [-preRoute  | -clkRouteOnly  | -postRoute  | -postCTS ]

-help                     # Prints out the command usage
-area                     # (bool, optional)
-clk <string>             #   (string, optional)
-clkRouteOnly             # (bool, optional)
-dontFixAddedBuffers      # (bool, optional)
-fixDRVOnly               # (bool, optional)
-localSkew                # (bool, optional)
-num <integer>            # (int, optional)
-postCTS                  # (bool, optional)
-postRoute                # (bool, optional)
-preRoute                 # (bool, optional)
-reduceTNS <string>       # [ none | hold ]  (string, optional)
-report <string>          # (string, optional)
-spreadTriggerEdgeDelay   # (bool, optional)
-useSpecFileCellsOnly     # (bool, optional)


**ERROR: (ENCSYC-194):	Incorrect usage for command 'ckECO'.
**ERROR: (ENCCK-9000):	**clockDesign ... cpu = 0:00:00, real = 0:00:01, mem = 750.4M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
GigaOpt running with 1 threads.
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n1 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n3 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n20 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n102 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n151 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[3] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[2] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[1] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[0] : Net has unplaced terms or connected to uplaced instances in design. 
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 754.9M, totSessionCpu=0:01:11 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=754.7M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 117.05% H + 35.56% V (0:00:00.0 758.5M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 117.05% H + 35.56% V (0:00:00.0 758.5M)

Phase 1l Overflow: 117.05% H + 35.56% V (0:00:00.0 758.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	57	33.93%	3	 1.96%
 -4:	2	 1.19%	3	 1.96%
 -3:	3	 1.79%	6	 3.92%
 -2:	4	 2.38%	8	 5.23%
 -1:	3	 1.79%	20	13.07%
--------------------------------------
  0:	4	 2.38%	14	 9.15%
  1:	2	 1.19%	15	 9.80%
  2:	3	 1.79%	6	 3.92%
  3:	3	 1.79%	17	11.11%
  4:	3	 1.79%	12	 7.84%
  5:	84	50.00%	49	32.03%


Total length: 2.249e+04um, number of vias: 643
M1(H) length: 2.160e+01um, number of vias: 296
M2(V) length: 7.408e+03um, number of vias: 347
M3(H) length: 1.506e+04um

Peak Memory Usage was 754.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=754.8M) ***

Initializing multi-corner resistance tables ...
Extraction called for design 'controller' of instances=127 and nets=139 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 754.797M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=751.457 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.948  |
|           TNS (ns):| -31.182 |
|    Violating Paths:|   14    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.010   |      2 (2)       |
|   max_tran     |      3 (7)       |   -0.113   |      3 (7)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.061%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 751.7M, totSessionCpu=0:01:11 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
*** Starting optimizing excluded clock nets MEM= 752.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 752.1M) ***
*** Starting optimizing excluded clock nets MEM= 752.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 752.1M) ***
Begin: GigaOpt Reclaim Optimization
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.948  TNS Slack -31.182 Density 74.06
** reclaim pass 0 (0.0) : commits = 0
** reclaim pass 1 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.948  TNS Slack -31.182 Density 74.06

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 123 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=765.2MB) @(0:01:11 - 0:01:11).
move report: preRPlace moves 123 insts, mean move: 44.42 um, max move: 196.20 um
	max move on inst (U141): (266.40, 111.00) --> (97.80, 83.40)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 2.411e+04 = 1.607e+04 H + 8.047e+03 V
wire length = 2.341e+04 = 1.537e+04 H + 8.047e+03 V
Placement tweakage ends.
move report: tweak moves 47 insts, mean move: 12.53 um, max move: 38.40 um
	max move on inst (U201): (218.40, 83.40) --> (256.80, 83.40)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U202' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U244' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U239' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U254' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U248' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U209' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U238' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U164' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U182' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U184' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U250' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U194' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U229' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U175' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U245' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U190' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U165' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U246' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U206' (Cell NAND2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=765.2MB) @(0:01:11 - 0:01:11).
**ERROR: (ENCSP-2021):	Could not legalize <77> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 123 insts, mean move: 47.21 um, max move: 219.00 um
	max move on inst (U219): (33.60, 137.40) --> (172.20, 57.00)
move report: overall moves 109 insts, mean move: 33.25 um, max move: 193.20 um
	max move on inst (U219): (33.00, 111.00) --> (172.20, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       193.20 um
  inst (U219) with max move: (33, 111) -> (172.2, 57)
  mean    (X+Y) =        33.25 um
Total instances flipped for WireLenOpt: 14
Total instances moved : 109
*** cpu=0:00:00.0   mem=765.2M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=765.2MB) @(0:01:11 - 0:01:11).
** Finished Reclaim (cpu = 0:00:00.1) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
*** Starting trialRoute (mem=765.2M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 119.23% H + 37.51% V (0:00:00.0 769.0M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 119.23% H + 37.51% V (0:00:00.0 769.0M)

Phase 1l Overflow: 119.23% H + 37.51% V (0:00:00.0 769.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	55	32.74%	2	 1.31%
 -4:	4	 2.38%	2	 1.31%
 -3:	7	 4.17%	7	 4.58%
 -2:	1	 0.60%	14	 9.15%
 -1:	4	 2.38%	17	11.11%
--------------------------------------
  0:	1	 0.60%	18	11.76%
  1:	2	 1.19%	10	 6.54%
  2:	1	 0.60%	4	 2.61%
  3:	4	 2.38%	17	11.11%
  4:	2	 1.19%	10	 6.54%
  5:	87	51.79%	52	33.99%


Total length: 2.290e+04um, number of vias: 649
M1(H) length: 2.400e+01um, number of vias: 296
M2(V) length: 7.788e+03um, number of vias: 353
M3(H) length: 1.509e+04um

Peak Memory Usage was 765.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=765.2M) ***

Extraction called for design 'controller' of instances=127 and nets=139 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 765.211M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 761.0M, InitMEM = 761.0M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=749.695 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 749.7M) ***
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:BUFX8, Pin:A geometry (<-1200,9900> <0,11100>) is sticking out of cell's 
boundary (<0,0> <10500,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=749.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.940  |
|           TNS (ns):| -33.122 |
|    Violating Paths:|   15    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.015   |      2 (2)       |
|   max_tran     |      3 (7)       |   -0.173   |      3 (7)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 74.061%
Routing Overflow: 119.23% H and 37.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 749.9M, totSessionCpu=0:01:11 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=747.9M) ***
End: Processing multi-driver nets
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     8   |    18   |     4   |      4  |     0   |     0   |     0   |     0   | -3.94 |  74.06  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -3.29 |  77.78  |   0:00:00.0|     806.5M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=806.5M) ***

*** Starting refinePlace (0:01:11 mem=806.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 128 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=806.7MB) @(0:01:11 - 0:01:11).
move report: preRPlace moves 128 insts, mean move: 49.15 um, max move: 215.40 um
	max move on inst (U144): (285.60, 57.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'U241' (Cell NOR2X1).
Type 'man ENCSP-2020' for more detail.
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=806.7MB) @(0:01:11 - 0:01:11).
**ERROR: (ENCSP-2021):	Could not legalize <82> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 128 insts, mean move: 43.60 um, max move: 161.40 um
	max move on inst (U161): (196.20, 29.40) --> (276.00, 111.00)
move report: overall moves 101 insts, mean move: 33.02 um, max move: 135.60 um
	max move on inst (U155): (151.20, 57.00) --> (69.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       135.60 um
  inst (U155) with max move: (151.2, 57) -> (69.6, 111)
  mean    (X+Y) =        33.02 um
Total instances moved : 101
*** cpu=0:00:00.1   mem=806.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=806.7MB) @(0:01:11 - 0:01:11).
*** maximum move = 135.6um ***
*** Finished refinePlace (0:01:11 mem=806.7M) ***
*** Finished re-routing un-routed nets (806.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=806.7M) ***
End: GigaOpt DRV Optimization
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=767.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.241  |
|           TNS (ns):| -21.697 |
|    Violating Paths:|   12    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.780%
Routing Overflow: 119.23% H and 37.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 767.2M, totSessionCpu=0:01:11 **
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.241 TNS Slack -21.697 Density 77.78
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.241| -21.697|    77.78%|   0:00:00.0|  806.6M|typical_view| default | state_reg_3_/D
|  -3.220| -21.676|    77.78%|   0:00:00.0|  807.8M|typical_view| default | state_reg_3_/D
|  -3.190| -21.630|    77.78%|   0:00:01.0|  808.8M|typical_view| default | state_reg_3_/D
|  -3.190| -21.397|    77.78%|   0:00:00.0|  810.7M|typical_view| default | state_reg_3_/D
|  -3.190| -21.397|    77.78%|   0:00:01.0|  810.7M|typical_view| default | state_reg_3_/D
|  -3.190| -21.397|    77.78%|   0:00:00.0|  810.4M|typical_view| default | state_reg_3_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=810.4M) ***
** GigaOpt Optimizer WNS Slack -3.190 TNS Slack -21.397 Density 77.78
*** Starting refinePlace (0:01:13 mem=810.7M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 128 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=810.7MB) @(0:01:13 - 0:01:13).
move report: preRPlace moves 128 insts, mean move: 43.30 um, max move: 177.60 um
	max move on inst (U143): (170.40, 111.00) --> (74.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=810.7MB) @(0:01:13 - 0:01:13).
**ERROR: (ENCSP-2021):	Could not legalize <82> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 128 insts, mean move: 42.61 um, max move: 161.40 um
	max move on inst (U244): (196.20, 29.40) --> (276.00, 111.00)
move report: overall moves 71 insts, mean move: 35.35 um, max move: 145.20 um
	max move on inst (U146): (160.80, 57.00) --> (69.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       145.20 um
  inst (U146) with max move: (160.8, 57) -> (69.6, 111)
  mean    (X+Y) =        35.35 um
Total instances moved : 71
*** cpu=0:00:00.1   mem=810.7M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=810.7MB) @(0:01:13 - 0:01:13).
*** maximum move = 145.2um ***
*** Finished refinePlace (0:01:13 mem=810.7M) ***
*** Finished re-routing un-routed nets (810.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=810.7M) ***
** GigaOpt Optimizer WNS Slack -3.265 TNS Slack -22.426 Density 77.78
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.265| -22.426|    77.78%|   0:00:00.0|  810.4M|typical_view| default | state_reg_3_/D
|  -3.265| -22.426|    77.78%|   0:00:00.0|  810.7M|typical_view| default | state_reg_3_/D
|  -2.885| -22.046|    77.79%|   0:00:00.0|  810.7M|typical_view| default | state_reg_3_/D
|  -2.885| -22.037|    77.13%|   0:00:00.0|  810.7M|typical_view| default | state_reg_3_/D
|  -2.804| -21.770|    77.15%|   0:00:00.0|  810.7M|typical_view| default | state_reg_1_/D
|  -2.697| -20.453|    77.17%|   0:00:00.0|  810.7M|typical_view| default | state_reg_2_/D
**Info (ENCSP-259): Instance U235 was not on the placement grid.
It has been moved from (129600,111000) to (131400,111000).
|  -2.697| -19.909|    77.17%|   0:00:00.0|  811.7M|typical_view| default | state_reg_2_/D
|  -2.625| -19.837|    77.17%|   0:00:00.0|  811.7M|typical_view| default | state_reg_2_/D
|  -2.618| -19.829|    77.17%|   0:00:00.0|  811.7M|typical_view| default | state_reg_2_/D
|  -2.618| -19.829|    77.17%|   0:00:01.0|  811.4M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=811.4M) ***
** GigaOpt Optimizer WNS Slack -2.618 TNS Slack -19.829 Density 77.17
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.618| -19.829|    77.17%|   0:00:00.0|  811.4M|typical_view| default | state_reg_2_/D
|  -2.464| -19.121|    77.17%|   0:00:00.0|  811.7M|typical_view| default | state_reg_1_/D
|  -2.464| -18.783|    77.17%|   0:00:00.0|  811.7M|typical_view| default | state_reg_1_/D
|  -2.464| -18.758|    77.17%|   0:00:00.0|  812.6M|typical_view| default | state_reg_1_/D
|  -2.464| -18.758|    77.17%|   0:00:01.0|  812.6M|typical_view| default | state_reg_1_/D
|  -2.463| -18.758|    77.17%|   0:00:00.0|  812.4M|typical_view| default | state_reg_1_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=812.4M) ***
** GigaOpt Optimizer WNS Slack -2.463 TNS Slack -18.758 Density 77.17
*** Starting refinePlace (0:01:15 mem=812.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 127 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=812.6MB) @(0:01:15 - 0:01:15).
move report: preRPlace moves 127 insts, mean move: 47.14 um, max move: 160.80 um
	max move on inst (U161): (247.20, 111.00) --> (168.00, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=812.6MB) @(0:01:15 - 0:01:15).
**ERROR: (ENCSP-2021):	Could not legalize <82> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 127 insts, mean move: 40.82 um, max move: 188.40 um
	max move on inst (U246): (168.00, 137.40) --> (276.00, 57.00)
move report: overall moves 83 insts, mean move: 33.74 um, max move: 135.60 um
	max move on inst (U246): (194.40, 111.00) --> (276.00, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       135.60 um
  inst (U246) with max move: (194.4, 111) -> (276, 57)
  mean    (X+Y) =        33.74 um
Total instances moved : 83
*** cpu=0:00:00.1   mem=812.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=812.6MB) @(0:01:15 - 0:01:15).
*** maximum move = 135.6um ***
*** Finished refinePlace (0:01:15 mem=812.6M) ***
*** Finished re-routing un-routed nets (812.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=812.6M) ***
** GigaOpt Optimizer WNS Slack -2.475 TNS Slack -18.640 Density 77.17
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.475| -18.640|    77.17%|   0:00:00.0|  812.4M|typical_view| default | state_reg_2_/D
|  -2.475| -18.640|    77.17%|   0:00:00.0|  812.6M|typical_view| default | state_reg_2_/D
|  -2.456| -18.621|    77.17%|   0:00:00.0|  812.6M|typical_view| default | state_reg_2_/D
|  -2.454| -18.618|    77.17%|   0:00:00.0|  812.6M|typical_view| default | state_reg_2_/D
|  -2.454| -18.542|    77.17%|   0:00:01.0|  812.6M|typical_view| default | state_reg_2_/D
|  -2.454| -18.542|    77.17%|   0:00:01.0|  812.4M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:01.8 real=0:00:02.0 mem=812.4M) ***
** GigaOpt Optimizer WNS Slack -2.454 TNS Slack -18.542 Density 77.17
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.454| -18.542|    77.17%|   0:00:00.0|  812.4M|typical_view| default | state_reg_2_/D
|  -2.454| -17.163|    77.17%|   0:00:00.0|  812.6M|typical_view| default | state_reg_2_/D
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Global Optimization Step (cpu=0:00:00.1 real=0:00:00.0 mem=812.4M) ***
*** Starting refinePlace (0:01:17 mem=812.6M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 127 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=812.6MB) @(0:01:17 - 0:01:17).
move report: preRPlace moves 127 insts, mean move: 39.89 um, max move: 118.80 um
	max move on inst (FE_OFC6_irwrite_1_): (177.60, 57.00) --> (86.40, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=812.6MB) @(0:01:17 - 0:01:17).
**ERROR: (ENCSP-2021):	Could not legalize <82> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 127 insts, mean move: 40.64 um, max move: 181.20 um
	max move on inst (U181): (165.60, 137.40) --> (266.40, 57.00)
move report: overall moves 62 insts, mean move: 36.77 um, max move: 133.20 um
	max move on inst (U143): (148.80, 57.00) --> (69.60, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       133.20 um
  inst (U143) with max move: (148.8, 57) -> (69.6, 111)
  mean    (X+Y) =        36.77 um
Total instances moved : 62
*** cpu=0:00:00.1   mem=812.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=812.6MB) @(0:01:17 - 0:01:17).
*** maximum move = 133.2um ***
*** Finished refinePlace (0:01:17 mem=812.6M) ***
*** Finished re-routing un-routed nets (812.6M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=812.6M) ***
** GigaOpt Optimizer WNS Slack -2.454 TNS Slack -17.026 Density 77.17

*** Finish post-CTS Setup Fixing (cpu=0:00:05.5 real=0:00:06.0 mem=812.4M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.09min real=0.10min mem=765.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.454  |
|           TNS (ns):| -17.026 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.173%
Routing Overflow: 119.23% H and 37.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 765.3M, totSessionCpu=0:01:17 **
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=763.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.454  |
|           TNS (ns):| -17.026 |
|    Violating Paths:|   11    |
|          All Paths:|   22    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.173%
Routing Overflow: 119.23% H and 37.51% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 763.3M, totSessionCpu=0:01:17 **
Begin: GigaOpt harden opt
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
End: GigaOpt harden opt
*** Starting trialRoute (mem=765.3M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 116.76% H + 33.84% V (0:00:00.0 769.1M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 116.76% H + 33.84% V (0:00:00.0 769.1M)

Phase 1l Overflow: 116.76% H + 33.84% V (0:00:00.0 769.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	56	33.33%	2	 1.31%
 -4:	4	 2.38%	4	 2.61%
 -3:	4	 2.38%	2	 1.31%
 -2:	3	 1.79%	16	10.46%
 -1:	1	 0.60%	13	 8.50%
--------------------------------------
  0:	4	 2.38%	17	11.11%
  1:	4	 2.38%	10	 6.54%
  2:	2	 1.19%	6	 3.92%
  3:	1	 0.60%	20	13.07%
  4:	3	 1.79%	16	10.46%
  5:	86	51.19%	47	30.72%


Total length: 2.262e+04um, number of vias: 654
M1(H) length: 1.440e+01um, number of vias: 304
M2(V) length: 7.562e+03um, number of vias: 350
M3(H) length: 1.504e+04um

Peak Memory Usage was 765.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=765.3M) ***

Extraction called for design 'controller' of instances=131 and nets=143 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 765.273M)
*** Starting delays update (0:01:17 mem=764.8M) ***
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=749.898 CPU=0:00:00.0 REAL=0:00:00.0)
*** Finished delays update (0:01:17 mem=750.1M) ***
Begin: GigaOpt Reclaim Optimization
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
Info: 1 clock net  excluded from IPO operation.
Reclaim Optimization WNS Slack -3.002  TNS Slack -18.185 Density 77.17
** reclaim pass 0 (0.0) : commits = 0
Reclaim Optimization End WNS Slack -3.002  TNS Slack -18.185 Density 77.17

** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       0  |       0    |
| Num insts Downsized               |       0  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
** Finished Reclaim (cpu = 0:00:00.0) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     2   |     5   |     2   |      2  |     0   |     0   |     0   |     0   | -3.00 |  77.17  |            |           |
|     2   |     5   |     2   |      2  |     0   |     0   |     0   |     0   | -3.00 |  77.17  |   0:00:00.0|     804.4M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=804.4M) ***

End: GigaOpt DRV Optimization
Design WNS changes after trial route: -2.45399999619 -> -3.00209999084 (bump = 0.54809999465)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.002 TNS Slack -18.185 Density 77.17
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.002| -18.185|    77.17%|   0:00:00.0|  806.6M|typical_view| default | state_reg_2_/D
|  -3.002| -18.185|    77.17%|   0:00:00.0|  806.8M|typical_view| default | state_reg_2_/D
|  -2.942| -18.115|    77.17%|   0:00:00.0|  806.8M|typical_view| default | state_reg_2_/D
|  -2.920| -18.093|    77.17%|   0:00:00.0|  806.8M|typical_view| default | state_reg_2_/D
|  -2.920| -18.093|    77.17%|   0:00:01.0|  806.6M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=806.6M) ***
** GigaOpt Optimizer WNS Slack -2.920 TNS Slack -18.093 Density 77.17
*** Starting refinePlace (0:01:17 mem=806.8M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 127 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=806.8MB) @(0:01:17 - 0:01:17).
**ERROR: (ENCSP-2021):	Could not legalize <81> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 15 insts, mean move: 71.88 um, max move: 219.60 um
	max move on inst (U221): (31.20, 111.00) --> (196.80, 57.00)
move report: overall moves 15 insts, mean move: 71.88 um, max move: 219.60 um
	max move on inst (U221): (31.20, 111.00) --> (196.80, 57.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       219.60 um
  inst (U221) with max move: (31.2, 111) -> (196.8, 57)
  mean    (X+Y) =        71.88 um
Total instances moved : 15
*** cpu=0:00:00.0   mem=806.8M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=806.8MB) @(0:01:17 - 0:01:17).
*** maximum move = 219.6um ***
*** Finished refinePlace (0:01:17 mem=806.8M) ***
*** Finished re-routing un-routed nets (806.8M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=806.8M) ***
** GigaOpt Optimizer WNS Slack -2.920 TNS Slack -18.088 Density 77.17

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=806.6M) ***

End: all path group post-eco optimization
Design WNS changes after post-eco optimization: -2.45399999619 -> -2.9196999073 (bump = 0.46569991111)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
Begin: all path group post-eco optimization non-placement-legal phase
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -2.920 TNS Slack -18.088 Density 77.17
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.920| -18.088|    77.17%|   0:00:00.0|  806.6M|typical_view| default | state_reg_2_/D
|  -2.920| -18.088|    77.17%|   0:00:00.0|  806.8M|typical_view| default | state_reg_2_/D
|  -2.920| -18.109|    77.17%|   0:00:00.0|  808.6M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=808.6M) ***
** GigaOpt Optimizer WNS Slack -2.920 TNS Slack -18.109 Density 77.17
*** Starting refinePlace (0:01:18 mem=808.9M) ***
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 127 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=808.9MB) @(0:01:18 - 0:01:18).
move report: preRPlace moves 127 insts, mean move: 45.58 um, max move: 177.00 um
	max move on inst (U144): (247.20, 57.00) --> (97.80, 29.40)
wireLenOptFixPriorityInst 0 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=808.9MB) @(0:01:18 - 0:01:18).
**ERROR: (ENCSP-2021):	Could not legalize <81> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
move report: rPlace moves 127 insts, mean move: 39.88 um, max move: 140.40 um
	max move on inst (U242): (177.60, 29.40) --> (290.40, 57.00)
move report: overall moves 66 insts, mean move: 38.12 um, max move: 135.60 um
	max move on inst (U245): (276.00, 57.00) --> (194.40, 111.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       135.60 um
  inst (U245) with max move: (276, 57) -> (194.4, 111)
  mean    (X+Y) =        38.12 um
Total instances moved : 66
*** cpu=0:00:00.1   mem=808.9M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=808.9MB) @(0:01:18 - 0:01:18).
*** maximum move = 135.6um ***
*** Finished refinePlace (0:01:18 mem=808.9M) ***
*** Finished re-routing un-routed nets (808.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=808.9M) ***
** GigaOpt Optimizer WNS Slack -2.920 TNS Slack -18.109 Density 77.17

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=808.6M) ***

End: all path group post-eco optimization non-placement-legal phase
High effort path group WNS change after trial route: -2.45399999619 -> -2.9196999073 (bump = 0.46569991111)
Begin: path group based post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -2.920 TNS Slack -18.109 Density 77.17
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.920| -18.109|    77.17%|   0:00:00.0|  806.6M|typical_view| default | state_reg_2_/D
|  -2.920| -18.109|    77.17%|   0:00:00.0|  806.8M|typical_view| default | state_reg_2_/D
|  -2.920| -18.109|    77.17%|   0:00:00.0|  807.5M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=807.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=807.5M) ***

End: path group based post-eco optimization
High effort path group WNS change after post-eco optimization: -2.45399999619 -> -2.9196999073 (bump = 0.46569991111)
Slack bump threshold to trigger post-eco optimization with non-placement-legal moves: 0.2664
Begin: high effort path group post-eco optimization non-placement-legal phase
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -2.920 TNS Slack -18.109 Density 77.17
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -2.920| -18.109|    77.17%|   0:00:00.0|  806.6M|typical_view| default | state_reg_2_/D
|  -2.920| -18.109|    77.17%|   0:00:00.0|  806.8M|typical_view| default | state_reg_2_/D
|  -2.920| -18.109|    77.17%|   0:00:00.0|  806.6M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=806.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=806.6M) ***

End: high effort path group post-eco optimization non-placement-legal phase
*** Steiner Routed Nets: 9.21985815603%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=765.3M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 116.65% H + 36.22% V (0:00:00.0 769.1M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 116.65% H + 36.22% V (0:00:00.0 769.1M)

Phase 1l Overflow: 116.65% H + 36.22% V (0:00:00.0 769.1M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	54	32.14%	4	 2.61%
 -4:	5	 2.98%	5	 3.27%
 -3:	5	 2.98%	2	 1.31%
 -2:	2	 1.19%	14	 9.15%
 -1:	3	 1.79%	13	 8.50%
--------------------------------------
  0:	0	 0.00%	12	 7.84%
  1:	4	 2.38%	10	 6.54%
  2:	2	 1.19%	14	 9.15%
  3:	3	 1.79%	20	13.07%
  4:	2	 1.19%	12	 7.84%
  5:	88	52.38%	47	30.72%


Total length: 2.257e+04um, number of vias: 650
M1(H) length: 1.440e+01um, number of vias: 304
M2(V) length: 7.647e+03um, number of vias: 346
M3(H) length: 1.491e+04um

Peak Memory Usage was 765.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=765.3M) ***

Extraction called for design 'controller' of instances=131 and nets=143 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 765.273M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 761.2M, InitMEM = 761.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=749.898 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 749.9M) ***
Design WNS changes after trial route: -2.45399999619 -> -3.08459997177 (bump = 0.63059997558)
Begin: all path group post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.085 TNS Slack -19.441 Density 77.17
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.085| -19.441|    77.17%|   0:00:00.0|  806.7M|typical_view| default | state_reg_2_/D
|  -3.085| -19.441|    77.17%|   0:00:00.0|  806.9M|typical_view| default | state_reg_2_/D
|  -3.085| -19.441|    77.17%|   0:00:01.0|  810.5M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=810.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=810.5M) ***

End: all path group post-eco optimization
High effort path group WNS change after trial route: -2.45399999619 -> -3.08459997177 (bump = 0.63059997558)
Begin: path group based post-eco optimization
Info: 1 clock net  excluded from IPO operation.
**Info: (ENCSP-307): Design contains fractional 21 cells.
**Info: (ENCSP-307): Design contains fractional 21 cells.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: All Path Group Optimization

** GigaOpt Optimizer WNS Slack -3.085 TNS Slack -19.441 Density 77.17
+--------+--------+----------+------------+--------+------------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup| End Point
+--------+--------+----------+------------+--------+------------+---------+
|  -3.085| -19.441|    77.17%|   0:00:00.0|  806.6M|typical_view| default | state_reg_2_/D
|  -3.085| -19.441|    77.17%|   0:00:00.0|  807.0M|typical_view| default | state_reg_2_/D
|  -3.085| -19.441|    77.17%|   0:00:00.0|  810.5M|typical_view| default | state_reg_2_/D
+--------+--------+----------+------------+--------+------------+---------+

*** Finish Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=810.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=810.5M) ***

End: path group based post-eco optimization
*** Steiner Routed Nets: 7.80141843972%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=765.5M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 116.65% H + 36.22% V (0:00:00.0 769.2M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 116.65% H + 36.22% V (0:00:00.0 769.2M)

Phase 1l Overflow: 116.65% H + 36.22% V (0:00:00.0 769.2M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	54	32.14%	4	 2.61%
 -4:	5	 2.98%	5	 3.27%
 -3:	5	 2.98%	2	 1.31%
 -2:	2	 1.19%	14	 9.15%
 -1:	3	 1.79%	13	 8.50%
--------------------------------------
  0:	0	 0.00%	12	 7.84%
  1:	4	 2.38%	10	 6.54%
  2:	2	 1.19%	14	 9.15%
  3:	3	 1.79%	20	13.07%
  4:	2	 1.19%	12	 7.84%
  5:	88	52.38%	47	30.72%


Total length: 2.257e+04um, number of vias: 650
M1(H) length: 1.440e+01um, number of vias: 304
M2(V) length: 7.647e+03um, number of vias: 346
M3(H) length: 1.491e+04um

Peak Memory Usage was 765.5M 
*** Finished trialRoute (cpu=0:00:00.0 mem=765.5M) ***

Extraction called for design 'controller' of instances=131 and nets=143 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 765.461M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 761.2M, InitMEM = 761.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=749.945 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 749.9M) ***
*** Steiner Routed Nets: 7.80141843972%; Threshold: 6; Threshold for Hold: 6
*** Starting trialRoute (mem=749.9M) ***

**WARN: (EMS-63):	Message <ENCTR-6370> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 116.65% H + 36.22% V (0:00:00.0 753.7M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 116.65% H + 36.22% V (0:00:00.0 753.7M)

Phase 1l Overflow: 116.65% H + 36.22% V (0:00:00.0 753.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	54	32.14%	4	 2.61%
 -4:	5	 2.98%	5	 3.27%
 -3:	5	 2.98%	2	 1.31%
 -2:	2	 1.19%	14	 9.15%
 -1:	3	 1.79%	13	 8.50%
--------------------------------------
  0:	0	 0.00%	12	 7.84%
  1:	4	 2.38%	10	 6.54%
  2:	2	 1.19%	14	 9.15%
  3:	3	 1.79%	20	13.07%
  4:	2	 1.19%	12	 7.84%
  5:	88	52.38%	47	30.72%


Total length: 2.257e+04um, number of vias: 650
M1(H) length: 1.440e+01um, number of vias: 304
M2(V) length: 7.647e+03um, number of vias: 346
M3(H) length: 1.491e+04um

Peak Memory Usage was 749.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=749.9M) ***

Extraction called for design 'controller' of instances=131 and nets=143 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 749.945M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 745.9M, InitMEM = 745.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=749.945 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 749.9M) ***
Skipping all path lef-safe eco optimization
Extraction called for design 'controller' of instances=131 and nets=143 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 750.199M)
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
AAE_INFO: 1 threads acquired from CTE. No license checked out.
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 745.9M, InitMEM = 745.9M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=749.945 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 749.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 749.9M, totSessionCpu=0:01:19 **
Found active setup analysis view typical_view
Found active hold analysis view typical_view

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.085  | -3.048  | -3.085  | -2.184  |  2.556  |   N/A   |
|           TNS (ns):| -19.441 | -7.934  | -8.694  | -9.656  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.173%
Routing Overflow: 116.65% H and 36.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 749.9M, totSessionCpu=0:01:19 **
*** Finished optDesign ***
<CMD> setDrawView place
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix controller_postCTS -outDir timingReports
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=748.0M) ***

**WARN: (ENCTR-6370):	Unplaced instance: state_reg_1_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_3_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_2_
**WARN: (ENCTR-6370):	Unplaced instance: state_reg_0_
**WARN: (ENCTR-2322):	There are 4 unplaced instances that will not be routed. Place all instances in the design before routing. TrialRoute will continue.
There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 11

Phase 1a-1d Overflow: 116.65% H + 36.22% V (0:00:00.0 751.8M)

**WARN: (ENCTR-4429):	Too congested. Giving up phase1 prematurely.
Overflow: 116.65% H + 36.22% V (0:00:00.0 751.8M)

Phase 1l Overflow: 116.65% H + 36.22% V (0:00:00.0 751.8M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	54	32.14%	4	 2.61%
 -4:	5	 2.98%	5	 3.27%
 -3:	5	 2.98%	2	 1.31%
 -2:	2	 1.19%	14	 9.15%
 -1:	3	 1.79%	13	 8.50%
--------------------------------------
  0:	0	 0.00%	12	 7.84%
  1:	4	 2.38%	10	 6.54%
  2:	2	 1.19%	14	 9.15%
  3:	3	 1.79%	20	13.07%
  4:	2	 1.19%	12	 7.84%
  5:	88	52.38%	47	30.72%


Total length: 2.257e+04um, number of vias: 650
M1(H) length: 1.440e+01um, number of vias: 304
M2(V) length: 7.647e+03um, number of vias: 346
M3(H) length: 1.491e+04um

Peak Memory Usage was 748.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=748.0M) ***

Extraction called for design 'controller' of instances=131 and nets=143 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design controller.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 747.980M)
Found active setup analysis view typical_view
Found active hold analysis view typical_view
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:NE geometry (<10200,17550> <11400,18750>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
**WARN: (ENCSP-305):	Cell:tri_nand2, Pin:E geometry (<10350,13800> <11550,15000>) is sticking out of cell's 
boundary (<0,0> <10350,27600>). 
Placement will not be able to catch DRVs on the portion of pin 
outside the cell boundary
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=748.043 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -3.085  | -3.048  | -3.085  | -2.184  |  2.556  |   N/A   |
|           TNS (ns):| -19.441 | -7.934  | -8.694  | -9.656  |  0.000  |   N/A   |
|    Violating Paths:|   11    |    4    |    4    |    7    |    0    |   N/A   |
|          All Paths:|   22    |    4    |    4    |   18    |    1    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (1)       |   -0.003   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.173%
Routing Overflow: 116.65% H and 36.22% V
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.15 sec
Total Real time: 0.0 sec
Total Memory Usage: 747.980469 Mbytes
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 clk : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n1 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n3 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n7 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n20 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n102 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 n151 : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[3] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[2] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[1] : Net has unplaced terms or connected to uplaced instances in design. 
**WARN: (ENCOPT-665):	 state[0] : Net has unplaced terms or connected to uplaced instances in design. 
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 752.6M, totSessionCpu=0:01:28 **
#Created 23 library cell signatures
#Created 143 NETS and 0 SPECIALNETS signatures
#Created 132 instance signatures
**Info: (ENCSP-307): Design contains fractional 21 cells.
Begin checking placement ... (start mem=762.7M, init mem=762.6M)
Row Orientation Violation:	21
Overlapping with other instance:	117
*info: Placed = 127
*info: Unplaced = 0
Placement Density:76.97%(25188/32724)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=762.6M)
**ERROR: (ENCOPT-662):	OptDesign cannot continue as there are 4 unplaced instances in the design.
			Please run ecoPlace followed by ecoRoute before running optDesign again.
**ERROR: (ENCOPT-570):	Initial sanity checks failed for optDesign. Correct above errors/warnings before running optDesign.
<CMD> selectMarker 184.8000 111.0000 190.2000 138.6000 -1 12 88
<CMD> deselectAll
<CMD> selectMarker 184.8000 111.0000 190.2000 138.6000 -1 12 88
<CMD> deselectAll
<CMD> selectMarker 276.0000 111.0000 283.8000 138.6000 -1 12 88
<CMD> deselectAll
<CMD> selectMarker 276.0000 111.0000 283.8000 138.6000 -1 12 88
<CMD> violationBrowser -all -no_display_false
<CMD> zoomBox 262.2 97.2 297.6 152.4
<CMD> zoomBox 262.2 97.2 297.6 152.4
<CMD> deselectAll
<CMD> selectMarker 62.4000 30.0000 67.8000 57.6000 -1 12 86
<CMD> setDrawView fplan
<CMD> deselectAll
<CMD> selectMarker 62.4000 30.0000 67.8000 57.6000 -1 12 86
<CMD> deselectAll
<CMD> selectMarker 62.4000 30.0000 67.8000 57.6000 -1 12 86
<CMD> zoomBox 48.6 16.2 81.6 71.4
<CMD> zoomBox 48.6 16.2 81.6 71.4
<CMD> deselectAll
<CMD> selectMarker 63.7500 36.9000 66.4500 50.7000 -1 12 88
<CMD> zoomBox 86.4 43.2 119.4 98.4
<CMD> zoomBox 86.4 43.2 119.4 98.4
<CMD> panCenter 153.193 108.507
<CMD> fit
<CMD> setDrawView place
<CMD> deselectAll
<CMD> fit
<CMD> selectWire 106.2000 18.6000 111.0000 176.4000 2 vdd!
<CMD> windowSelect 115.258 154.838 117.205 154.838
<CMD> selectWire 205.2000 18.6000 210.0000 176.4000 2 vdd!
<CMD> deselectAll
<CMD> selectWire 211.8000 6.9000 216.6000 188.1000 2 gnd!
<CMD> zoomBox 261.240 97.472 327.385 156.229
<CMD> zoomBox 271.370 107.809 290.377 147.425

*** Memory Usage v#1 (Current mem = 761.848M, initial mem = 140.223M) ***
--- Ending "Encounter" (totcpu=0:03:10, real=0:18:27, mem=761.8M) ---
