                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:16 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_8_16_32.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_8_16_32.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .209 seconds to compile + .089 seconds to elab + .231 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 0

Testing for Register           1, Addr: 1

Testing for Register           2, Addr: 2

Testing for Register           3, Addr: 3

Testing for Register           4, Addr: 4

Testing for Register           5, Addr: 5

Testing for Register           6, Addr: 6

Testing for Register           7, Addr: 7

Testing for Register           8, Addr: 8

Testing for Register           9, Addr: 9

Testing for Register          10, Addr: a

Testing for Register          11, Addr: b

Testing for Register          12, Addr: c

Testing for Register          13, Addr: d

Testing for Register          14, Addr: e

Testing for Register          15, Addr: f

$finish called from file "write_read_test_all_lanes_8_16_32.sv", line 164.
$finish at simulation time                48112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 48112
CPU Time:      0.400 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:18 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:18 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_8_16_64.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_8_16_64.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .205 seconds to compile + .086 seconds to elab + .228 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 0

Testing for Register           1, Addr: 1

Testing for Register           2, Addr: 2

Testing for Register           3, Addr: 3

Testing for Register           4, Addr: 4

Testing for Register           5, Addr: 5

Testing for Register           6, Addr: 6

Testing for Register           7, Addr: 7

Testing for Register           8, Addr: 8

Testing for Register           9, Addr: 9

Testing for Register          10, Addr: a

Testing for Register          11, Addr: b

Testing for Register          12, Addr: c

Testing for Register          13, Addr: d

Testing for Register          14, Addr: e

Testing for Register          15, Addr: f

$finish called from file "write_read_test_all_lanes_8_16_64.sv", line 165.
$finish at simulation time                48112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 48112
CPU Time:      0.380 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:20 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:21 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_8_32_32.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_8_32_32.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .206 seconds to compile + .095 seconds to elab + .231 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 00

Testing for Register           1, Addr: 01

Testing for Register           2, Addr: 02

Testing for Register           3, Addr: 03

Testing for Register           4, Addr: 04

Testing for Register           5, Addr: 05

Testing for Register           6, Addr: 06

Testing for Register           7, Addr: 07

Testing for Register           8, Addr: 08

Testing for Register           9, Addr: 09

Testing for Register          10, Addr: 0a

Testing for Register          11, Addr: 0b

Testing for Register          12, Addr: 0c

Testing for Register          13, Addr: 0d

Testing for Register          14, Addr: 0e

Testing for Register          15, Addr: 0f

Testing for Register          16, Addr: 10

Testing for Register          17, Addr: 11

Testing for Register          18, Addr: 12

Testing for Register          19, Addr: 13

Testing for Register          20, Addr: 14

Testing for Register          21, Addr: 15

Testing for Register          22, Addr: 16

Testing for Register          23, Addr: 17

Testing for Register          24, Addr: 18

Testing for Register          25, Addr: 19

Testing for Register          26, Addr: 1a

Testing for Register          27, Addr: 1b

Testing for Register          28, Addr: 1c

Testing for Register          29, Addr: 1d

Testing for Register          30, Addr: 1e

Testing for Register          31, Addr: 1f

$finish called from file "write_read_test_all_lanes_8_32_32.sv", line 164.
$finish at simulation time                96112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 96112
CPU Time:      0.380 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:22 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:23 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_8_32_64.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_8_32_64.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .208 seconds to compile + .088 seconds to elab + .228 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 00

Testing for Register           1, Addr: 01

Testing for Register           2, Addr: 02

Testing for Register           3, Addr: 03

Testing for Register           4, Addr: 04

Testing for Register           5, Addr: 05

Testing for Register           6, Addr: 06

Testing for Register           7, Addr: 07

Testing for Register           8, Addr: 08

Testing for Register           9, Addr: 09

Testing for Register          10, Addr: 0a

Testing for Register          11, Addr: 0b

Testing for Register          12, Addr: 0c

Testing for Register          13, Addr: 0d

Testing for Register          14, Addr: 0e

Testing for Register          15, Addr: 0f

Testing for Register          16, Addr: 10

Testing for Register          17, Addr: 11

Testing for Register          18, Addr: 12

Testing for Register          19, Addr: 13

Testing for Register          20, Addr: 14

Testing for Register          21, Addr: 15

Testing for Register          22, Addr: 16

Testing for Register          23, Addr: 17

Testing for Register          24, Addr: 18

Testing for Register          25, Addr: 19

Testing for Register          26, Addr: 1a

Testing for Register          27, Addr: 1b

Testing for Register          28, Addr: 1c

Testing for Register          29, Addr: 1d

Testing for Register          30, Addr: 1e

Testing for Register          31, Addr: 1f

$finish called from file "write_read_test_all_lanes_8_32_64.sv", line 165.
$finish at simulation time                96112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 96112
CPU Time:      0.400 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:25 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:25 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_8_64_32.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_8_64_32.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .208 seconds to compile + .089 seconds to elab + .228 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 00

Testing for Register           1, Addr: 01

Testing for Register           2, Addr: 02

Testing for Register           3, Addr: 03

Testing for Register           4, Addr: 04

Testing for Register           5, Addr: 05

Testing for Register           6, Addr: 06

Testing for Register           7, Addr: 07

Testing for Register           8, Addr: 08

Testing for Register           9, Addr: 09

Testing for Register          10, Addr: 0a

Testing for Register          11, Addr: 0b

Testing for Register          12, Addr: 0c

Testing for Register          13, Addr: 0d

Testing for Register          14, Addr: 0e

Testing for Register          15, Addr: 0f

Testing for Register          16, Addr: 10

Testing for Register          17, Addr: 11

Testing for Register          18, Addr: 12

Testing for Register          19, Addr: 13

Testing for Register          20, Addr: 14

Testing for Register          21, Addr: 15

Testing for Register          22, Addr: 16

Testing for Register          23, Addr: 17

Testing for Register          24, Addr: 18

Testing for Register          25, Addr: 19

Testing for Register          26, Addr: 1a

Testing for Register          27, Addr: 1b

Testing for Register          28, Addr: 1c

Testing for Register          29, Addr: 1d

Testing for Register          30, Addr: 1e

Testing for Register          31, Addr: 1f

Testing for Register          32, Addr: 20

Testing for Register          33, Addr: 21

Testing for Register          34, Addr: 22

Testing for Register          35, Addr: 23

Testing for Register          36, Addr: 24

Testing for Register          37, Addr: 25

Testing for Register          38, Addr: 26

Testing for Register          39, Addr: 27

Testing for Register          40, Addr: 28

Testing for Register          41, Addr: 29

Testing for Register          42, Addr: 2a

Testing for Register          43, Addr: 2b

Testing for Register          44, Addr: 2c

Testing for Register          45, Addr: 2d

Testing for Register          46, Addr: 2e

Testing for Register          47, Addr: 2f

Testing for Register          48, Addr: 30

Testing for Register          49, Addr: 31

Testing for Register          50, Addr: 32

Testing for Register          51, Addr: 33

Testing for Register          52, Addr: 34

Testing for Register          53, Addr: 35

Testing for Register          54, Addr: 36

Testing for Register          55, Addr: 37

Testing for Register          56, Addr: 38

Testing for Register          57, Addr: 39

Testing for Register          58, Addr: 3a

Testing for Register          59, Addr: 3b

Testing for Register          60, Addr: 3c

Testing for Register          61, Addr: 3d

Testing for Register          62, Addr: 3e

Testing for Register          63, Addr: 3f

$finish called from file "write_read_test_all_lanes_8_64_32.sv", line 166.
$finish at simulation time               192112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 192112
CPU Time:      0.400 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:27 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:28 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_8_64_64.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_8_64_64.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .214 seconds to compile + .085 seconds to elab + .231 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 00

Testing for Register           1, Addr: 01

Testing for Register           2, Addr: 02

Testing for Register           3, Addr: 03

Testing for Register           4, Addr: 04

Testing for Register           5, Addr: 05

Testing for Register           6, Addr: 06

Testing for Register           7, Addr: 07

Testing for Register           8, Addr: 08

Testing for Register           9, Addr: 09

Testing for Register          10, Addr: 0a

Testing for Register          11, Addr: 0b

Testing for Register          12, Addr: 0c

Testing for Register          13, Addr: 0d

Testing for Register          14, Addr: 0e

Testing for Register          15, Addr: 0f

Testing for Register          16, Addr: 10

Testing for Register          17, Addr: 11

Testing for Register          18, Addr: 12

Testing for Register          19, Addr: 13

Testing for Register          20, Addr: 14

Testing for Register          21, Addr: 15

Testing for Register          22, Addr: 16

Testing for Register          23, Addr: 17

Testing for Register          24, Addr: 18

Testing for Register          25, Addr: 19

Testing for Register          26, Addr: 1a

Testing for Register          27, Addr: 1b

Testing for Register          28, Addr: 1c

Testing for Register          29, Addr: 1d

Testing for Register          30, Addr: 1e

Testing for Register          31, Addr: 1f

Testing for Register          32, Addr: 20

Testing for Register          33, Addr: 21

Testing for Register          34, Addr: 22

Testing for Register          35, Addr: 23

Testing for Register          36, Addr: 24

Testing for Register          37, Addr: 25

Testing for Register          38, Addr: 26

Testing for Register          39, Addr: 27

Testing for Register          40, Addr: 28

Testing for Register          41, Addr: 29

Testing for Register          42, Addr: 2a

Testing for Register          43, Addr: 2b

Testing for Register          44, Addr: 2c

Testing for Register          45, Addr: 2d

Testing for Register          46, Addr: 2e

Testing for Register          47, Addr: 2f

Testing for Register          48, Addr: 30

Testing for Register          49, Addr: 31

Testing for Register          50, Addr: 32

Testing for Register          51, Addr: 33

Testing for Register          52, Addr: 34

Testing for Register          53, Addr: 35

Testing for Register          54, Addr: 36

Testing for Register          55, Addr: 37

Testing for Register          56, Addr: 38

Testing for Register          57, Addr: 39

Testing for Register          58, Addr: 3a

Testing for Register          59, Addr: 3b

Testing for Register          60, Addr: 3c

Testing for Register          61, Addr: 3d

Testing for Register          62, Addr: 3e

Testing for Register          63, Addr: 3f

$finish called from file "write_read_test_all_lanes_8_64_64.sv", line 165.
$finish at simulation time               192112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 192112
CPU Time:      0.430 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:30 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:30 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_16_16_32.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_16_16_32.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .229 seconds to compile + .090 seconds to elab + .229 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 0

Testing for Register           1, Addr: 1

Testing for Register           2, Addr: 2

Testing for Register           3, Addr: 3

Testing for Register           4, Addr: 4

Testing for Register           5, Addr: 5

Testing for Register           6, Addr: 6

Testing for Register           7, Addr: 7

Testing for Register           8, Addr: 8

Testing for Register           9, Addr: 9

Testing for Register          10, Addr: a

Testing for Register          11, Addr: b

Testing for Register          12, Addr: c

Testing for Register          13, Addr: d

Testing for Register          14, Addr: e

Testing for Register          15, Addr: f

$finish called from file "write_read_test_all_lanes_16_16_32.sv", line 215.
$finish at simulation time              4800112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4800112
CPU Time:      1.660 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:33 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:34 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_16_16_64.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_16_16_64.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .230 seconds to compile + .089 seconds to elab + .241 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 0

Testing for Register           1, Addr: 1

Testing for Register           2, Addr: 2

Testing for Register           3, Addr: 3

Testing for Register           4, Addr: 4

Testing for Register           5, Addr: 5

Testing for Register           6, Addr: 6

Testing for Register           7, Addr: 7

Testing for Register           8, Addr: 8

Testing for Register           9, Addr: 9

Testing for Register          10, Addr: a

Testing for Register          11, Addr: b

Testing for Register          12, Addr: c

Testing for Register          13, Addr: d

Testing for Register          14, Addr: e

Testing for Register          15, Addr: f

$finish called from file "write_read_test_all_lanes_16_16_64.sv", line 216.
$finish at simulation time              4800112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 4800112
CPU Time:      2.190 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:38 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:38 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_16_32_32.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_16_32_32.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .231 seconds to compile + .087 seconds to elab + .242 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 00

Testing for Register           1, Addr: 01

Testing for Register           2, Addr: 02

Testing for Register           3, Addr: 03

Testing for Register           4, Addr: 04

Testing for Register           5, Addr: 05

Testing for Register           6, Addr: 06

Testing for Register           7, Addr: 07

Testing for Register           8, Addr: 08

Testing for Register           9, Addr: 09

Testing for Register          10, Addr: 0a

Testing for Register          11, Addr: 0b

Testing for Register          12, Addr: 0c

Testing for Register          13, Addr: 0d

Testing for Register          14, Addr: 0e

Testing for Register          15, Addr: 0f

Testing for Register          16, Addr: 10

Testing for Register          17, Addr: 11

Testing for Register          18, Addr: 12

Testing for Register          19, Addr: 13

Testing for Register          20, Addr: 14

Testing for Register          21, Addr: 15

Testing for Register          22, Addr: 16

Testing for Register          23, Addr: 17

Testing for Register          24, Addr: 18

Testing for Register          25, Addr: 19

Testing for Register          26, Addr: 1a

Testing for Register          27, Addr: 1b

Testing for Register          28, Addr: 1c

Testing for Register          29, Addr: 1d

Testing for Register          30, Addr: 1e

Testing for Register          31, Addr: 1f

$finish called from file "write_read_test_all_lanes_16_32_32.sv", line 216.
$finish at simulation time              9600112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 9600112
CPU Time:      2.420 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:42 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:43 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_16_32_64.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_16_32_64.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .232 seconds to compile + .091 seconds to elab + .235 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 00

Testing for Register           1, Addr: 01

Testing for Register           2, Addr: 02

Testing for Register           3, Addr: 03

Testing for Register           4, Addr: 04

Testing for Register           5, Addr: 05

Testing for Register           6, Addr: 06

Testing for Register           7, Addr: 07

Testing for Register           8, Addr: 08

Testing for Register           9, Addr: 09

Testing for Register          10, Addr: 0a

Testing for Register          11, Addr: 0b

Testing for Register          12, Addr: 0c

Testing for Register          13, Addr: 0d

Testing for Register          14, Addr: 0e

Testing for Register          15, Addr: 0f

Testing for Register          16, Addr: 10

Testing for Register          17, Addr: 11

Testing for Register          18, Addr: 12

Testing for Register          19, Addr: 13

Testing for Register          20, Addr: 14

Testing for Register          21, Addr: 15

Testing for Register          22, Addr: 16

Testing for Register          23, Addr: 17

Testing for Register          24, Addr: 18

Testing for Register          25, Addr: 19

Testing for Register          26, Addr: 1a

Testing for Register          27, Addr: 1b

Testing for Register          28, Addr: 1c

Testing for Register          29, Addr: 1d

Testing for Register          30, Addr: 1e

Testing for Register          31, Addr: 1f

$finish called from file "write_read_test_all_lanes_16_32_64.sv", line 216.
$finish at simulation time              9600112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 9600112
CPU Time:      4.010 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:48 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:49 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_16_64_32.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_16_64_32.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .234 seconds to compile + .089 seconds to elab + .232 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 00

Testing for Register           1, Addr: 01

Testing for Register           2, Addr: 02

Testing for Register           3, Addr: 03

Testing for Register           4, Addr: 04

Testing for Register           5, Addr: 05

Testing for Register           6, Addr: 06

Testing for Register           7, Addr: 07

Testing for Register           8, Addr: 08

Testing for Register           9, Addr: 09

Testing for Register          10, Addr: 0a

Testing for Register          11, Addr: 0b

Testing for Register          12, Addr: 0c

Testing for Register          13, Addr: 0d

Testing for Register          14, Addr: 0e

Testing for Register          15, Addr: 0f

Testing for Register          16, Addr: 10

Testing for Register          17, Addr: 11

Testing for Register          18, Addr: 12

Testing for Register          19, Addr: 13

Testing for Register          20, Addr: 14

Testing for Register          21, Addr: 15

Testing for Register          22, Addr: 16

Testing for Register          23, Addr: 17

Testing for Register          24, Addr: 18

Testing for Register          25, Addr: 19

Testing for Register          26, Addr: 1a

Testing for Register          27, Addr: 1b

Testing for Register          28, Addr: 1c

Testing for Register          29, Addr: 1d

Testing for Register          30, Addr: 1e

Testing for Register          31, Addr: 1f

Testing for Register          32, Addr: 20

Testing for Register          33, Addr: 21

Testing for Register          34, Addr: 22

Testing for Register          35, Addr: 23

Testing for Register          36, Addr: 24

Testing for Register          37, Addr: 25

Testing for Register          38, Addr: 26

Testing for Register          39, Addr: 27

Testing for Register          40, Addr: 28

Testing for Register          41, Addr: 29

Testing for Register          42, Addr: 2a

Testing for Register          43, Addr: 2b

Testing for Register          44, Addr: 2c

Testing for Register          45, Addr: 2d

Testing for Register          46, Addr: 2e

Testing for Register          47, Addr: 2f

Testing for Register          48, Addr: 30

Testing for Register          49, Addr: 31

Testing for Register          50, Addr: 32

Testing for Register          51, Addr: 33

Testing for Register          52, Addr: 34

Testing for Register          53, Addr: 35

Testing for Register          54, Addr: 36

Testing for Register          55, Addr: 37

Testing for Register          56, Addr: 38

Testing for Register          57, Addr: 39

Testing for Register          58, Addr: 3a

Testing for Register          59, Addr: 3b

Testing for Register          60, Addr: 3c

Testing for Register          61, Addr: 3d

Testing for Register          62, Addr: 3e

Testing for Register          63, Addr: 3f

$finish called from file "write_read_test_all_lanes_16_64_32.sv", line 216.
$finish at simulation time             19200112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 19200112
CPU Time:      5.660 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:02:56 2018
                         Chronologic VCS (TM)
            Version I-2014.03 -- Wed Jan 31 11:02:57 2018
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../../register_file/rtl/register_file.v'
Parsing design file '../rtl/register_bank.v'
Parsing design file 'write_read_test_all_lanes_16_64_64.sv'
Parsing included file '/nethome/pdas36/harmonica_v2.0/src/include/register_bank_cfg.v'.
Back to file 'write_read_test_all_lanes_16_64_64.sv'.
Top Level Modules:
       tb
No TimeScale specified
Starting vcs inline pass...
3 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module register_file because:
	Module parameters have been changed via defparam.
recompiling module tb because:
	Module parameters have been changed via defparam.
Both modules done.
make: Warning: File `filelist.hsopt.objs' has modification time 47 s in the future
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -m elf_i386 -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o           /tools/synopsys/vcs/i201403/linux/lib/libzerosoft_rt_stubs.so /tools/synopsys/vcs/i201403/linux/lib/libvirsim.so /tools/synopsys/vcs/i201403/linux/lib/librterrorinf.so /tools/synopsys/vcs/i201403/linux/lib/libsnpsmalloc.so    /tools/synopsys/vcs/i201403/linux/lib/libvcsnew.so /tools/synopsys/vcs/i201403/linux/lib/libuclinative.so   -Wl,-whole-archive /tools/synopsys/vcs/i201403/linux/lib/libvcsucli.so -Wl,-no-whole-archive          /tools/synopsys/vcs/i201403/linux/lib/vcs_save_restore_new.o /tools/synopsys/vcs/i201403/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
make: warning:  Clock skew detected.  Your build may be incomplete.
CPU time: .238 seconds to compile + .087 seconds to elab + .229 seconds to link
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03;  Jan 31 11:02 2018
Testing for Register           0, Addr: 00

Testing for Register           1, Addr: 01

Testing for Register           2, Addr: 02

Testing for Register           3, Addr: 03

Testing for Register           4, Addr: 04

Testing for Register           5, Addr: 05

Testing for Register           6, Addr: 06

Testing for Register           7, Addr: 07

Testing for Register           8, Addr: 08

Testing for Register           9, Addr: 09

Testing for Register          10, Addr: 0a

Testing for Register          11, Addr: 0b

Testing for Register          12, Addr: 0c

Testing for Register          13, Addr: 0d

Testing for Register          14, Addr: 0e

Testing for Register          15, Addr: 0f

Testing for Register          16, Addr: 10

Testing for Register          17, Addr: 11

Testing for Register          18, Addr: 12

Testing for Register          19, Addr: 13

Testing for Register          20, Addr: 14

Testing for Register          21, Addr: 15

Testing for Register          22, Addr: 16

Testing for Register          23, Addr: 17

Testing for Register          24, Addr: 18

Testing for Register          25, Addr: 19

Testing for Register          26, Addr: 1a

Testing for Register          27, Addr: 1b

Testing for Register          28, Addr: 1c

Testing for Register          29, Addr: 1d

Testing for Register          30, Addr: 1e

Testing for Register          31, Addr: 1f

$finish called from file "write_read_test_all_lanes_16_64_64.sv", line 215.
$finish at simulation time              9600112
           V C S   S i m u l a t i o n   R e p o r t 
Time: 9600112
CPU Time:      4.230 seconds;       Data structure size:   0.0Mb
Wed Jan 31 11:03:02 2018
