
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.36

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_data[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_data[1]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.84    0.01    0.08    0.08 v rx_data[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rx_data[1] (net)
                  0.01    0.00    0.08 v _268_/A2 (NAND2_X1)
     1    1.79    0.01    0.02    0.09 ^ _268_/ZN (NAND2_X1)
                                         _080_ (net)
                  0.01    0.00    0.09 ^ _269_/B2 (AOI21_X1)
     1    1.09    0.01    0.01    0.11 v _269_/ZN (AOI21_X1)
                                         _010_ (net)
                  0.01    0.00    0.11 v rx_data[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_data[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.47    0.02    0.10    0.10 ^ bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_counter[1] (net)
                  0.02    0.00    0.10 ^ _371_/B (HA_X1)
     1    3.58    0.01    0.04    0.13 ^ _371_/CO (HA_X1)
                                         _191_ (net)
                  0.01    0.00    0.13 ^ _211_/A (BUF_X4)
     4   10.29    0.01    0.02    0.16 ^ _211_/Z (BUF_X4)
                                         _157_ (net)
                  0.01    0.00    0.16 ^ _212_/A2 (NAND2_X1)
     2    2.84    0.01    0.02    0.17 v _212_/ZN (NAND2_X1)
                                         _158_ (net)
                  0.01    0.00    0.17 v _213_/A2 (OR2_X1)
     4   11.90    0.02    0.07    0.24 v _213_/ZN (OR2_X1)
                                         _197_ (net)
                  0.02    0.00    0.24 v _375_/B (HA_X1)
     1    1.68    0.01    0.04    0.28 v _375_/CO (HA_X1)
                                         _202_ (net)
                  0.01    0.00    0.28 v _235_/A (BUF_X2)
     6    9.11    0.01    0.03    0.31 v _235_/Z (BUF_X2)
                                         _055_ (net)
                  0.01    0.00    0.31 v _290_/A2 (OR2_X2)
     2    5.42    0.01    0.05    0.36 v _290_/ZN (OR2_X2)
                                         _095_ (net)
                  0.01    0.00    0.36 v _303_/A3 (OR4_X4)
     3    4.76    0.02    0.10    0.46 v _303_/ZN (OR4_X4)
                                         _107_ (net)
                  0.02    0.00    0.46 v _311_/A3 (NOR4_X1)
     1    2.37    0.05    0.08    0.54 ^ _311_/ZN (NOR4_X1)
                                         _113_ (net)
                  0.05    0.00    0.54 ^ _312_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.60 v _312_/Z (MUX2_X1)
                                         _020_ (net)
                  0.01    0.00    0.60 v rx_shift_reg[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.60   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: bit_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
     3    6.47    0.02    0.10    0.10 ^ bit_counter[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         bit_counter[1] (net)
                  0.02    0.00    0.10 ^ _371_/B (HA_X1)
     1    3.58    0.01    0.04    0.13 ^ _371_/CO (HA_X1)
                                         _191_ (net)
                  0.01    0.00    0.13 ^ _211_/A (BUF_X4)
     4   10.29    0.01    0.02    0.16 ^ _211_/Z (BUF_X4)
                                         _157_ (net)
                  0.01    0.00    0.16 ^ _212_/A2 (NAND2_X1)
     2    2.84    0.01    0.02    0.17 v _212_/ZN (NAND2_X1)
                                         _158_ (net)
                  0.01    0.00    0.17 v _213_/A2 (OR2_X1)
     4   11.90    0.02    0.07    0.24 v _213_/ZN (OR2_X1)
                                         _197_ (net)
                  0.02    0.00    0.24 v _375_/B (HA_X1)
     1    1.68    0.01    0.04    0.28 v _375_/CO (HA_X1)
                                         _202_ (net)
                  0.01    0.00    0.28 v _235_/A (BUF_X2)
     6    9.11    0.01    0.03    0.31 v _235_/Z (BUF_X2)
                                         _055_ (net)
                  0.01    0.00    0.31 v _290_/A2 (OR2_X2)
     2    5.42    0.01    0.05    0.36 v _290_/ZN (OR2_X2)
                                         _095_ (net)
                  0.01    0.00    0.36 v _303_/A3 (OR4_X4)
     3    4.76    0.02    0.10    0.46 v _303_/ZN (OR4_X4)
                                         _107_ (net)
                  0.02    0.00    0.46 v _311_/A3 (NOR4_X1)
     1    2.37    0.05    0.08    0.54 ^ _311_/ZN (NOR4_X1)
                                         _113_ (net)
                  0.05    0.00    0.54 ^ _312_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.60 v _312_/Z (MUX2_X1)
                                         _020_ (net)
                  0.01    0.00    0.60 v rx_shift_reg[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.60   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ rx_shift_reg[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.39e-04   4.75e-06   2.69e-06   2.47e-04  78.4%
Combinational          3.05e-05   3.30e-05   4.62e-06   6.81e-05  21.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.70e-04   3.78e-05   7.31e-06   3.15e-04 100.0%
                          85.7%      12.0%       2.3%
