Test Case,Verilog Clock Cycles,Python Yield Iterations
rectangle_filled,86,35
defaults,4,2
circle_lines,52,40
rectangle_lines,40,24
