-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

-- DATE "10/22/2020 16:30:01"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	reg16_pc_interface IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	LCD_BLON : OUT std_logic;
	CLOCK_50 : IN std_logic;
	GPIO : INOUT std_logic_vector(35 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LCD_EN : OUT std_logic;
	LCD_ON : OUT std_logic;
	LCD_RS : OUT std_logic;
	LCD_RW : OUT std_logic;
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	HEX6 : OUT std_logic_vector(6 DOWNTO 0);
	HEX7 : OUT std_logic_vector(6 DOWNTO 0);
	LCD_DATA : INOUT std_logic_vector(7 DOWNTO 0);
	LEDG : OUT std_logic_vector(6 DOWNTO 0);
	LEDR : OUT std_logic_vector(15 DOWNTO 0)
	);
END reg16_pc_interface;

-- Design Ports Information
-- LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF reg16_pc_interface IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_LCD_BLON : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LCD_EN : std_logic;
SIGNAL ww_LCD_ON : std_logic;
SIGNAL ww_LCD_RS : std_logic;
SIGNAL ww_LCD_RW : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst|inst24~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~35_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~37_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~38_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~39_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~34_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~36_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~37_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~38_combout\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \SW[16]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[11]~input_o\ : std_logic;
SIGNAL \SW[15]~input_o\ : std_logic;
SIGNAL \SW[10]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[14]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \SW[13]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[12]~input_o\ : std_logic;
SIGNAL \GPIO[35]~input_o\ : std_logic;
SIGNAL \GPIO[34]~input_o\ : std_logic;
SIGNAL \GPIO[33]~input_o\ : std_logic;
SIGNAL \GPIO[32]~input_o\ : std_logic;
SIGNAL \GPIO[31]~input_o\ : std_logic;
SIGNAL \GPIO[30]~input_o\ : std_logic;
SIGNAL \GPIO[29]~input_o\ : std_logic;
SIGNAL \GPIO[28]~input_o\ : std_logic;
SIGNAL \GPIO[27]~input_o\ : std_logic;
SIGNAL \GPIO[26]~input_o\ : std_logic;
SIGNAL \GPIO[25]~input_o\ : std_logic;
SIGNAL \GPIO[24]~input_o\ : std_logic;
SIGNAL \GPIO[23]~input_o\ : std_logic;
SIGNAL \GPIO[22]~input_o\ : std_logic;
SIGNAL \GPIO[21]~input_o\ : std_logic;
SIGNAL \GPIO[20]~input_o\ : std_logic;
SIGNAL \GPIO[19]~input_o\ : std_logic;
SIGNAL \GPIO[18]~input_o\ : std_logic;
SIGNAL \GPIO[17]~input_o\ : std_logic;
SIGNAL \GPIO[16]~input_o\ : std_logic;
SIGNAL \GPIO[15]~input_o\ : std_logic;
SIGNAL \GPIO[14]~input_o\ : std_logic;
SIGNAL \GPIO[13]~input_o\ : std_logic;
SIGNAL \GPIO[12]~input_o\ : std_logic;
SIGNAL \GPIO[11]~input_o\ : std_logic;
SIGNAL \GPIO[10]~input_o\ : std_logic;
SIGNAL \GPIO[9]~input_o\ : std_logic;
SIGNAL \GPIO[8]~input_o\ : std_logic;
SIGNAL \GPIO[7]~input_o\ : std_logic;
SIGNAL \GPIO[6]~input_o\ : std_logic;
SIGNAL \GPIO[5]~input_o\ : std_logic;
SIGNAL \GPIO[4]~input_o\ : std_logic;
SIGNAL \GPIO[3]~input_o\ : std_logic;
SIGNAL \LCD_DATA[7]~input_o\ : std_logic;
SIGNAL \LCD_DATA[6]~input_o\ : std_logic;
SIGNAL \LCD_DATA[5]~input_o\ : std_logic;
SIGNAL \LCD_DATA[4]~input_o\ : std_logic;
SIGNAL \LCD_DATA[3]~input_o\ : std_logic;
SIGNAL \LCD_DATA[2]~input_o\ : std_logic;
SIGNAL \LCD_DATA[1]~input_o\ : std_logic;
SIGNAL \LCD_DATA[0]~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~21\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~23\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~25\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~27\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~29\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~31\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~33\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~35\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~37\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~39\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~41\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~43\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~45\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~47\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~48_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~1\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~3\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~5\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~7\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~33_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~34_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~32_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~33_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~35_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~36_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~30_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~31_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~21_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~3_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|inst|inst8[0]~0_combout\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\ : std_logic;
SIGNAL \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\ : std_logic;
SIGNAL \inst|inst|inst24~1_combout\ : std_logic;
SIGNAL \inst|inst|inst24~2_combout\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout\ : std_logic;
SIGNAL \inst|inst|inst24~3_combout\ : std_logic;
SIGNAL \inst|inst|inst24~4_combout\ : std_logic;
SIGNAL \inst|inst|inst24~combout\ : std_logic;
SIGNAL \inst|inst|inst24~clkctrl_outclk\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~33_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~35_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~47_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~45_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~37_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~39_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~53_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~55_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~61_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~63_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~15_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~49_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~51_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~14_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~43_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~41_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~13_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~59_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~57_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~12_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~11_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~1_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~10_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~6_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~1_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~4_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~6_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~6_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~3_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~2_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~8_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~3_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal20~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux17~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux17~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \GPIO[0]~input_o\ : std_logic;
SIGNAL \inst|inst1|inst|inst6~0_combout\ : std_logic;
SIGNAL \GPIO[1]~input_o\ : std_logic;
SIGNAL \GPIO[2]~input_o\ : std_logic;
SIGNAL \inst|inst1|inst|inst6~1_combout\ : std_logic;
SIGNAL \inst|inst1|inst1|inst6~0_combout\ : std_logic;
SIGNAL \inst|inst1|inst2|inst6~0_combout\ : std_logic;
SIGNAL \inst|inst5|inst15|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|inst5|inst15|Decoder0~1_combout\ : std_logic;
SIGNAL \inst|inst5|inst14|WideOr0~0_combout\ : std_logic;
SIGNAL \inst|inst5|inst14|WideOr2~0_combout\ : std_logic;
SIGNAL \inst|inst5|inst14|WideOr1~0_combout\ : std_logic;
SIGNAL \inst|inst5|inst14|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|inst5|inst14|WideOr3~0_combout\ : std_logic;
SIGNAL \inst|inst5|inst14|WideOr6~0_combout\ : std_logic;
SIGNAL \inst|inst5|inst14|WideOr5~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~0_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~1\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux49~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~3\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~4_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~5\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~6_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~7\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~8_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux67~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~9\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~10_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Equal0~3_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~11\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~12_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~13\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~14_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux64~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~15\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~16_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~17\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~18_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~19\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~20_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~21\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~22_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~23\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~24_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux59~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~25\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~26_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Equal0~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~27\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~28_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux57~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~29\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~30_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux56~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~31\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~32_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux55~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~33\ : std_logic;
SIGNAL \inst|inst21|inst4|Add0~34_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux54~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Equal0~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Equal0~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Equal0~4_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux71~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Equal0~5_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_ST[0]~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_Start~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_Start~q\ : std_logic;
SIGNAL \inst|inst21|inst3|preStart~q\ : std_logic;
SIGNAL \inst|inst21|inst3|ST.00~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|mStart~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|mStart~q\ : std_logic;
SIGNAL \inst|inst21|inst3|ST.00~q\ : std_logic;
SIGNAL \inst|inst21|inst3|ST.01~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|ST.01~q\ : std_logic;
SIGNAL \inst|inst21|inst3|Selector4~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Selector5~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Selector2~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Add0~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Selector8~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Add0~1\ : std_logic;
SIGNAL \inst|inst21|inst3|Add0~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Selector7~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Add0~3\ : std_logic;
SIGNAL \inst|inst21|inst3|Add0~4_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Selector6~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Add0~5\ : std_logic;
SIGNAL \inst|inst21|inst3|Add0~6_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Selector5~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Add0~7\ : std_logic;
SIGNAL \inst|inst21|inst3|Add0~8_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Selector4~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Selector2~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|ST.10~q\ : std_logic;
SIGNAL \inst|inst21|inst3|ST~14_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|ST.11~q\ : std_logic;
SIGNAL \inst|inst21|inst3|mStart~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|oDone~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|oDone~q\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_ST[1]~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux49~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~1\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~9\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~10_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux72~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~3\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~4_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux75~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Equal1~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~5\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~6_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux74~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~7\ : std_logic;
SIGNAL \inst|inst21|inst4|Add1~8_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[7]~5_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux9~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux9~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux9~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|DC_Flag~q\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[7]~6_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[8]~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[6]~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux11~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[6]~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[8]~3_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux49~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA~7_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux13~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux13~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|COUNT[1]~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA~13_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|COUNT[0]~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|COUNT[0]~3_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|COUNT[0]~4_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|QR[7]~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux10~0_combout\ : std_logic;
SIGNAL \SW[17]~input_o\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|COUNT[0]~5_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux11~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|COUNT[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux23~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux12~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux12~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|COUNT[2]~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA~8_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux23~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux19~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux19~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux20~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux15~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux14~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux14~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux31~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux27~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux27~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux31~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux29~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux29~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux21~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux21~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux17~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux17~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux33~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux25~3_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux25~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux33~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux24~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux24~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux16~4_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux16~5_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux32~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux28~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux28~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux20~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux32~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux35~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|CH[6]~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_DATA[6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA~9_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_DATA[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA~10_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_DATA[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA~11_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux37~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_DATA[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA~12_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux26~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux26~3_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux18~2_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux18~3_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux34~0_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux22~4_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux22~5_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux30~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux34~1_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux38~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA~14_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux39~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA~15_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|Mux40~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_DATA[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|Selector3~0_combout\ : std_logic;
SIGNAL \inst|inst21|inst3|LCD_EN~q\ : std_logic;
SIGNAL \inst|inst21|inst4|LUT_DATA[8]~4_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_RS~feeder_combout\ : std_logic;
SIGNAL \inst|inst21|inst4|mLCD_RS~q\ : std_logic;
SIGNAL \inst|inst1|inst|inst6~2_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \inst|inst21|inst4|COUNT\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \inst|inst15|inst14\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|inst21|inst4|LUT_DATA\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \inst|inst21|inst4|DB\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst21|inst4|mLCD_ST\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst21|inst4|CH\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst21|inst3|Cont\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \inst|inst21|inst4|LUT_INDEX\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|inst21|inst4|mDLY\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst21|inst4|mLCD_DATA\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \inst|inst|inst6\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst|inst8\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst21|inst4|QR\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|inst21|inst4|SB\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst21|inst4|SR\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst1|inst2|ALT_INV_inst6~0_combout\ : std_logic;
SIGNAL \inst|inst1|inst1|ALT_INV_inst6~0_combout\ : std_logic;
SIGNAL \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ALT_INV_process_1~1_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \inst|inst|ALT_INV_inst24~clkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_SW[17]~input_o\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
LCD_BLON <= ww_LCD_BLON;
ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
LCD_EN <= ww_LCD_EN;
LCD_ON <= ww_LCD_ON;
LCD_RS <= ww_LCD_RS;
LCD_RW <= ww_LCD_RW;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDG <= ww_LEDG;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAIN_bus\(0) <= vcc;

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAIN_bus\(0) <= \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTAADDR_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & vcc & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & 
\~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBADDR_bus\ <= (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & 
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~portadataout\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus\(0);

\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0\ <= \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus\(0);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\inst|inst|inst24~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \inst|inst|inst24~combout\);
\inst|inst1|inst2|ALT_INV_inst6~0_combout\ <= NOT \inst|inst1|inst2|inst6~0_combout\;
\inst|inst1|inst1|ALT_INV_inst6~0_combout\ <= NOT \inst|inst1|inst1|inst6~0_combout\;
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ALT_INV_process_1~1_combout\ <= NOT \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1_combout\;
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ALT_INV_process_1~1_combout\ <= NOT \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1_combout\;
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ALT_INV_process_1~1_combout\ <= NOT \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1_combout\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\inst|inst|ALT_INV_inst24~clkctrl_outclk\ <= NOT \inst|inst|inst24~clkctrl_outclk\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\ALT_INV_CLOCK_50~inputclkctrl_outclk\ <= NOT \CLOCK_50~inputclkctrl_outclk\;
\ALT_INV_SW[17]~input_o\ <= NOT \SW[17]~input_o\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;

-- Location: FF_X65_Y32_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: FF_X65_Y32_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: FF_X65_Y32_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: FF_X65_Y32_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: FF_X67_Y32_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\);

-- Location: FF_X67_Y32_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\);

-- Location: FF_X67_Y32_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\);

-- Location: FF_X67_Y32_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\);

-- Location: FF_X63_Y33_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q\);

-- Location: FF_X63_Y33_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q\);

-- Location: FF_X66_Y35_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~35_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q\);

-- Location: FF_X66_Y35_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~37_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~q\);

-- Location: FF_X66_Y35_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~38_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~q\);

-- Location: FF_X66_Y35_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~39_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~q\);

-- Location: FF_X66_Y32_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X65_Y32_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout\);

-- Location: FF_X66_Y32_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\);

-- Location: LCCOMB_X65_Y32_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout\);

-- Location: FF_X66_Y32_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\);

-- Location: LCCOMB_X65_Y32_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~11_combout\);

-- Location: FF_X66_Y32_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\);

-- Location: LCCOMB_X65_Y32_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~12_combout\);

-- Location: FF_X66_Y32_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X67_Y32_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout\);

-- Location: FF_X66_Y32_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\);

-- Location: LCCOMB_X67_Y32_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout\);

-- Location: FF_X66_Y32_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\);

-- Location: LCCOMB_X67_Y32_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~20_combout\);

-- Location: FF_X66_Y32_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\);

-- Location: LCCOMB_X67_Y32_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~21_combout\);

-- Location: FF_X62_Y33_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q\);

-- Location: LCCOMB_X63_Y33_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~29_combout\);

-- Location: FF_X63_Y33_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q\);

-- Location: LCCOMB_X63_Y33_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~30_combout\);

-- Location: FF_X66_Y35_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~34_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~q\);

-- Location: LCCOMB_X66_Y35_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~35_combout\);

-- Location: FF_X66_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~36_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~q\);

-- Location: LCCOMB_X66_Y35_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~37_combout\);

-- Location: FF_X66_Y35_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~37_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~q\);

-- Location: LCCOMB_X66_Y35_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~38_combout\);

-- Location: FF_X66_Y35_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~38_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~q\);

-- Location: LCCOMB_X66_Y35_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~39\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~39_combout\);

-- Location: LCCOMB_X66_Y32_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout\);

-- Location: LCCOMB_X66_Y32_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout\);

-- Location: LCCOMB_X66_Y32_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout\);

-- Location: LCCOMB_X66_Y32_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout\);

-- Location: LCCOMB_X66_Y32_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout\);

-- Location: LCCOMB_X66_Y32_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout\);

-- Location: LCCOMB_X66_Y32_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout\);

-- Location: LCCOMB_X66_Y32_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout\);

-- Location: LCCOMB_X62_Y33_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~28_combout\);

-- Location: LCCOMB_X63_Y33_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~29_combout\);

-- Location: LCCOMB_X66_Y35_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~34_combout\);

-- Location: LCCOMB_X66_Y35_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~36_combout\);

-- Location: LCCOMB_X66_Y35_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~37\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~37_combout\);

-- Location: LCCOMB_X66_Y35_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~38_combout\);

-- Location: IOOBUF_X0_Y47_N23
\LCD_BLON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_BLON);

-- Location: IOOBUF_X0_Y52_N2
\LCD_EN~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst21|inst3|LCD_EN~q\,
	devoe => ww_devoe,
	o => ww_LCD_EN);

-- Location: IOOBUF_X0_Y58_N16
\LCD_ON~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LCD_ON);

-- Location: IOOBUF_X0_Y44_N16
\LCD_RS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst21|inst4|mLCD_RS~q\,
	devoe => ww_devoe,
	o => ww_LCD_RS);

-- Location: IOOBUF_X0_Y44_N23
\LCD_RW~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LCD_RW);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[17]~input_o\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_SW[17]~input_o\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_SW[17]~input_o\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[17]~input_o\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_SW[17]~input_o\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_SW[17]~input_o\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ALT_INV_SW[17]~input_o\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[17]~input_o\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[17]~input_o\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SW[17]~input_o\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX6(6));

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(5));

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(4));

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(3));

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(2));

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(1));

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX6(0));

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX7(6));

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX7(5));

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX7(4));

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX7(3));

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX7(2));

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX7(1));

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX7(0));

-- Location: IOOBUF_X72_Y73_N23
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|inst1|inst6~0_combout\,
	devoe => ww_devoe,
	o => ww_LEDG(6));

-- Location: IOOBUF_X74_Y73_N16
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|inst|inst6~2_combout\,
	devoe => ww_devoe,
	o => ww_LEDG(5));

-- Location: IOOBUF_X72_Y73_N16
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|inst2|inst6~0_combout\,
	devoe => ww_devoe,
	o => ww_LEDG(4));

-- Location: IOOBUF_X85_Y73_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(3));

-- Location: IOOBUF_X83_Y73_N2
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LEDG(2));

-- Location: IOOBUF_X111_Y73_N9
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_LEDG(1));

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDG(0));

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(15));

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(14));

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(13));

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(12));

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(11));

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(10));

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X113_Y0_N9
\GPIO[35]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(35));

-- Location: IOOBUF_X81_Y0_N16
\GPIO[34]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(34));

-- Location: IOOBUF_X113_Y0_N2
\GPIO[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(33));

-- Location: IOOBUF_X85_Y0_N16
\GPIO[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(32));

-- Location: IOOBUF_X81_Y0_N23
\GPIO[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(31));

-- Location: IOOBUF_X85_Y0_N23
\GPIO[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(30));

-- Location: IOOBUF_X89_Y0_N2
\GPIO[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(29));

-- Location: IOOBUF_X79_Y0_N2
\GPIO[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(28));

-- Location: IOOBUF_X100_Y0_N16
\GPIO[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(27));

-- Location: IOOBUF_X79_Y0_N9
\GPIO[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(26));

-- Location: IOOBUF_X89_Y0_N9
\GPIO[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(25));

-- Location: IOOBUF_X91_Y0_N16
\GPIO[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(24));

-- Location: IOOBUF_X100_Y0_N23
\GPIO[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst5|inst15|Decoder0~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(23));

-- Location: IOOBUF_X91_Y0_N23
\GPIO[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|inst1|ALT_INV_inst6~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(22));

-- Location: IOOBUF_X111_Y0_N9
\GPIO[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst5|inst15|Decoder0~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(21));

-- Location: IOOBUF_X96_Y0_N2
\GPIO[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst1|inst2|ALT_INV_inst6~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(20));

-- Location: IOOBUF_X87_Y0_N23
\GPIO[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => GPIO(19));

-- Location: IOOBUF_X96_Y0_N9
\GPIO[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(18));

-- Location: IOOBUF_X109_Y0_N2
\GPIO[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst5|inst14|WideOr0~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(17));

-- Location: IOOBUF_X83_Y0_N2
\GPIO[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst5|inst15|Decoder0~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(16));

-- Location: IOOBUF_X85_Y0_N2
\GPIO[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst5|inst14|WideOr2~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(15));

-- Location: IOOBUF_X83_Y0_N9
\GPIO[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst5|inst14|WideOr1~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(14));

-- Location: IOOBUF_X60_Y0_N2
\GPIO[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst5|inst14|Decoder0~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(13));

-- Location: IOOBUF_X94_Y0_N2
\GPIO[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst5|inst14|WideOr3~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(12));

-- Location: IOOBUF_X65_Y0_N16
\GPIO[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst5|inst14|WideOr6~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(11));

-- Location: IOOBUF_X94_Y0_N9
\GPIO[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst5|inst14|WideOr5~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(10));

-- Location: IOOBUF_X60_Y0_N9
\GPIO[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(9));

-- Location: IOOBUF_X60_Y0_N16
\GPIO[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(8));

-- Location: IOOBUF_X65_Y0_N23
\GPIO[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(7));

-- Location: IOOBUF_X102_Y0_N16
\GPIO[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(6));

-- Location: IOOBUF_X96_Y0_N16
\GPIO[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(5));

-- Location: IOOBUF_X102_Y0_N23
\GPIO[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(4));

-- Location: IOOBUF_X96_Y0_N23
\GPIO[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(3));

-- Location: IOOBUF_X109_Y0_N9
\GPIO[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(2));

-- Location: IOOBUF_X60_Y0_N23
\GPIO[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(1));

-- Location: IOOBUF_X107_Y0_N2
\GPIO[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(0));

-- Location: IOOBUF_X0_Y47_N2
\LCD_DATA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst21|inst4|mLCD_DATA\(7),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(7));

-- Location: IOOBUF_X0_Y51_N16
\LCD_DATA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst21|inst4|mLCD_DATA\(6),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(6));

-- Location: IOOBUF_X0_Y55_N23
\LCD_DATA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst21|inst4|mLCD_DATA\(5),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(5));

-- Location: IOOBUF_X0_Y54_N9
\LCD_DATA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst21|inst4|mLCD_DATA\(4),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(4));

-- Location: IOOBUF_X0_Y49_N9
\LCD_DATA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst21|inst4|mLCD_DATA\(3),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(3));

-- Location: IOOBUF_X0_Y44_N2
\LCD_DATA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst21|inst4|mLCD_DATA\(2),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(2));

-- Location: IOOBUF_X0_Y44_N9
\LCD_DATA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst21|inst4|mLCD_DATA\(1),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(1));

-- Location: IOOBUF_X0_Y52_N16
\LCD_DATA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst21|inst4|mLCD_DATA\(0),
	oe => VCC,
	devoe => ww_devoe,
	o => LCD_DATA(0));

-- Location: IOOBUF_X0_Y37_N1
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G4
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: IOIBUF_X0_Y38_N1
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y39_N1
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y40_N1
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X38_Y45_N16
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: JTAG_X1_Y37_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X66_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X66_Y36_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X65_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X65_Y36_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X66_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X66_Y36_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X66_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X66_Y36_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X66_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X66_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X66_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: FF_X66_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X65_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X65_Y36_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X65_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X65_Y36_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X65_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X65_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X65_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X65_Y36_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X66_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X66_Y36_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X66_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X66_Y36_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X66_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X66_Y36_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X66_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X66_Y36_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X66_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X66_Y36_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X66_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X66_Y36_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X66_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X66_Y36_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X66_Y36_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X66_Y36_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X66_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X66_Y36_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X65_Y36_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\);

-- Location: LCCOMB_X65_Y36_N12
\~QIC_CREATED_GND~I\ : cycloneive_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X65_Y36_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~QIC_CREATED_GND~I_combout\,
	datab => \~QIC_CREATED_GND~I_combout\,
	datac => \~QIC_CREATED_GND~I_combout\,
	datad => \~QIC_CREATED_GND~I_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\);

-- Location: LCCOMB_X65_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

-- Location: FF_X63_Y36_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X63_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X63_Y36_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X63_Y36_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X63_Y36_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X63_Y36_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X63_Y36_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X63_Y36_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X63_Y36_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X63_Y36_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X63_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X63_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X63_Y36_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X63_Y36_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X63_Y36_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X63_Y36_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X63_Y36_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X63_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X63_Y36_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X63_Y36_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X66_Y36_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X66_Y36_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X65_Y31_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: LCCOMB_X59_Y33_N0
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17\);

-- Location: LCCOMB_X62_Y33_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~21_combout\);

-- Location: LCCOMB_X67_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X65_Y34_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0_combout\);

-- Location: FF_X65_Y34_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: LCCOMB_X68_Y33_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\);

-- Location: LCCOMB_X67_Y35_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X68_Y35_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\);

-- Location: FF_X68_Y35_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X67_Y32_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X67_Y32_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~3_combout\);

-- Location: LCCOMB_X67_Y33_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~1_combout\);

-- Location: LCCOMB_X67_Y32_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\);

-- Location: FF_X62_Y33_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~21_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q\);

-- Location: LCCOMB_X63_Y33_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout\);

-- Location: LCCOMB_X67_Y35_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X65_Y32_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X67_Y35_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\);

-- Location: LCCOMB_X67_Y35_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\);

-- Location: LCCOMB_X65_Y32_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\);

-- Location: FF_X63_Y33_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~22_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\);

-- Location: LCCOMB_X65_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\);

-- Location: LCCOMB_X65_Y34_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout\);

-- Location: LCCOMB_X65_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: LCCOMB_X65_Y34_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~8_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout\);

-- Location: LCCOMB_X63_Y36_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X63_Y36_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X67_Y36_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: LCCOMB_X67_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\);

-- Location: FF_X65_Y34_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3));

-- Location: LCCOMB_X65_Y31_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\);

-- Location: LCCOMB_X59_Y33_N2
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~17\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~21\);

-- Location: LCCOMB_X59_Y33_N4
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~21\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~23\);

-- Location: LCCOMB_X59_Y33_N6
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~23\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~25\);

-- Location: LCCOMB_X59_Y33_N8
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~25\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~27\);

-- Location: LCCOMB_X59_Y33_N10
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~27\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~29\);

-- Location: LCCOMB_X59_Y33_N12
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~29\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~31\);

-- Location: LCCOMB_X59_Y33_N14
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~31\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~33\);

-- Location: LCCOMB_X59_Y33_N16
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~33\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~35\);

-- Location: LCCOMB_X59_Y33_N18
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~35\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~37\);

-- Location: LCCOMB_X59_Y33_N20
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~37\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~39\);

-- Location: LCCOMB_X59_Y33_N22
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~39\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~41\);

-- Location: LCCOMB_X59_Y33_N24
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~41\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~43\);

-- Location: LCCOMB_X59_Y33_N26
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~43\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~45\);

-- Location: LCCOMB_X59_Y33_N28
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~45\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~47\);

-- Location: LCCOMB_X59_Y33_N30
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~48\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~47\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~48_combout\);

-- Location: LCCOMB_X62_Y33_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout\);

-- Location: FF_X62_Y33_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~23_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q\);

-- Location: LCCOMB_X63_Y33_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout\);

-- Location: FF_X63_Y33_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~24_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\);

-- Location: LCCOMB_X63_Y33_N12
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\);

-- Location: LCCOMB_X63_Y33_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout\);

-- Location: FF_X63_Y33_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~24_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q\);

-- Location: LCCOMB_X63_Y33_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout\);

-- Location: FF_X63_Y33_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~25_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\);

-- Location: LCCOMB_X62_Y33_N22
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\);

-- Location: LCCOMB_X62_Y36_N4
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\);

-- Location: LCCOMB_X62_Y36_N14
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~1\);

-- Location: LCCOMB_X62_Y36_N2
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: LCCOMB_X62_Y36_N6
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\);

-- Location: FF_X62_Y36_N7
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X62_Y36_N16
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~1\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~3\);

-- Location: LCCOMB_X62_Y36_N18
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~3\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~5\);

-- Location: LCCOMB_X62_Y36_N12
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\);

-- Location: FF_X62_Y36_N13
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X62_Y36_N20
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~5\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~7\);

-- Location: LCCOMB_X62_Y36_N10
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\);

-- Location: FF_X62_Y36_N11
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X62_Y36_N22
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~7\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\);

-- Location: LCCOMB_X62_Y36_N8
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout\);

-- Location: FF_X62_Y36_N9
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4));

-- Location: LCCOMB_X62_Y36_N26
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(4),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: LCCOMB_X62_Y36_N24
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\);

-- Location: FF_X62_Y36_N25
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X63_Y33_N22
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout\);

-- Location: LCCOMB_X62_Y36_N0
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\);

-- Location: FF_X59_Y33_N31
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[15]~48_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15));

-- Location: FF_X59_Y33_N29
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~46_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14));

-- Location: FF_X59_Y33_N27
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~44_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13));

-- Location: FF_X59_Y33_N25
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~42_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12));

-- Location: FF_X59_Y33_N23
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~40_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: FF_X59_Y33_N21
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~38_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10));

-- Location: FF_X59_Y33_N19
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~36_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X59_Y33_N17
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~34_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X59_Y33_N15
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~32_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X59_Y33_N13
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~30_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X59_Y33_N11
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~28_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X59_Y33_N9
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~26_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X59_Y33_N7
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~24_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X59_Y33_N5
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~22_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X62_Y33_N28
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X65_Y34_N16
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X66_Y31_N23
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X65_Y31_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datac => \~GND~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout\);

-- Location: LCCOMB_X66_Y33_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder_combout\);

-- Location: LCCOMB_X66_Y33_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~5_combout\);

-- Location: FF_X66_Y33_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X66_Y33_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout\);

-- Location: LCCOMB_X66_Y33_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout\);

-- Location: LCCOMB_X66_Y33_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\);

-- Location: FF_X66_Y33_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LCCOMB_X62_Y33_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout\);

-- Location: FF_X62_Y33_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~25_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q\);

-- Location: LCCOMB_X63_Y33_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout\);

-- Location: FF_X63_Y33_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~26_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\);

-- Location: LCCOMB_X62_Y33_N26
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: FF_X59_Y33_N1
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: FF_X59_Y33_N3
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~20_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[3][0]~q\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: FF_X66_Y31_N21
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X66_Y31_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datac => \~GND~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\);

-- Location: LCCOMB_X66_Y33_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\);

-- Location: FF_X66_Y33_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X66_Y35_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~33_combout\);

-- Location: LCCOMB_X67_Y32_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31_combout\);

-- Location: FF_X66_Y35_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~33_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~q\);

-- Location: LCCOMB_X66_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~34\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~34_combout\);

-- Location: LCCOMB_X67_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32_combout\);

-- Location: FF_X66_Y35_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~34_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q\);

-- Location: LCCOMB_X65_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\);

-- Location: LCCOMB_X65_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~10_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout\);

-- Location: FF_X65_Y34_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3\(3));

-- Location: LCCOMB_X67_Y36_N18
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\);

-- Location: LCCOMB_X66_Y35_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~32\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~32_combout\);

-- Location: FF_X66_Y35_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~32_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~q\);

-- Location: LCCOMB_X66_Y35_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~33\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~33_combout\);

-- Location: FF_X66_Y35_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~33_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q\);

-- Location: LCCOMB_X67_Y35_N24
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\,
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0_combout\);

-- Location: LCCOMB_X66_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~35\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~35_combout\);

-- Location: FF_X66_Y35_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~35_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~q\);

-- Location: LCCOMB_X66_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~36\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~36_combout\);

-- Location: FF_X66_Y35_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~36_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q\);

-- Location: LCCOMB_X66_Y35_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~30\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~30_combout\);

-- Location: FF_X66_Y35_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~30_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~q\);

-- Location: LCCOMB_X66_Y35_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~31\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~31_combout\);

-- Location: FF_X66_Y35_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~31_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q\);

-- Location: LCCOMB_X67_Y35_N22
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1_combout\);

-- Location: FF_X67_Y35_N25
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0_combout\,
	clrn => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ALT_INV_process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X66_Y32_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout\);

-- Location: LCCOMB_X65_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\);

-- Location: LCCOMB_X67_Y32_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout\);

-- Location: FF_X66_Y32_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X67_Y32_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout\);

-- Location: LCCOMB_X67_Y35_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\);

-- Location: FF_X67_Y32_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X65_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\);

-- Location: LCCOMB_X65_Y34_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7_combout\);

-- Location: FF_X65_Y34_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3));

-- Location: LCCOMB_X68_Y32_N24
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\);

-- Location: LCCOMB_X66_Y32_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout\);

-- Location: FF_X66_Y32_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X67_Y32_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout\);

-- Location: FF_X67_Y32_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\);

-- Location: LCCOMB_X68_Y32_N0
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\,
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0_combout\);

-- Location: LCCOMB_X66_Y32_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout\);

-- Location: FF_X66_Y32_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X67_Y32_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout\);

-- Location: FF_X67_Y32_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\);

-- Location: LCCOMB_X66_Y32_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12_combout\);

-- Location: FF_X66_Y32_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X67_Y32_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout\);

-- Location: FF_X67_Y32_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X67_Y32_N26
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1_combout\);

-- Location: FF_X68_Y32_N1
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0_combout\,
	clrn => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ALT_INV_process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X65_Y31_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\);

-- Location: LCCOMB_X65_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X65_Y34_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X65_Y34_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X65_Y34_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X65_Y32_N28
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\);

-- Location: LCCOMB_X66_Y32_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X67_Y32_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\);

-- Location: FF_X66_Y32_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X65_Y32_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\);

-- Location: LCCOMB_X65_Y32_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\);

-- Location: FF_X65_Y32_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X66_Y32_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\);

-- Location: FF_X66_Y32_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X65_Y32_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\);

-- Location: FF_X65_Y32_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X65_Y31_N16
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0_combout\);

-- Location: LCCOMB_X66_Y32_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\);

-- Location: FF_X66_Y32_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X65_Y32_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout\);

-- Location: FF_X65_Y32_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: LCCOMB_X66_Y32_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout\);

-- Location: FF_X66_Y32_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X65_Y32_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout\);

-- Location: FF_X65_Y32_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X65_Y31_N26
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_1~1_combout\);

-- Location: FF_X65_Y31_N17
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg[0]~0_combout\,
	clrn => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ALT_INV_process_1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\(0));

-- Location: FF_X66_Y31_N11
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	clrn => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X65_Y31_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\,
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|ir_loaded_address_reg\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\);

-- Location: LCCOMB_X66_Y33_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~7_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\);

-- Location: FF_X66_Y33_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X67_Y35_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\);

-- Location: LCCOMB_X66_Y36_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\);

-- Location: FF_X66_Y36_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X65_Y36_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X65_Y36_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X65_Y36_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10));

-- Location: FF_X65_Y34_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9));

-- Location: LCCOMB_X67_Y33_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0_combout\);

-- Location: LCCOMB_X66_Y33_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\);

-- Location: LCCOMB_X65_Y31_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout\);

-- Location: LCCOMB_X66_Y31_N2
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\);

-- Location: FF_X66_Y31_N3
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]~feeder_combout\,
	clrn => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: LCCOMB_X66_Y31_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~19_combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout\);

-- Location: LCCOMB_X66_Y33_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~20_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\);

-- Location: LCCOMB_X66_Y31_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout\);

-- Location: FF_X66_Y31_N5
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

-- Location: LCCOMB_X66_Y31_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~21_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5),
	datac => \~GND~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout\);

-- Location: LCCOMB_X66_Y33_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~22_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\);

-- Location: FF_X66_Y31_N7
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

-- Location: LCCOMB_X65_Y31_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	datad => \~GND~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout\);

-- Location: LCCOMB_X65_Y31_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6),
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~23_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout\);

-- Location: LCCOMB_X66_Y33_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~24_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\);

-- Location: FF_X66_Y33_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: FF_X66_Y33_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: FF_X66_Y33_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X66_Y33_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\);

-- Location: LCCOMB_X66_Y31_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~GND~combout\,
	datab => \~GND~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout\);

-- Location: FF_X66_Y31_N1
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X66_Y31_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datac => \~GND~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout\);

-- Location: LCCOMB_X66_Y33_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~18_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\);

-- Location: FF_X66_Y33_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X62_Y33_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout\);

-- Location: FF_X62_Y33_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~26_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q\);

-- Location: LCCOMB_X63_Y33_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout\);

-- Location: FF_X63_Y33_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~27_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\);

-- Location: LCCOMB_X62_Y33_N24
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]~q\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X62_Y33_N25
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	asdata => VCC,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X67_Y32_N0
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q\,
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0_combout\);

-- Location: FF_X67_Y32_N1
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\);

-- Location: LCCOMB_X66_Y31_N24
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0_combout\);

-- Location: FF_X66_Y31_N25
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\);

-- Location: LCCOMB_X67_Y34_N16
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q\,
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]~q\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0_combout\);

-- Location: FF_X67_Y34_N17
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\);

-- Location: LCCOMB_X66_Y31_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~4_combout\,
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: LCCOMB_X66_Y31_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|is_in_use_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: LCCOMB_X66_Y33_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\);

-- Location: FF_X66_Y33_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~feeder_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X65_Y36_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X65_Y36_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X67_Y33_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X69_Y32_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X68_Y32_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\);

-- Location: FF_X69_Y32_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X69_Y32_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X69_Y32_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X69_Y32_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X69_Y32_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X69_Y32_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X69_Y32_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X63_Y35_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\);

-- Location: LCCOMB_X63_Y35_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\);

-- Location: LCCOMB_X65_Y35_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X65_Y35_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\);

-- Location: FF_X63_Y35_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X63_Y35_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\);

-- Location: FF_X63_Y35_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X63_Y35_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X63_Y35_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X63_Y35_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21\);

-- Location: FF_X63_Y35_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X63_Y35_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~21\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout\);

-- Location: FF_X63_Y35_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[5]~22_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5));

-- Location: LCCOMB_X63_Y35_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout\);

-- Location: LCCOMB_X63_Y35_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\);

-- Location: FF_X63_Y35_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X63_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X63_Y35_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X65_Y35_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\);

-- Location: LCCOMB_X63_Y35_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X65_Y35_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: LCCOMB_X63_Y35_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\);

-- Location: LCCOMB_X65_Y35_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\);

-- Location: LCCOMB_X65_Y35_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\);

-- Location: LCCOMB_X65_Y35_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\);

-- Location: FF_X65_Y35_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X65_Y35_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\);

-- Location: LCCOMB_X65_Y35_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~21_combout\);

-- Location: FF_X65_Y35_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~21_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X65_Y35_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\);

-- Location: FF_X65_Y35_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X65_Y35_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: LCCOMB_X65_Y35_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: FF_X65_Y35_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X66_Y33_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X66_Y34_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\);

-- Location: LCCOMB_X67_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: LCCOMB_X66_Y34_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\);

-- Location: LCCOMB_X66_Y34_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\);

-- Location: LCCOMB_X67_Y34_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\);

-- Location: FF_X66_Y34_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LCCOMB_X66_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\);

-- Location: FF_X66_Y34_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X66_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\);

-- Location: FF_X66_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X66_Y34_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\);

-- Location: FF_X66_Y34_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X66_Y34_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\);

-- Location: FF_X66_Y34_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X66_Y34_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: LCCOMB_X66_Y34_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: LCCOMB_X67_Y34_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: LCCOMB_X67_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\);

-- Location: LCCOMB_X68_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X68_Y34_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X68_Y34_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: LCCOMB_X68_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\);

-- Location: FF_X68_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: FF_X68_Y34_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: FF_X68_Y34_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X68_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X68_Y34_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X68_Y34_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X68_Y34_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X67_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X66_Y34_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X66_Y34_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: FF_X68_Y34_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X67_Y34_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X66_Y34_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\);

-- Location: LCCOMB_X66_Y34_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: FF_X68_Y34_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X67_Y34_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: LCCOMB_X66_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X66_Y34_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X68_Y34_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\);

-- Location: FF_X68_Y34_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X67_Y34_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X67_Y34_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X67_Y34_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X67_Y34_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X67_Y34_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X67_Y34_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X67_Y34_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X66_Y33_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X67_Y33_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X67_Y33_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X67_Y33_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\);

-- Location: LCCOMB_X61_Y35_N4
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X61_Y35_N8
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\);

-- Location: LCCOMB_X61_Y35_N10
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\);

-- Location: LCCOMB_X62_Y35_N18
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X62_Y35_N22
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout\);

-- Location: FF_X61_Y35_N11
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	sclr => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X61_Y35_N12
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout\);

-- Location: FF_X61_Y35_N13
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout\,
	sclr => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X61_Y35_N2
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17_combout\);

-- Location: LCCOMB_X62_Y35_N30
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~17_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\);

-- Location: FF_X61_Y35_N5
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X61_Y35_N6
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	cout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\);

-- Location: FF_X61_Y35_N7
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	sclr => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: FF_X61_Y35_N9
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	sclr => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X61_Y35_N20
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X61_Y35_N14
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X61_Y35_N18
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X62_Y35_N10
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X61_Y35_N30
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X62_Y35_N4
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X61_Y35_N28
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X62_Y35_N28
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~1_combout\);

-- Location: FF_X61_Y35_N29
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X62_Y35_N24
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X61_Y35_N16
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X61_Y35_N0
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: FF_X61_Y35_N1
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X61_Y35_N26
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X61_Y35_N22
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X61_Y35_N24
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X61_Y35_N25
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X62_Y35_N8
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: FF_X62_Y35_N9
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X62_Y33_N10
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X62_Y33_N11
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X63_Y33_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout\);

-- Location: FF_X63_Y33_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~27_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q\);

-- Location: LCCOMB_X63_Y33_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout\);

-- Location: FF_X63_Y33_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~28_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\);

-- Location: LCCOMB_X62_Y33_N20
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\);

-- Location: LCCOMB_X63_Y33_N8
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_2\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X59_Y35_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3) = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ & (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) 
-- & (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3));

-- Location: LCCOMB_X65_Y32_N22
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\);

-- Location: LCCOMB_X65_Y32_N16
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\);

-- Location: FF_X66_Y30_N11
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(2),
	sload => VCC,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2));

-- Location: LCCOMB_X66_Y30_N30
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~3_combout\);

-- Location: LCCOMB_X65_Y31_N20
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1_combout\);

-- Location: FF_X66_Y30_N31
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~3_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(2));

-- Location: FF_X66_Y30_N9
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(1),
	sload => VCC,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1));

-- Location: LCCOMB_X66_Y30_N26
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(2),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2_combout\);

-- Location: FF_X66_Y30_N27
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(1));

-- Location: LCCOMB_X66_Y30_N0
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(1),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0_combout\);

-- Location: FF_X66_Y30_N1
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(0));

-- Location: LCCOMB_X66_Y30_N20
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(0),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]~0_combout\);

-- Location: FF_X66_Y30_N21
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]~0_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0));

-- Location: LCCOMB_X62_Y32_N30
\inst|inst|inst8[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst8[0]~0_combout\ = !\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	combout => \inst|inst|inst8[0]~0_combout\);

-- Location: FF_X62_Y32_N31
\inst|inst|inst8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst|inst8[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst8\(0));

-- Location: FF_X62_Y32_N19
\inst|inst|inst6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst|inst8\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst6\(0));

-- Location: LCCOMB_X61_Y32_N0
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\ = \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0) $ (VCC)
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\ = CARRY(\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datad => VCC,
	combout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\,
	cout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\);

-- Location: FF_X62_Y32_N27
\inst|inst|inst8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst8\(1));

-- Location: FF_X62_Y32_N17
\inst|inst|inst6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst|inst8\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst6\(1));

-- Location: FF_X62_Y32_N25
\inst|inst|inst8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst8\(2));

-- Location: FF_X62_Y32_N13
\inst|inst|inst6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst|inst8\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst6\(2));

-- Location: LCCOMB_X62_Y32_N24
\inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout\ = (\inst|inst|inst8\(0) & ((\inst|inst|inst8\(2) $ (\inst|inst|inst6\(2))) # (!\inst|inst|inst6\(0)))) # (!\inst|inst|inst8\(0) & ((\inst|inst|inst6\(0)) # 
-- (\inst|inst|inst8\(2) $ (\inst|inst|inst6\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|inst8\(0),
	datab => \inst|inst|inst6\(0),
	datac => \inst|inst|inst8\(2),
	datad => \inst|inst|inst6\(2),
	combout => \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout\);

-- Location: LCCOMB_X62_Y32_N26
\inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire\(0) = (\inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout\) # (\inst|inst|inst6\(1) $ (\inst|inst|inst8\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|inst6\(1),
	datab => \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire[0]~0_combout\,
	datac => \inst|inst|inst8\(1),
	combout => \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire\(0));

-- Location: FF_X61_Y32_N1
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	sload => \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0));

-- Location: LCCOMB_X61_Y32_N2
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\ = (\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\)) # 
-- (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\) # (GND)))
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ = CARRY((!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\) # (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datad => VCC,
	cin => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT\,
	combout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\,
	cout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X61_Y32_N3
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	sload => \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1));

-- Location: LCCOMB_X61_Y32_N4
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\ = (\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & (\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\ & VCC))
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\ = CARRY((\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2) & !\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => VCC,
	cin => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT\,
	combout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\,
	cout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\);

-- Location: FF_X61_Y32_N5
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	sload => \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2));

-- Location: LCCOMB_X61_Y32_N30
\inst|inst|inst24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst24~1_combout\ = (\inst|inst|inst6\(0) & (((\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2)) # (!\inst|inst|inst6\(1))))) # (!\inst|inst|inst6\(0) & 
-- (\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1) & ((\inst|inst|inst6\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|inst6\(0),
	datab => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(1),
	datac => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(2),
	datad => \inst|inst|inst6\(1),
	combout => \inst|inst|inst24~1_combout\);

-- Location: LCCOMB_X61_Y32_N24
\inst|inst|inst24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst24~2_combout\ = (\inst|inst|inst24~1_combout\ & ((\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0)) # ((\inst|inst|inst6\(1))))) # (!\inst|inst|inst24~1_combout\ & (((!\CLOCK_50~input_o\ & !\inst|inst|inst6\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|inst24~1_combout\,
	datab => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(0),
	datac => \CLOCK_50~input_o\,
	datad => \inst|inst|inst6\(1),
	combout => \inst|inst|inst24~2_combout\);

-- Location: LCCOMB_X61_Y32_N6
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\ = (\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\)) # 
-- (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3) & ((\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\) # (GND)))
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT\ = CARRY((!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\) # (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datad => VCC,
	cin => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT\,
	combout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\,
	cout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT\);

-- Location: FF_X61_Y32_N7
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	sload => \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3));

-- Location: LCCOMB_X61_Y32_N8
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout\ = (\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(4) & (\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(4) & (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT\ & VCC))
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT\ = CARRY((\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(4) & !\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(4),
	datad => VCC,
	cin => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT\,
	combout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout\,
	cout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT\);

-- Location: FF_X61_Y32_N9
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout\,
	asdata => \~GND~combout\,
	sload => \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(4));

-- Location: LCCOMB_X61_Y32_N10
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout\ = (\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(5) & (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT\)) # 
-- (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(5) & ((\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT\) # (GND)))
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT\ = CARRY((!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT\) # (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(5),
	datad => VCC,
	cin => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT\,
	combout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout\,
	cout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT\);

-- Location: FF_X61_Y32_N11
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout\,
	asdata => \~GND~combout\,
	sload => \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(5));

-- Location: LCCOMB_X61_Y32_N12
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout\ = \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT\ $ (!\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(6),
	cin => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT\,
	combout => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout\);

-- Location: FF_X61_Y32_N13
\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout\,
	asdata => \~GND~combout\,
	sload => \inst|inst|inst5|LPM_COMPARE_component|auto_generated|aneb_result_wire\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(6));

-- Location: LCCOMB_X62_Y32_N18
\inst|inst|inst24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst24~3_combout\ = (\inst|inst|inst6\(1) & ((\inst|inst|inst6\(0) & (\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(6))) # (!\inst|inst|inst6\(0) & 
-- ((\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(5)))))) # (!\inst|inst|inst6\(1) & (((\inst|inst|inst6\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|inst6\(1),
	datab => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(6),
	datac => \inst|inst|inst6\(0),
	datad => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(5),
	combout => \inst|inst|inst24~3_combout\);

-- Location: LCCOMB_X62_Y32_N16
\inst|inst|inst24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst24~4_combout\ = (\inst|inst|inst6\(1) & (((\inst|inst|inst24~3_combout\)))) # (!\inst|inst|inst6\(1) & ((\inst|inst|inst24~3_combout\ & (\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(4))) # 
-- (!\inst|inst|inst24~3_combout\ & ((\inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(4),
	datab => \inst|inst|inst13|LPM_COUNTER_component|auto_generated|counter_reg_bit\(3),
	datac => \inst|inst|inst6\(1),
	datad => \inst|inst|inst24~3_combout\,
	combout => \inst|inst|inst24~4_combout\);

-- Location: LCCOMB_X62_Y32_N12
\inst|inst|inst24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst|inst24~combout\ = LCELL((\inst|inst|inst6\(2) & ((\inst|inst|inst24~4_combout\))) # (!\inst|inst|inst6\(2) & (\inst|inst|inst24~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst|inst24~2_combout\,
	datac => \inst|inst|inst6\(2),
	datad => \inst|inst|inst24~4_combout\,
	combout => \inst|inst|inst24~combout\);

-- Location: CLKCTRL_G17
\inst|inst|inst24~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \inst|inst|inst24~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \inst|inst|inst24~clkctrl_outclk\);

-- Location: LCCOMB_X59_Y35_N26
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\ = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & 
-- (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\);

-- Location: M9K_X51_Y30_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y35_N10
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout\ = \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout\);

-- Location: FF_X59_Y35_N11
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1));

-- Location: LCCOMB_X59_Y35_N2
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3) = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ & 
-- (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3));

-- Location: LCCOMB_X58_Y36_N16
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\ = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14) & 
-- (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & !\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\);

-- Location: M9K_X64_Y23_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y35_N16
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3) = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ & 
-- (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & !\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3));

-- Location: LCCOMB_X58_Y36_N2
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\ = (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14) & 
-- (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & !\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\);

-- Location: M9K_X51_Y23_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64_PORTBDATAOUT_bus\);

-- Location: FF_X59_Y35_N1
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0));

-- Location: LCCOMB_X59_Y35_N12
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3) = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ & (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) 
-- & (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & !\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3));

-- Location: LCCOMB_X59_Y35_N22
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\ = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & 
-- (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & !\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\);

-- Location: M9K_X51_Y27_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y31_N24
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a64~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a80~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout\);

-- Location: LCCOMB_X52_Y31_N10
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a112~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a96~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~2_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout\);

-- Location: LCCOMB_X59_Y35_N28
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3) = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ & (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) 
-- & (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & !\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3));

-- Location: LCCOMB_X58_Y36_N18
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\ = (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14) & 
-- (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\);

-- Location: M9K_X64_Y41_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y35_N14
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3) = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ & (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) 
-- & (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3));

-- Location: LCCOMB_X59_Y35_N24
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\ = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & 
-- (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\);

-- Location: M9K_X51_Y43_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y35_N18
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3) = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ & 
-- (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & !\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3));

-- Location: LCCOMB_X59_Y35_N4
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\ = (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & 
-- (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & !\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\);

-- Location: M9K_X51_Y42_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X59_Y35_N30
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3) = (\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ & 
-- (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3));

-- Location: LCCOMB_X59_Y35_N8
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\ = (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & 
-- (!\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15) & \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\);

-- Location: M9K_X51_Y44_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N24
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout\);

-- Location: LCCOMB_X52_Y40_N10
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a48~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~0_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout\);

-- Location: LCCOMB_X58_Y36_N20
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout\ = \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(15),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout\);

-- Location: FF_X58_Y36_N21
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2));

-- Location: LCCOMB_X58_Y36_N0
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~3_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~1_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout\);

-- Location: M9K_X37_Y49_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y41_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N28
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout\);

-- Location: M9K_X64_Y45_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y44_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N14
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~4_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a49~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout\);

-- Location: M9K_X37_Y50_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y45_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y37_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y51_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N16
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0\) 
-- # ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) 
-- & \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a81~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a65~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout\);

-- Location: LCCOMB_X52_Y40_N26
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a97~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a113~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~6_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout\);

-- Location: LCCOMB_X58_Y36_N26
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~5_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~7_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout\);

-- Location: M9K_X51_Y53_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y44_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y36_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y40_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0\) # ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a82~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a66~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout\);

-- Location: LCCOMB_X52_Y40_N2
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a114~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a98~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~10_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout\);

-- Location: M9K_X64_Y40_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y46_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y47_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N4
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout\);

-- Location: M9K_X51_Y48_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N22
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~8_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a50~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout\);

-- Location: LCCOMB_X58_Y36_N22
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~11_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~9_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout\);

-- Location: M9K_X51_Y52_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y37_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y54_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N8
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0\) # ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a83~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a67~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout\);

-- Location: M9K_X51_Y49_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N18
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a115~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~14_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a99~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout\);

-- Location: M9K_X37_Y45_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y43_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y40_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y47_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N12
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout\);

-- Location: LCCOMB_X52_Y40_N6
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a51~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~12_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout\);

-- Location: LCCOMB_X58_Y36_N4
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~15_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~13_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout\);

-- Location: M9K_X78_Y46_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y33_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y54_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y33_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a68~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a84~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout\);

-- Location: LCCOMB_X63_Y32_N26
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a116~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a100~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~18_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout\);

-- Location: M9K_X78_Y36_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y46_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y49_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y42_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)) # 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ & (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout\);

-- Location: M9K_X78_Y40_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y36_N10
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a52~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~16_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout\);

-- Location: LCCOMB_X58_Y36_N8
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~19_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~17_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout\);

-- Location: M9K_X37_Y20_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y20_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N16
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a85~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a69~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout\);

-- Location: M9K_X64_Y32_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y27_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N2
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~22_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a117~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a101~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout\);

-- Location: M9K_X64_Y25_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y21_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y34_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N20
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout\);

-- Location: M9K_X37_Y27_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N30
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\) # ((!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout\ & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a53~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~20_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout\);

-- Location: LCCOMB_X58_Y36_N14
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~23_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~21_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout\);

-- Location: M9K_X64_Y31_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y31_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y30_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y29_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N24
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a70~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a86~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout\);

-- Location: LCCOMB_X63_Y32_N18
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a102~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a118~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~26_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout\);

-- Location: M9K_X78_Y29_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y28_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y36_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N4
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\) # ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout\);

-- Location: M9K_X64_Y28_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N14
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout\ & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout\ & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~24_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a54~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout\);

-- Location: LCCOMB_X58_Y36_N30
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~27_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~25_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout\);

-- Location: M9K_X78_Y30_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y21_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y22_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N8
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a71~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a87~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout\);

-- Location: M9K_X64_Y26_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N10
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0\) # ((!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout\ & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a119~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~30_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a103~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout\);

-- Location: M9K_X78_Y34_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y27_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y32_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y38_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X63_Y32_N28
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)) # 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout\);

-- Location: LCCOMB_X63_Y32_N22
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a55~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~28_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout\);

-- Location: LCCOMB_X58_Y36_N6
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~31_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~29_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout\);

-- Location: M9K_X37_Y32_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y46_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y42_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y39_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y39_N24
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout\);

-- Location: LCCOMB_X50_Y39_N10
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~33_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a56~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~32_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~33_combout\);

-- Location: M9K_X37_Y39_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y34_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N16
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a72~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a88~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout\);

-- Location: M9K_X37_Y41_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y33_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y36_N8
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~35_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout\ & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout\ & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~34_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a104~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a120~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~35_combout\);

-- Location: LCCOMB_X58_Y36_N28
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~33_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~35_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8_combout\);

-- Location: M9K_X64_Y24_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y25_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y18_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y16_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N10
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a89~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a73~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout\);

-- Location: LCCOMB_X50_Y32_N12
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~47_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a105~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a121~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~46_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~47_combout\);

-- Location: M9K_X37_Y19_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y35_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N30
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\) # ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ & 
-- !\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout\);

-- Location: M9K_X37_Y29_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y22_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N24
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~45_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout\ & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout\ & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~44_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a57~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~45_combout\);

-- Location: LCCOMB_X58_Y36_N24
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~47_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~45_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9_combout\);

-- Location: M9K_X37_Y30_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y36_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y20_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N18
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout\);

-- Location: M9K_X51_Y28_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N20
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~37_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\) # ((!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout\ & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ & 
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a58~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~36_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~37_combout\);

-- Location: M9K_X37_Y33_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y25_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N22
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a90~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a74~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout\);

-- Location: M9K_X37_Y24_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y24_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~39_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout\ & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout\ & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~38_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a106~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a122~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~39_combout\);

-- Location: LCCOMB_X58_Y35_N28
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~37_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~39_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10_combout\);

-- Location: M9K_X37_Y31_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y34_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N6
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout\);

-- Location: M9K_X37_Y28_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y22_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N8
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~53_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout\ & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout\ & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~52_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a59~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~53_combout\);

-- Location: M9K_X51_Y21_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y18_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N26
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0\) # ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a91~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a75~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout\);

-- Location: M9K_X37_Y35_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y26_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N4
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~55_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout\ & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout\ & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~54_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a107~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a123~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~55_combout\);

-- Location: LCCOMB_X58_Y35_N14
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~53_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~55_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11_combout\);

-- Location: M9K_X78_Y45_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y39_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y42_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y39_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X61_Y39_N24
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout\);

-- Location: LCCOMB_X61_Y39_N2
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~61_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a60~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~60_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~61_combout\);

-- Location: M9K_X64_Y51_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y53_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y52_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y31_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 12,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y35_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a76~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a92~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout\);

-- Location: LCCOMB_X58_Y35_N20
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~63_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a108~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a124~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~62_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~63_combout\);

-- Location: LCCOMB_X58_Y35_N4
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~61_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~63_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~15_combout\);

-- Location: M9K_X78_Y37_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61_PORTBDATAOUT_bus\);

-- Location: M9K_X78_Y35_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y38_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y35_N30
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\) # ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout\);

-- Location: M9K_X78_Y38_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y35_N24
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~49_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a61~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~48_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~49_combout\);

-- Location: M9K_X64_Y17_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y17_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y35_N12
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a77~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a93~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout\);

-- Location: M9K_X64_Y37_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y35_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 13,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y35_N6
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~51_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout\ & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout\ & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~50_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a125~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a109~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~51_combout\);

-- Location: LCCOMB_X58_Y35_N8
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~49_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~51_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~14_combout\);

-- Location: M9K_X78_Y26_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y23_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y15_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y19_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N2
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a78~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a94~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout\);

-- Location: LCCOMB_X50_Y32_N28
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~43_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a126~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a110~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~42_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~43_combout\);

-- Location: M9K_X78_Y43_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\);

-- Location: M9K_X37_Y38_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y42_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y19_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 14,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X58_Y35_N10
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout\);

-- Location: LCCOMB_X58_Y35_N18
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~41_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a62~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~40_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~41_combout\);

-- Location: LCCOMB_X58_Y35_N26
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~43_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~41_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~13_combout\);

-- Location: M9K_X64_Y50_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1712w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1806w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y55_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1722w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1817w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y29_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1702w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1795w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y50_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1692w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X50_Y32_N14
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0\) # ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a95~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a79~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout\);

-- Location: LCCOMB_X58_Y35_N2
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~59_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0\))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0\)))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a111~PORTBDATAOUT0\,
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a127~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~58_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~59_combout\);

-- Location: M9K_X64_Y48_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1682w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1773w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63_PORTBDATAOUT_bus\);

-- Location: M9K_X51_Y32_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1662w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1751w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y47_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1672w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => GND,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|rden_decode_b|w_anode1762w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\);

-- Location: M9K_X64_Y43_N0
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sep5_interface:inst|ram01:inst19|altsyncram:altsyncram_component|altsyncram_eci1:auto_generated|altsyncram_3o82:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 15,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 65536,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w\(3),
	portbre => VCC,
	clk0 => \inst|inst|ALT_INV_inst24~clkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena1 => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode1645w[3]~0_combout\,
	portadatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\,
	portbdatain => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\,
	portaaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\,
	portbaddr => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\,
	portbdataout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X52_Y40_N20
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))) # 
-- (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout\);

-- Location: LCCOMB_X52_Y40_N30
\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~57_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\)) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout\ & 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\))))) # (!\inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a63~PORTBDATAOUT0\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~56_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~57_combout\);

-- Location: LCCOMB_X58_Y35_N22
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~59_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|mux7|_~57_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~12_combout\);

-- Location: LCCOMB_X62_Y36_N28
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LCCOMB_X58_Y36_N12
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\);

-- Location: FF_X58_Y35_N23
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~12_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15));

-- Location: FF_X58_Y35_N27
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14]~13_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(15),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14));

-- Location: FF_X58_Y35_N9
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13]~14_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(14),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13));

-- Location: FF_X58_Y35_N5
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12]~15_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(13),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12));

-- Location: FF_X58_Y35_N15
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~11_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(12),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: FF_X58_Y35_N29
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]~10_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: FF_X58_Y36_N25
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]~9_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: FF_X58_Y36_N29
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]~8_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: FF_X58_Y36_N7
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]~7_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: FF_X58_Y36_N31
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]~6_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: FF_X58_Y36_N15
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~5_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: FF_X58_Y36_N9
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]~4_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: FF_X58_Y36_N5
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~3_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: FF_X58_Y36_N23
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~2_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: FF_X58_Y36_N27
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: FF_X58_Y36_N1
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~0_combout\,
	asdata => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	sload => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	ena => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X63_Y33_N24
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]~q\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]~q\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LCCOMB_X63_Y33_N2
\inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~q\,
	datac => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	datad => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\,
	combout => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout\);

-- Location: FF_X67_Y33_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: LCCOMB_X65_Y32_N0
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\,
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0_combout\);

-- Location: FF_X65_Y32_N1
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\);

-- Location: LCCOMB_X65_Y32_N18
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(0),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0_combout\);

-- Location: LCCOMB_X62_Y33_N30
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X65_Y33_N12
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~6_combout\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~11_combout\);

-- Location: LCCOMB_X65_Y33_N28
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout\);

-- Location: FF_X65_Y33_N13
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~11_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X65_Y33_N30
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X65_Y33_N0
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~6_combout\,
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9_combout\);

-- Location: FF_X65_Y33_N1
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X65_Y33_N16
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~1_combout\);

-- Location: LCCOMB_X65_Y33_N18
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~6_combout\,
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~10_combout\);

-- Location: FF_X65_Y33_N19
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~10_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X65_Y33_N10
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~6_combout\);

-- Location: LCCOMB_X65_Y33_N6
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~6_combout\,
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7_combout\);

-- Location: FF_X65_Y33_N7
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X65_Y33_N22
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LCCOMB_X67_Y33_N16
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X65_Y33_N14
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X65_Y33_N26
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X62_Y33_N16
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\);

-- Location: FF_X65_Y33_N27
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X65_Y33_N4
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X65_Y33_N8
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: FF_X65_Y33_N9
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X65_Y33_N20
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\,
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: FF_X65_Y33_N21
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X65_Y33_N24
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\,
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: FF_X65_Y33_N25
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\,
	ena => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X65_Y33_N2
\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0_combout\,
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	combout => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\);

-- Location: FF_X67_Y33_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1));

-- Location: LCCOMB_X67_Y33_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0_combout\);

-- Location: FF_X67_Y33_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(10),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(2));

-- Location: LCCOMB_X62_Y37_N6
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X62_Y37_N24
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X62_Y37_N28
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~0_combout\,
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~4_combout\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7_combout\);

-- Location: LCCOMB_X67_Y36_N4
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3\(3),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\);

-- Location: LCCOMB_X63_Y37_N0
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\);

-- Location: FF_X62_Y37_N29
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X63_Y37_N28
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~1_combout\);

-- Location: LCCOMB_X63_Y37_N10
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|Add0~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~4_combout\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9_combout\);

-- Location: FF_X63_Y37_N11
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X63_Y37_N22
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~4_combout\);

-- Location: LCCOMB_X62_Y37_N8
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~4_combout\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~8_combout\);

-- Location: FF_X62_Y37_N9
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~8_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X62_Y37_N10
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~4_combout\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~6_combout\);

-- Location: FF_X62_Y37_N11
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~6_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X63_Y37_N2
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LCCOMB_X63_Y37_N4
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X63_Y37_N18
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X63_Y37_N30
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X63_Y37_N26
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X63_Y37_N6
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\);

-- Location: FF_X63_Y37_N27
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X63_Y37_N12
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X63_Y37_N8
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X63_Y37_N14
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X63_Y37_N24
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: FF_X63_Y37_N25
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X63_Y37_N16
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X63_Y37_N17
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X63_Y37_N20
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: FF_X67_Y35_N11
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\,
	sload => VCC,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X67_Y36_N20
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(1),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]~feeder_combout\);

-- Location: LCCOMB_X67_Y36_N22
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3\(3),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\);

-- Location: FF_X67_Y36_N21
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]~feeder_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1));

-- Location: LCCOMB_X67_Y36_N6
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2_combout\);

-- Location: LCCOMB_X67_Y36_N26
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q\,
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1_combout\);

-- Location: FF_X67_Y36_N7
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(1));

-- Location: LCCOMB_X67_Y36_N8
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(0),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]~feeder_combout\);

-- Location: FF_X67_Y36_N9
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]~feeder_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0));

-- Location: LCCOMB_X67_Y36_N0
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(1),
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0_combout\);

-- Location: FF_X67_Y36_N1
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0_combout\,
	ena => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(0));

-- Location: LCCOMB_X67_Y34_N2
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_3\(3),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0_combout\);

-- Location: FF_X67_Y34_N3
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\);

-- Location: LCCOMB_X67_Y35_N20
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]~q\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(0),
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]~q\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0_combout\);

-- Location: LCCOMB_X67_Y35_N10
\inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~q\,
	datac => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0_combout\,
	combout => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\);

-- Location: LCCOMB_X67_Y33_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datad => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~1_combout\);

-- Location: LCCOMB_X67_Y33_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X62_Y34_N16
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X61_Y33_N24
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~2_combout\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~6_combout\);

-- Location: LCCOMB_X68_Y32_N26
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\);

-- Location: LCCOMB_X62_Y33_N0
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~3_combout\);

-- Location: FF_X61_Y33_N25
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~6_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X61_Y33_N10
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~2_combout\);

-- Location: LCCOMB_X61_Y33_N4
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9_combout\);

-- Location: FF_X61_Y33_N5
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~9_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X61_Y33_N6
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7_combout\);

-- Location: LCCOMB_X61_Y33_N2
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~7_combout\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~8_combout\);

-- Location: FF_X61_Y33_N3
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~8_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X61_Y33_N28
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\);

-- Location: LCCOMB_X61_Y33_N30
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~4_combout\,
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\);

-- Location: FF_X61_Y33_N31
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter~5_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X61_Y33_N0
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X61_Y33_N20
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X61_Y33_N16
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X62_Y33_N18
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\);

-- Location: FF_X61_Y33_N17
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X61_Y33_N26
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X61_Y33_N22
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: FF_X61_Y33_N23
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X61_Y33_N18
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X61_Y33_N19
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X61_Y33_N12
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LCCOMB_X61_Y33_N8
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: FF_X61_Y33_N9
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X68_Y32_N18
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~3_combout\);

-- Location: LCCOMB_X68_Y32_N22
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_1~0_combout\,
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[0]~1_combout\);

-- Location: FF_X68_Y32_N19
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~3_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(2));

-- Location: LCCOMB_X69_Y28_N26
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(1),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]~feeder_combout\);

-- Location: LCCOMB_X68_Y32_N8
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\);

-- Location: FF_X69_Y28_N27
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[1]~feeder_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1));

-- Location: LCCOMB_X68_Y32_N4
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(2),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2_combout\);

-- Location: FF_X68_Y32_N5
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~2_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(1));

-- Location: FF_X69_Y28_N5
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(0),
	sload => VCC,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0));

-- Location: LCCOMB_X68_Y32_N2
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(1),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|sdr~0_combout\,
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0_combout\);

-- Location: FF_X68_Y32_N3
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg~0_combout\,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(0));

-- Location: LCCOMB_X69_Y32_N8
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1\(3),
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0_combout\);

-- Location: FF_X69_Y32_N9
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\);

-- Location: LCCOMB_X68_Y32_N28
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(0),
	datac => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|bypass_reg_out~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0_combout\);

-- Location: LCCOMB_X68_Y32_N6
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	datab => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~0_combout\,
	combout => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\);

-- Location: LCCOMB_X67_Y33_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux16~1_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(2),
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X68_Y33_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\);

-- Location: LCCOMB_X67_Y33_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X67_Y33_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal20~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal20~0_combout\);

-- Location: LCCOMB_X67_Y33_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal20~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\);

-- Location: LCCOMB_X67_Y33_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux17~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~1_combout\,
	datab => \inst|inst14|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\,
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux17~0_combout\);

-- Location: LCCOMB_X67_Y33_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux17~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ret~0_combout\,
	datab => \inst|inst19|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux17~0_combout\,
	datad => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|adapted_tdo~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux17~1_combout\);

-- Location: LCCOMB_X68_Y33_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Mux17~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: LCCOMB_X68_Y33_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\);

-- Location: FF_X68_Y33_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G0
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: FF_X69_Y28_N23
\inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_shift_reg\(2),
	sload => VCC,
	ena => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|process_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2));

-- Location: FF_X69_Y28_N21
\inst|inst15|inst14[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst15|inst14\(2));

-- Location: FF_X69_Y28_N11
\inst|inst15|inst14[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst15|inst14\(0));

-- Location: IOIBUF_X107_Y0_N1
\GPIO[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(0),
	o => \GPIO[0]~input_o\);

-- Location: LCCOMB_X69_Y28_N10
\inst|inst1|inst|inst6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst1|inst|inst6~0_combout\ = (!\inst|inst15|inst14\(2) & (\inst|inst15|inst14\(0) & !\GPIO[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst15|inst14\(2),
	datac => \inst|inst15|inst14\(0),
	datad => \GPIO[0]~input_o\,
	combout => \inst|inst1|inst|inst6~0_combout\);

-- Location: FF_X69_Y28_N9
\inst|inst15|inst14[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst2|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst15|inst14\(1));

-- Location: IOIBUF_X60_Y0_N22
\GPIO[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(1),
	o => \GPIO[1]~input_o\);

-- Location: IOIBUF_X109_Y0_N8
\GPIO[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(2),
	o => \GPIO[2]~input_o\);

-- Location: LCCOMB_X69_Y28_N6
\inst|inst1|inst|inst6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst1|inst|inst6~1_combout\ = (\GPIO[0]~input_o\ & \GPIO[2]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \GPIO[0]~input_o\,
	datad => \GPIO[2]~input_o\,
	combout => \inst|inst1|inst|inst6~1_combout\);

-- Location: LCCOMB_X69_Y28_N24
\inst|inst1|inst1|inst6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst1|inst1|inst6~0_combout\ = (\inst|inst1|inst|inst6~0_combout\ & ((\inst|inst15|inst14\(1)) # ((\GPIO[1]~input_o\ & \inst|inst1|inst|inst6~1_combout\)))) # (!\inst|inst1|inst|inst6~0_combout\ & (((\GPIO[1]~input_o\ & 
-- \inst|inst1|inst|inst6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|inst|inst6~0_combout\,
	datab => \inst|inst15|inst14\(1),
	datac => \GPIO[1]~input_o\,
	datad => \inst|inst1|inst|inst6~1_combout\,
	combout => \inst|inst1|inst1|inst6~0_combout\);

-- Location: LCCOMB_X69_Y28_N20
\inst|inst1|inst2|inst6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst1|inst2|inst6~0_combout\ = (\GPIO[0]~input_o\ & (((!\GPIO[2]~input_o\)))) # (!\GPIO[0]~input_o\ & (((\inst|inst15|inst14\(2))) # (!\inst|inst15|inst14\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst15|inst14\(0),
	datab => \GPIO[0]~input_o\,
	datac => \inst|inst15|inst14\(2),
	datad => \GPIO[2]~input_o\,
	combout => \inst|inst1|inst2|inst6~0_combout\);

-- Location: LCCOMB_X99_Y1_N24
\inst|inst5|inst15|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst5|inst15|Decoder0~0_combout\ = (\inst|inst1|inst1|inst6~0_combout\) # (!\inst|inst1|inst2|inst6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|inst1|inst6~0_combout\,
	datac => \inst|inst1|inst2|inst6~0_combout\,
	combout => \inst|inst5|inst15|Decoder0~0_combout\);

-- Location: LCCOMB_X99_Y1_N26
\inst|inst5|inst15|Decoder0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst5|inst15|Decoder0~1_combout\ = (!\inst|inst1|inst1|inst6~0_combout\ & !\inst|inst1|inst2|inst6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|inst1|inst6~0_combout\,
	datac => \inst|inst1|inst2|inst6~0_combout\,
	combout => \inst|inst5|inst15|Decoder0~1_combout\);

-- Location: LCCOMB_X66_Y30_N28
\inst|inst5|inst14|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst5|inst14|WideOr0~0_combout\ = (\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1) & (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0) & 
-- \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2))) # (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1) & ((!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	combout => \inst|inst5|inst14|WideOr0~0_combout\);

-- Location: LCCOMB_X66_Y30_N6
\inst|inst5|inst14|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst5|inst14|WideOr2~0_combout\ = ((!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1) & \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2))) # 
-- (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	combout => \inst|inst5|inst14|WideOr2~0_combout\);

-- Location: LCCOMB_X66_Y30_N16
\inst|inst5|inst14|WideOr1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst5|inst14|WideOr1~0_combout\ = (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2) & ((\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1)) # 
-- (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	combout => \inst|inst5|inst14|WideOr1~0_combout\);

-- Location: LCCOMB_X66_Y30_N18
\inst|inst5|inst14|Decoder0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst5|inst14|Decoder0~0_combout\ = (\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0) & (\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1) & 
-- !\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	combout => \inst|inst5|inst14|Decoder0~0_combout\);

-- Location: LCCOMB_X66_Y30_N4
\inst|inst5|inst14|WideOr3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst5|inst14|WideOr3~0_combout\ = (\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0) & (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1) & 
-- \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2))) # (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0) & (\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1) $ 
-- (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	combout => \inst|inst5|inst14|WideOr3~0_combout\);

-- Location: LCCOMB_X66_Y30_N22
\inst|inst5|inst14|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst5|inst14|WideOr6~0_combout\ = (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1) & (\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0) $ 
-- (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	combout => \inst|inst5|inst14|WideOr6~0_combout\);

-- Location: LCCOMB_X66_Y30_N24
\inst|inst5|inst14|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst5|inst14|WideOr5~0_combout\ = (\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2) & (\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0) $ 
-- (!\inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(0),
	datac => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(1),
	datad => \inst|inst33|LPM_CONSTANT_component|ag|mgl_prim1|constant_update_reg\(2),
	combout => \inst|inst5|inst14|WideOr5~0_combout\);

-- Location: LCCOMB_X56_Y41_N10
\inst|inst21|inst4|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add1~0_combout\ = \inst|inst21|inst4|LUT_INDEX\(0) $ (VCC)
-- \inst|inst21|inst4|Add1~1\ = CARRY(\inst|inst21|inst4|LUT_INDEX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(0),
	datad => VCC,
	combout => \inst|inst21|inst4|Add1~0_combout\,
	cout => \inst|inst21|inst4|Add1~1\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X53_Y44_N14
\inst|inst21|inst4|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~0_combout\ = \inst|inst21|inst4|mDLY\(0) $ (VCC)
-- \inst|inst21|inst4|Add0~1\ = CARRY(\inst|inst21|inst4|mDLY\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(0),
	datad => VCC,
	combout => \inst|inst21|inst4|Add0~0_combout\,
	cout => \inst|inst21|inst4|Add0~1\);

-- Location: LCCOMB_X53_Y44_N16
\inst|inst21|inst4|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~2_combout\ = (\inst|inst21|inst4|mDLY\(1) & (!\inst|inst21|inst4|Add0~1\)) # (!\inst|inst21|inst4|mDLY\(1) & ((\inst|inst21|inst4|Add0~1\) # (GND)))
-- \inst|inst21|inst4|Add0~3\ = CARRY((!\inst|inst21|inst4|Add0~1\) # (!\inst|inst21|inst4|mDLY\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(1),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~1\,
	combout => \inst|inst21|inst4|Add0~2_combout\,
	cout => \inst|inst21|inst4|Add0~3\);

-- Location: LCCOMB_X52_Y44_N4
\inst|inst21|inst4|Mux49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux49~2_combout\ = (\inst|inst21|inst4|mLCD_ST\(1) & !\inst|inst21|inst4|mLCD_ST\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mLCD_ST\(1),
	datad => \inst|inst21|inst4|mLCD_ST\(0),
	combout => \inst|inst21|inst4|Mux49~2_combout\);

-- Location: FF_X53_Y44_N17
\inst|inst21|inst4|mDLY[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(1));

-- Location: LCCOMB_X53_Y44_N18
\inst|inst21|inst4|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~4_combout\ = (\inst|inst21|inst4|mDLY\(2) & (\inst|inst21|inst4|Add0~3\ $ (GND))) # (!\inst|inst21|inst4|mDLY\(2) & (!\inst|inst21|inst4|Add0~3\ & VCC))
-- \inst|inst21|inst4|Add0~5\ = CARRY((\inst|inst21|inst4|mDLY\(2) & !\inst|inst21|inst4|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(2),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~3\,
	combout => \inst|inst21|inst4|Add0~4_combout\,
	cout => \inst|inst21|inst4|Add0~5\);

-- Location: FF_X53_Y44_N19
\inst|inst21|inst4|mDLY[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add0~4_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(2));

-- Location: LCCOMB_X53_Y44_N20
\inst|inst21|inst4|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~6_combout\ = (\inst|inst21|inst4|mDLY\(3) & (!\inst|inst21|inst4|Add0~5\)) # (!\inst|inst21|inst4|mDLY\(3) & ((\inst|inst21|inst4|Add0~5\) # (GND)))
-- \inst|inst21|inst4|Add0~7\ = CARRY((!\inst|inst21|inst4|Add0~5\) # (!\inst|inst21|inst4|mDLY\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(3),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~5\,
	combout => \inst|inst21|inst4|Add0~6_combout\,
	cout => \inst|inst21|inst4|Add0~7\);

-- Location: FF_X53_Y44_N21
\inst|inst21|inst4|mDLY[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(3));

-- Location: LCCOMB_X53_Y44_N22
\inst|inst21|inst4|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~8_combout\ = (\inst|inst21|inst4|mDLY\(4) & (\inst|inst21|inst4|Add0~7\ $ (GND))) # (!\inst|inst21|inst4|mDLY\(4) & (!\inst|inst21|inst4|Add0~7\ & VCC))
-- \inst|inst21|inst4|Add0~9\ = CARRY((\inst|inst21|inst4|mDLY\(4) & !\inst|inst21|inst4|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(4),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~7\,
	combout => \inst|inst21|inst4|Add0~8_combout\,
	cout => \inst|inst21|inst4|Add0~9\);

-- Location: LCCOMB_X53_Y44_N12
\inst|inst21|inst4|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux67~0_combout\ = (\inst|inst21|inst4|Add0~8_combout\ & ((\inst|inst21|inst4|mDLY\(0)) # ((\inst|inst21|inst4|mDLY\(1)) # (!\inst|inst21|inst4|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(0),
	datab => \inst|inst21|inst4|mDLY\(1),
	datac => \inst|inst21|inst4|Add0~8_combout\,
	datad => \inst|inst21|inst4|Equal0~4_combout\,
	combout => \inst|inst21|inst4|Mux67~0_combout\);

-- Location: FF_X53_Y44_N13
\inst|inst21|inst4|mDLY[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux67~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(4));

-- Location: LCCOMB_X53_Y44_N24
\inst|inst21|inst4|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~10_combout\ = (\inst|inst21|inst4|mDLY\(5) & (!\inst|inst21|inst4|Add0~9\)) # (!\inst|inst21|inst4|mDLY\(5) & ((\inst|inst21|inst4|Add0~9\) # (GND)))
-- \inst|inst21|inst4|Add0~11\ = CARRY((!\inst|inst21|inst4|Add0~9\) # (!\inst|inst21|inst4|mDLY\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(5),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~9\,
	combout => \inst|inst21|inst4|Add0~10_combout\,
	cout => \inst|inst21|inst4|Add0~11\);

-- Location: FF_X53_Y44_N25
\inst|inst21|inst4|mDLY[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add0~10_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(5));

-- Location: LCCOMB_X53_Y44_N6
\inst|inst21|inst4|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Equal0~3_combout\ = (\inst|inst21|inst4|mDLY\(4) & (!\inst|inst21|inst4|mDLY\(2) & (!\inst|inst21|inst4|mDLY\(5) & !\inst|inst21|inst4|mDLY\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(4),
	datab => \inst|inst21|inst4|mDLY\(2),
	datac => \inst|inst21|inst4|mDLY\(5),
	datad => \inst|inst21|inst4|mDLY\(3),
	combout => \inst|inst21|inst4|Equal0~3_combout\);

-- Location: LCCOMB_X53_Y44_N26
\inst|inst21|inst4|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~12_combout\ = (\inst|inst21|inst4|mDLY\(6) & (\inst|inst21|inst4|Add0~11\ $ (GND))) # (!\inst|inst21|inst4|mDLY\(6) & (!\inst|inst21|inst4|Add0~11\ & VCC))
-- \inst|inst21|inst4|Add0~13\ = CARRY((\inst|inst21|inst4|mDLY\(6) & !\inst|inst21|inst4|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(6),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~11\,
	combout => \inst|inst21|inst4|Add0~12_combout\,
	cout => \inst|inst21|inst4|Add0~13\);

-- Location: FF_X53_Y44_N27
\inst|inst21|inst4|mDLY[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add0~12_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(6));

-- Location: LCCOMB_X53_Y44_N28
\inst|inst21|inst4|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~14_combout\ = (\inst|inst21|inst4|mDLY\(7) & (!\inst|inst21|inst4|Add0~13\)) # (!\inst|inst21|inst4|mDLY\(7) & ((\inst|inst21|inst4|Add0~13\) # (GND)))
-- \inst|inst21|inst4|Add0~15\ = CARRY((!\inst|inst21|inst4|Add0~13\) # (!\inst|inst21|inst4|mDLY\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(7),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~13\,
	combout => \inst|inst21|inst4|Add0~14_combout\,
	cout => \inst|inst21|inst4|Add0~15\);

-- Location: LCCOMB_X53_Y44_N8
\inst|inst21|inst4|Mux64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux64~0_combout\ = (\inst|inst21|inst4|Add0~14_combout\ & ((\inst|inst21|inst4|mDLY\(1)) # ((\inst|inst21|inst4|mDLY\(0)) # (!\inst|inst21|inst4|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(1),
	datab => \inst|inst21|inst4|mDLY\(0),
	datac => \inst|inst21|inst4|Add0~14_combout\,
	datad => \inst|inst21|inst4|Equal0~4_combout\,
	combout => \inst|inst21|inst4|Mux64~0_combout\);

-- Location: FF_X53_Y44_N9
\inst|inst21|inst4|mDLY[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux64~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(7));

-- Location: LCCOMB_X53_Y44_N30
\inst|inst21|inst4|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~16_combout\ = (\inst|inst21|inst4|mDLY\(8) & (\inst|inst21|inst4|Add0~15\ $ (GND))) # (!\inst|inst21|inst4|mDLY\(8) & (!\inst|inst21|inst4|Add0~15\ & VCC))
-- \inst|inst21|inst4|Add0~17\ = CARRY((\inst|inst21|inst4|mDLY\(8) & !\inst|inst21|inst4|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(8),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~15\,
	combout => \inst|inst21|inst4|Add0~16_combout\,
	cout => \inst|inst21|inst4|Add0~17\);

-- Location: FF_X53_Y44_N31
\inst|inst21|inst4|mDLY[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add0~16_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(8));

-- Location: LCCOMB_X53_Y43_N0
\inst|inst21|inst4|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~18_combout\ = (\inst|inst21|inst4|mDLY\(9) & (!\inst|inst21|inst4|Add0~17\)) # (!\inst|inst21|inst4|mDLY\(9) & ((\inst|inst21|inst4|Add0~17\) # (GND)))
-- \inst|inst21|inst4|Add0~19\ = CARRY((!\inst|inst21|inst4|Add0~17\) # (!\inst|inst21|inst4|mDLY\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(9),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~17\,
	combout => \inst|inst21|inst4|Add0~18_combout\,
	cout => \inst|inst21|inst4|Add0~19\);

-- Location: FF_X53_Y43_N1
\inst|inst21|inst4|mDLY[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add0~18_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(9));

-- Location: LCCOMB_X53_Y43_N2
\inst|inst21|inst4|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~20_combout\ = (\inst|inst21|inst4|mDLY\(10) & (\inst|inst21|inst4|Add0~19\ $ (GND))) # (!\inst|inst21|inst4|mDLY\(10) & (!\inst|inst21|inst4|Add0~19\ & VCC))
-- \inst|inst21|inst4|Add0~21\ = CARRY((\inst|inst21|inst4|mDLY\(10) & !\inst|inst21|inst4|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(10),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~19\,
	combout => \inst|inst21|inst4|Add0~20_combout\,
	cout => \inst|inst21|inst4|Add0~21\);

-- Location: FF_X53_Y43_N3
\inst|inst21|inst4|mDLY[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add0~20_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(10));

-- Location: LCCOMB_X53_Y43_N4
\inst|inst21|inst4|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~22_combout\ = (\inst|inst21|inst4|mDLY\(11) & (!\inst|inst21|inst4|Add0~21\)) # (!\inst|inst21|inst4|mDLY\(11) & ((\inst|inst21|inst4|Add0~21\) # (GND)))
-- \inst|inst21|inst4|Add0~23\ = CARRY((!\inst|inst21|inst4|Add0~21\) # (!\inst|inst21|inst4|mDLY\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(11),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~21\,
	combout => \inst|inst21|inst4|Add0~22_combout\,
	cout => \inst|inst21|inst4|Add0~23\);

-- Location: FF_X53_Y43_N5
\inst|inst21|inst4|mDLY[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add0~22_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(11));

-- Location: LCCOMB_X53_Y43_N6
\inst|inst21|inst4|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~24_combout\ = (\inst|inst21|inst4|mDLY\(12) & (\inst|inst21|inst4|Add0~23\ $ (GND))) # (!\inst|inst21|inst4|mDLY\(12) & (!\inst|inst21|inst4|Add0~23\ & VCC))
-- \inst|inst21|inst4|Add0~25\ = CARRY((\inst|inst21|inst4|mDLY\(12) & !\inst|inst21|inst4|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(12),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~23\,
	combout => \inst|inst21|inst4|Add0~24_combout\,
	cout => \inst|inst21|inst4|Add0~25\);

-- Location: LCCOMB_X53_Y43_N20
\inst|inst21|inst4|Mux59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux59~0_combout\ = (\inst|inst21|inst4|Add0~24_combout\ & (((\inst|inst21|inst4|mDLY\(0)) # (\inst|inst21|inst4|mDLY\(1))) # (!\inst|inst21|inst4|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Add0~24_combout\,
	datab => \inst|inst21|inst4|Equal0~4_combout\,
	datac => \inst|inst21|inst4|mDLY\(0),
	datad => \inst|inst21|inst4|mDLY\(1),
	combout => \inst|inst21|inst4|Mux59~0_combout\);

-- Location: FF_X53_Y43_N21
\inst|inst21|inst4|mDLY[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux59~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(12));

-- Location: LCCOMB_X53_Y43_N8
\inst|inst21|inst4|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~26_combout\ = (\inst|inst21|inst4|mDLY\(13) & (!\inst|inst21|inst4|Add0~25\)) # (!\inst|inst21|inst4|mDLY\(13) & ((\inst|inst21|inst4|Add0~25\) # (GND)))
-- \inst|inst21|inst4|Add0~27\ = CARRY((!\inst|inst21|inst4|Add0~25\) # (!\inst|inst21|inst4|mDLY\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(13),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~25\,
	combout => \inst|inst21|inst4|Add0~26_combout\,
	cout => \inst|inst21|inst4|Add0~27\);

-- Location: FF_X53_Y43_N9
\inst|inst21|inst4|mDLY[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add0~26_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(13));

-- Location: LCCOMB_X53_Y43_N22
\inst|inst21|inst4|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Equal0~1_combout\ = (!\inst|inst21|inst4|mDLY\(13) & (!\inst|inst21|inst4|mDLY\(10) & (!\inst|inst21|inst4|mDLY\(11) & \inst|inst21|inst4|mDLY\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(13),
	datab => \inst|inst21|inst4|mDLY\(10),
	datac => \inst|inst21|inst4|mDLY\(11),
	datad => \inst|inst21|inst4|mDLY\(12),
	combout => \inst|inst21|inst4|Equal0~1_combout\);

-- Location: LCCOMB_X53_Y43_N10
\inst|inst21|inst4|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~28_combout\ = (\inst|inst21|inst4|mDLY\(14) & (\inst|inst21|inst4|Add0~27\ $ (GND))) # (!\inst|inst21|inst4|mDLY\(14) & (!\inst|inst21|inst4|Add0~27\ & VCC))
-- \inst|inst21|inst4|Add0~29\ = CARRY((\inst|inst21|inst4|mDLY\(14) & !\inst|inst21|inst4|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(14),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~27\,
	combout => \inst|inst21|inst4|Add0~28_combout\,
	cout => \inst|inst21|inst4|Add0~29\);

-- Location: LCCOMB_X53_Y43_N24
\inst|inst21|inst4|Mux57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux57~0_combout\ = (\inst|inst21|inst4|Add0~28_combout\ & (((\inst|inst21|inst4|mDLY\(0)) # (\inst|inst21|inst4|mDLY\(1))) # (!\inst|inst21|inst4|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Add0~28_combout\,
	datab => \inst|inst21|inst4|Equal0~4_combout\,
	datac => \inst|inst21|inst4|mDLY\(0),
	datad => \inst|inst21|inst4|mDLY\(1),
	combout => \inst|inst21|inst4|Mux57~0_combout\);

-- Location: FF_X53_Y43_N25
\inst|inst21|inst4|mDLY[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux57~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(14));

-- Location: LCCOMB_X53_Y43_N12
\inst|inst21|inst4|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~30_combout\ = (\inst|inst21|inst4|mDLY\(15) & (!\inst|inst21|inst4|Add0~29\)) # (!\inst|inst21|inst4|mDLY\(15) & ((\inst|inst21|inst4|Add0~29\) # (GND)))
-- \inst|inst21|inst4|Add0~31\ = CARRY((!\inst|inst21|inst4|Add0~29\) # (!\inst|inst21|inst4|mDLY\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(15),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~29\,
	combout => \inst|inst21|inst4|Add0~30_combout\,
	cout => \inst|inst21|inst4|Add0~31\);

-- Location: LCCOMB_X53_Y43_N30
\inst|inst21|inst4|Mux56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux56~0_combout\ = (\inst|inst21|inst4|Add0~30_combout\ & ((\inst|inst21|inst4|mDLY\(0)) # ((\inst|inst21|inst4|mDLY\(1)) # (!\inst|inst21|inst4|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(0),
	datab => \inst|inst21|inst4|Equal0~4_combout\,
	datac => \inst|inst21|inst4|Add0~30_combout\,
	datad => \inst|inst21|inst4|mDLY\(1),
	combout => \inst|inst21|inst4|Mux56~0_combout\);

-- Location: FF_X53_Y43_N31
\inst|inst21|inst4|mDLY[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux56~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(15));

-- Location: LCCOMB_X53_Y43_N14
\inst|inst21|inst4|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~32_combout\ = (\inst|inst21|inst4|mDLY\(16) & (\inst|inst21|inst4|Add0~31\ $ (GND))) # (!\inst|inst21|inst4|mDLY\(16) & (!\inst|inst21|inst4|Add0~31\ & VCC))
-- \inst|inst21|inst4|Add0~33\ = CARRY((\inst|inst21|inst4|mDLY\(16) & !\inst|inst21|inst4|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mDLY\(16),
	datad => VCC,
	cin => \inst|inst21|inst4|Add0~31\,
	combout => \inst|inst21|inst4|Add0~32_combout\,
	cout => \inst|inst21|inst4|Add0~33\);

-- Location: LCCOMB_X53_Y43_N28
\inst|inst21|inst4|Mux55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux55~0_combout\ = (\inst|inst21|inst4|Add0~32_combout\ & ((\inst|inst21|inst4|mDLY\(0)) # ((\inst|inst21|inst4|mDLY\(1)) # (!\inst|inst21|inst4|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(0),
	datab => \inst|inst21|inst4|Equal0~4_combout\,
	datac => \inst|inst21|inst4|Add0~32_combout\,
	datad => \inst|inst21|inst4|mDLY\(1),
	combout => \inst|inst21|inst4|Mux55~0_combout\);

-- Location: FF_X53_Y43_N29
\inst|inst21|inst4|mDLY[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux55~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(16));

-- Location: LCCOMB_X53_Y43_N16
\inst|inst21|inst4|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add0~34_combout\ = \inst|inst21|inst4|Add0~33\ $ (\inst|inst21|inst4|mDLY\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|mDLY\(17),
	cin => \inst|inst21|inst4|Add0~33\,
	combout => \inst|inst21|inst4|Add0~34_combout\);

-- Location: LCCOMB_X53_Y43_N18
\inst|inst21|inst4|Mux54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux54~0_combout\ = (\inst|inst21|inst4|Add0~34_combout\ & ((\inst|inst21|inst4|mDLY\(1)) # ((\inst|inst21|inst4|mDLY\(0)) # (!\inst|inst21|inst4|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(1),
	datab => \inst|inst21|inst4|Add0~34_combout\,
	datac => \inst|inst21|inst4|mDLY\(0),
	datad => \inst|inst21|inst4|Equal0~4_combout\,
	combout => \inst|inst21|inst4|Mux54~0_combout\);

-- Location: FF_X53_Y43_N19
\inst|inst21|inst4|mDLY[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux54~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(17));

-- Location: LCCOMB_X53_Y43_N26
\inst|inst21|inst4|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Equal0~0_combout\ = (\inst|inst21|inst4|mDLY\(17) & (\inst|inst21|inst4|mDLY\(14) & (\inst|inst21|inst4|mDLY\(15) & \inst|inst21|inst4|mDLY\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(17),
	datab => \inst|inst21|inst4|mDLY\(14),
	datac => \inst|inst21|inst4|mDLY\(15),
	datad => \inst|inst21|inst4|mDLY\(16),
	combout => \inst|inst21|inst4|Equal0~0_combout\);

-- Location: LCCOMB_X53_Y44_N10
\inst|inst21|inst4|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Equal0~2_combout\ = (!\inst|inst21|inst4|mDLY\(6) & (\inst|inst21|inst4|mDLY\(7) & (!\inst|inst21|inst4|mDLY\(8) & !\inst|inst21|inst4|mDLY\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(6),
	datab => \inst|inst21|inst4|mDLY\(7),
	datac => \inst|inst21|inst4|mDLY\(8),
	datad => \inst|inst21|inst4|mDLY\(9),
	combout => \inst|inst21|inst4|Equal0~2_combout\);

-- Location: LCCOMB_X53_Y44_N0
\inst|inst21|inst4|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Equal0~4_combout\ = (\inst|inst21|inst4|Equal0~3_combout\ & (\inst|inst21|inst4|Equal0~1_combout\ & (\inst|inst21|inst4|Equal0~0_combout\ & \inst|inst21|inst4|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Equal0~3_combout\,
	datab => \inst|inst21|inst4|Equal0~1_combout\,
	datac => \inst|inst21|inst4|Equal0~0_combout\,
	datad => \inst|inst21|inst4|Equal0~2_combout\,
	combout => \inst|inst21|inst4|Equal0~4_combout\);

-- Location: LCCOMB_X53_Y44_N2
\inst|inst21|inst4|Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux71~0_combout\ = (\inst|inst21|inst4|Add0~0_combout\ & ((\inst|inst21|inst4|mDLY\(1)) # ((\inst|inst21|inst4|mDLY\(0)) # (!\inst|inst21|inst4|Equal0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Add0~0_combout\,
	datab => \inst|inst21|inst4|mDLY\(1),
	datac => \inst|inst21|inst4|mDLY\(0),
	datad => \inst|inst21|inst4|Equal0~4_combout\,
	combout => \inst|inst21|inst4|Mux71~0_combout\);

-- Location: FF_X53_Y44_N3
\inst|inst21|inst4|mDLY[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux71~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mDLY\(0));

-- Location: LCCOMB_X53_Y44_N4
\inst|inst21|inst4|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Equal0~5_combout\ = (!\inst|inst21|inst4|mDLY\(0) & (!\inst|inst21|inst4|mDLY\(1) & \inst|inst21|inst4|Equal0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mDLY\(0),
	datab => \inst|inst21|inst4|mDLY\(1),
	datad => \inst|inst21|inst4|Equal0~4_combout\,
	combout => \inst|inst21|inst4|Equal0~5_combout\);

-- Location: LCCOMB_X52_Y44_N20
\inst|inst21|inst4|mLCD_ST[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|mLCD_ST[0]~1_combout\ = (\inst|inst21|inst4|mLCD_ST\(1) & (((!\inst|inst21|inst4|mLCD_ST\(0) & \inst|inst21|inst4|Equal0~5_combout\)))) # (!\inst|inst21|inst4|mLCD_ST\(1) & (((!\inst|inst21|inst4|mLCD_ST\(0))) # 
-- (!\inst|inst21|inst3|oDone~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|oDone~q\,
	datab => \inst|inst21|inst4|mLCD_ST\(1),
	datac => \inst|inst21|inst4|mLCD_ST\(0),
	datad => \inst|inst21|inst4|Equal0~5_combout\,
	combout => \inst|inst21|inst4|mLCD_ST[0]~1_combout\);

-- Location: FF_X52_Y44_N21
\inst|inst21|inst4|mLCD_ST[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|mLCD_ST[0]~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_ST\(0));

-- Location: LCCOMB_X52_Y44_N8
\inst|inst21|inst4|mLCD_Start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|mLCD_Start~0_combout\ = (\inst|inst21|inst4|mLCD_ST\(1) & (((\inst|inst21|inst4|mLCD_Start~q\)))) # (!\inst|inst21|inst4|mLCD_ST\(1) & (((!\inst|inst21|inst3|oDone~q\ & \inst|inst21|inst4|mLCD_Start~q\)) # 
-- (!\inst|inst21|inst4|mLCD_ST\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|oDone~q\,
	datab => \inst|inst21|inst4|mLCD_ST\(1),
	datac => \inst|inst21|inst4|mLCD_Start~q\,
	datad => \inst|inst21|inst4|mLCD_ST\(0),
	combout => \inst|inst21|inst4|mLCD_Start~0_combout\);

-- Location: FF_X52_Y44_N9
\inst|inst21|inst4|mLCD_Start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|mLCD_Start~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_Start~q\);

-- Location: FF_X55_Y43_N15
\inst|inst21|inst3|preStart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst21|inst4|mLCD_Start~q\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|preStart~q\);

-- Location: LCCOMB_X55_Y43_N22
\inst|inst21|inst3|ST.00~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|ST.00~0_combout\ = !\inst|inst21|inst3|ST.11~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst3|ST.11~q\,
	combout => \inst|inst21|inst3|ST.00~0_combout\);

-- Location: LCCOMB_X55_Y43_N8
\inst|inst21|inst3|mStart~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|mStart~0_combout\ = (\inst|inst21|inst3|mStart~q\ & (((!\inst|inst21|inst3|ST.11~q\)))) # (!\inst|inst21|inst3|mStart~q\ & (\inst|inst21|inst4|mLCD_Start~q\ & (!\inst|inst21|inst3|preStart~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mLCD_Start~q\,
	datab => \inst|inst21|inst3|preStart~q\,
	datac => \inst|inst21|inst3|mStart~q\,
	datad => \inst|inst21|inst3|ST.11~q\,
	combout => \inst|inst21|inst3|mStart~0_combout\);

-- Location: FF_X55_Y43_N9
\inst|inst21|inst3|mStart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|mStart~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|mStart~q\);

-- Location: FF_X55_Y43_N23
\inst|inst21|inst3|ST.00\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|ST.00~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst3|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|ST.00~q\);

-- Location: LCCOMB_X55_Y43_N10
\inst|inst21|inst3|ST.01~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|ST.01~0_combout\ = !\inst|inst21|inst3|ST.00~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst21|inst3|ST.00~q\,
	combout => \inst|inst21|inst3|ST.01~0_combout\);

-- Location: FF_X55_Y43_N11
\inst|inst21|inst3|ST.01\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|ST.01~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst3|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|ST.01~q\);

-- Location: LCCOMB_X55_Y43_N26
\inst|inst21|inst3|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Selector4~0_combout\ = (\inst|inst21|inst3|Cont\(4) & ((\inst|inst21|inst3|ST.01~q\) # ((\inst|inst21|inst3|ST.10~q\) # (!\inst|inst21|inst3|ST.00~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|ST.01~q\,
	datab => \inst|inst21|inst3|ST.10~q\,
	datac => \inst|inst21|inst3|ST.00~q\,
	datad => \inst|inst21|inst3|Cont\(4),
	combout => \inst|inst21|inst3|Selector4~0_combout\);

-- Location: LCCOMB_X55_Y43_N30
\inst|inst21|inst3|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Selector5~0_combout\ = (\inst|inst21|inst3|ST.01~q\) # (((\inst|inst21|inst3|ST.10~q\ & \inst|inst21|inst3|Cont\(4))) # (!\inst|inst21|inst3|ST.00~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|ST.01~q\,
	datab => \inst|inst21|inst3|ST.10~q\,
	datac => \inst|inst21|inst3|ST.00~q\,
	datad => \inst|inst21|inst3|Cont\(4),
	combout => \inst|inst21|inst3|Selector5~0_combout\);

-- Location: LCCOMB_X55_Y43_N20
\inst|inst21|inst3|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Selector2~1_combout\ = (\inst|inst21|inst3|ST.10~q\ & !\inst|inst21|inst3|Cont\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst3|ST.10~q\,
	datad => \inst|inst21|inst3|Cont\(4),
	combout => \inst|inst21|inst3|Selector2~1_combout\);

-- Location: LCCOMB_X56_Y43_N10
\inst|inst21|inst3|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Add0~0_combout\ = \inst|inst21|inst3|Cont\(0) $ (VCC)
-- \inst|inst21|inst3|Add0~1\ = CARRY(\inst|inst21|inst3|Cont\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|Cont\(0),
	datad => VCC,
	combout => \inst|inst21|inst3|Add0~0_combout\,
	cout => \inst|inst21|inst3|Add0~1\);

-- Location: LCCOMB_X55_Y43_N2
\inst|inst21|inst3|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Selector8~0_combout\ = (\inst|inst21|inst3|Selector5~0_combout\ & ((\inst|inst21|inst3|Cont\(0)) # ((\inst|inst21|inst3|Add0~0_combout\ & \inst|inst21|inst3|Selector2~1_combout\)))) # (!\inst|inst21|inst3|Selector5~0_combout\ & 
-- (\inst|inst21|inst3|Add0~0_combout\ & ((\inst|inst21|inst3|Selector2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|Selector5~0_combout\,
	datab => \inst|inst21|inst3|Add0~0_combout\,
	datac => \inst|inst21|inst3|Cont\(0),
	datad => \inst|inst21|inst3|Selector2~1_combout\,
	combout => \inst|inst21|inst3|Selector8~0_combout\);

-- Location: FF_X55_Y43_N3
\inst|inst21|inst3|Cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|Selector8~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst3|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|Cont\(0));

-- Location: LCCOMB_X56_Y43_N12
\inst|inst21|inst3|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Add0~2_combout\ = (\inst|inst21|inst3|Cont\(1) & (!\inst|inst21|inst3|Add0~1\)) # (!\inst|inst21|inst3|Cont\(1) & ((\inst|inst21|inst3|Add0~1\) # (GND)))
-- \inst|inst21|inst3|Add0~3\ = CARRY((!\inst|inst21|inst3|Add0~1\) # (!\inst|inst21|inst3|Cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|Cont\(1),
	datad => VCC,
	cin => \inst|inst21|inst3|Add0~1\,
	combout => \inst|inst21|inst3|Add0~2_combout\,
	cout => \inst|inst21|inst3|Add0~3\);

-- Location: LCCOMB_X55_Y43_N16
\inst|inst21|inst3|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Selector7~0_combout\ = (\inst|inst21|inst3|Selector5~0_combout\ & ((\inst|inst21|inst3|Cont\(1)) # ((\inst|inst21|inst3|Add0~2_combout\ & \inst|inst21|inst3|Selector2~1_combout\)))) # (!\inst|inst21|inst3|Selector5~0_combout\ & 
-- (\inst|inst21|inst3|Add0~2_combout\ & ((\inst|inst21|inst3|Selector2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|Selector5~0_combout\,
	datab => \inst|inst21|inst3|Add0~2_combout\,
	datac => \inst|inst21|inst3|Cont\(1),
	datad => \inst|inst21|inst3|Selector2~1_combout\,
	combout => \inst|inst21|inst3|Selector7~0_combout\);

-- Location: FF_X55_Y43_N17
\inst|inst21|inst3|Cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|Selector7~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst3|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|Cont\(1));

-- Location: LCCOMB_X56_Y43_N14
\inst|inst21|inst3|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Add0~4_combout\ = (\inst|inst21|inst3|Cont\(2) & (\inst|inst21|inst3|Add0~3\ $ (GND))) # (!\inst|inst21|inst3|Cont\(2) & (!\inst|inst21|inst3|Add0~3\ & VCC))
-- \inst|inst21|inst3|Add0~5\ = CARRY((\inst|inst21|inst3|Cont\(2) & !\inst|inst21|inst3|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst3|Cont\(2),
	datad => VCC,
	cin => \inst|inst21|inst3|Add0~3\,
	combout => \inst|inst21|inst3|Add0~4_combout\,
	cout => \inst|inst21|inst3|Add0~5\);

-- Location: LCCOMB_X55_Y43_N6
\inst|inst21|inst3|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Selector6~0_combout\ = (\inst|inst21|inst3|Selector5~0_combout\ & ((\inst|inst21|inst3|Cont\(2)) # ((\inst|inst21|inst3|Add0~4_combout\ & \inst|inst21|inst3|Selector2~1_combout\)))) # (!\inst|inst21|inst3|Selector5~0_combout\ & 
-- (\inst|inst21|inst3|Add0~4_combout\ & ((\inst|inst21|inst3|Selector2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|Selector5~0_combout\,
	datab => \inst|inst21|inst3|Add0~4_combout\,
	datac => \inst|inst21|inst3|Cont\(2),
	datad => \inst|inst21|inst3|Selector2~1_combout\,
	combout => \inst|inst21|inst3|Selector6~0_combout\);

-- Location: FF_X55_Y43_N7
\inst|inst21|inst3|Cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|Selector6~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst3|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|Cont\(2));

-- Location: LCCOMB_X56_Y43_N16
\inst|inst21|inst3|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Add0~6_combout\ = (\inst|inst21|inst3|Cont\(3) & (!\inst|inst21|inst3|Add0~5\)) # (!\inst|inst21|inst3|Cont\(3) & ((\inst|inst21|inst3|Add0~5\) # (GND)))
-- \inst|inst21|inst3|Add0~7\ = CARRY((!\inst|inst21|inst3|Add0~5\) # (!\inst|inst21|inst3|Cont\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|Cont\(3),
	datad => VCC,
	cin => \inst|inst21|inst3|Add0~5\,
	combout => \inst|inst21|inst3|Add0~6_combout\,
	cout => \inst|inst21|inst3|Add0~7\);

-- Location: LCCOMB_X55_Y43_N12
\inst|inst21|inst3|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Selector5~1_combout\ = (\inst|inst21|inst3|Selector5~0_combout\ & ((\inst|inst21|inst3|Cont\(3)) # ((\inst|inst21|inst3|Selector2~1_combout\ & \inst|inst21|inst3|Add0~6_combout\)))) # (!\inst|inst21|inst3|Selector5~0_combout\ & 
-- (\inst|inst21|inst3|Selector2~1_combout\ & ((\inst|inst21|inst3|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|Selector5~0_combout\,
	datab => \inst|inst21|inst3|Selector2~1_combout\,
	datac => \inst|inst21|inst3|Cont\(3),
	datad => \inst|inst21|inst3|Add0~6_combout\,
	combout => \inst|inst21|inst3|Selector5~1_combout\);

-- Location: FF_X55_Y43_N13
\inst|inst21|inst3|Cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|Selector5~1_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst3|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|Cont\(3));

-- Location: LCCOMB_X56_Y43_N18
\inst|inst21|inst3|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Add0~8_combout\ = \inst|inst21|inst3|Add0~7\ $ (!\inst|inst21|inst3|Cont\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst3|Cont\(4),
	cin => \inst|inst21|inst3|Add0~7\,
	combout => \inst|inst21|inst3|Add0~8_combout\);

-- Location: LCCOMB_X55_Y43_N18
\inst|inst21|inst3|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Selector4~1_combout\ = (\inst|inst21|inst3|Selector4~0_combout\) # ((\inst|inst21|inst3|ST.10~q\ & \inst|inst21|inst3|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst3|ST.10~q\,
	datac => \inst|inst21|inst3|Selector4~0_combout\,
	datad => \inst|inst21|inst3|Add0~8_combout\,
	combout => \inst|inst21|inst3|Selector4~1_combout\);

-- Location: FF_X55_Y43_N19
\inst|inst21|inst3|Cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|Selector4~1_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst3|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|Cont\(4));

-- Location: LCCOMB_X55_Y43_N28
\inst|inst21|inst3|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Selector2~0_combout\ = (\inst|inst21|inst3|ST.01~q\) # ((\inst|inst21|inst3|ST.10~q\ & !\inst|inst21|inst3|Cont\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|ST.01~q\,
	datac => \inst|inst21|inst3|ST.10~q\,
	datad => \inst|inst21|inst3|Cont\(4),
	combout => \inst|inst21|inst3|Selector2~0_combout\);

-- Location: FF_X55_Y43_N29
\inst|inst21|inst3|ST.10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|Selector2~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst3|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|ST.10~q\);

-- Location: LCCOMB_X55_Y43_N4
\inst|inst21|inst3|ST~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|ST~14_combout\ = (\inst|inst21|inst3|ST.10~q\ & \inst|inst21|inst3|Cont\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst3|ST.10~q\,
	datad => \inst|inst21|inst3|Cont\(4),
	combout => \inst|inst21|inst3|ST~14_combout\);

-- Location: FF_X55_Y43_N5
\inst|inst21|inst3|ST.11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|ST~14_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst3|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|ST.11~q\);

-- Location: LCCOMB_X56_Y43_N24
\inst|inst21|inst3|mStart~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|mStart~1_combout\ = (\inst|inst21|inst3|ST.11~q\ & \inst|inst21|inst3|mStart~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst21|inst3|ST.11~q\,
	datad => \inst|inst21|inst3|mStart~q\,
	combout => \inst|inst21|inst3|mStart~1_combout\);

-- Location: LCCOMB_X55_Y43_N0
\inst|inst21|inst3|oDone~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|oDone~0_combout\ = (\inst|inst21|inst3|mStart~1_combout\) # ((\inst|inst21|inst3|oDone~q\ & ((\inst|inst21|inst3|preStart~q\) # (!\inst|inst21|inst4|mLCD_Start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|mLCD_Start~q\,
	datab => \inst|inst21|inst3|preStart~q\,
	datac => \inst|inst21|inst3|oDone~q\,
	datad => \inst|inst21|inst3|mStart~1_combout\,
	combout => \inst|inst21|inst3|oDone~0_combout\);

-- Location: FF_X55_Y43_N1
\inst|inst21|inst3|oDone\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|oDone~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|oDone~q\);

-- Location: LCCOMB_X52_Y44_N18
\inst|inst21|inst4|mLCD_ST[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|mLCD_ST[1]~0_combout\ = (\inst|inst21|inst4|mLCD_ST\(0) & (\inst|inst21|inst3|oDone~q\ & !\inst|inst21|inst4|mLCD_ST\(1))) # (!\inst|inst21|inst4|mLCD_ST\(0) & ((\inst|inst21|inst4|mLCD_ST\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|oDone~q\,
	datab => \inst|inst21|inst4|mLCD_ST\(0),
	datac => \inst|inst21|inst4|mLCD_ST\(1),
	combout => \inst|inst21|inst4|mLCD_ST[1]~0_combout\);

-- Location: FF_X52_Y44_N19
\inst|inst21|inst4|mLCD_ST[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|mLCD_ST[1]~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_ST\(1));

-- Location: LCCOMB_X52_Y44_N26
\inst|inst21|inst4|Mux49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux49~1_combout\ = (\inst|inst21|inst4|mLCD_ST\(1) & \inst|inst21|inst4|mLCD_ST\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mLCD_ST\(1),
	datad => \inst|inst21|inst4|mLCD_ST\(0),
	combout => \inst|inst21|inst4|Mux49~1_combout\);

-- Location: FF_X56_Y41_N11
\inst|inst21|inst4|LUT_INDEX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add1~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_INDEX\(0));

-- Location: LCCOMB_X56_Y41_N12
\inst|inst21|inst4|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add1~2_combout\ = (\inst|inst21|inst4|LUT_INDEX\(1) & (!\inst|inst21|inst4|Add1~1\)) # (!\inst|inst21|inst4|LUT_INDEX\(1) & ((\inst|inst21|inst4|Add1~1\) # (GND)))
-- \inst|inst21|inst4|Add1~3\ = CARRY((!\inst|inst21|inst4|Add1~1\) # (!\inst|inst21|inst4|LUT_INDEX\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|LUT_INDEX\(1),
	datad => VCC,
	cin => \inst|inst21|inst4|Add1~1\,
	combout => \inst|inst21|inst4|Add1~2_combout\,
	cout => \inst|inst21|inst4|Add1~3\);

-- Location: FF_X56_Y41_N13
\inst|inst21|inst4|LUT_INDEX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add1~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_INDEX\(1));

-- Location: LCCOMB_X56_Y41_N18
\inst|inst21|inst4|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add1~8_combout\ = (\inst|inst21|inst4|LUT_INDEX\(4) & (\inst|inst21|inst4|Add1~7\ $ (GND))) # (!\inst|inst21|inst4|LUT_INDEX\(4) & (!\inst|inst21|inst4|Add1~7\ & VCC))
-- \inst|inst21|inst4|Add1~9\ = CARRY((\inst|inst21|inst4|LUT_INDEX\(4) & !\inst|inst21|inst4|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datad => VCC,
	cin => \inst|inst21|inst4|Add1~7\,
	combout => \inst|inst21|inst4|Add1~8_combout\,
	cout => \inst|inst21|inst4|Add1~9\);

-- Location: LCCOMB_X56_Y41_N20
\inst|inst21|inst4|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add1~10_combout\ = \inst|inst21|inst4|LUT_INDEX\(5) $ (\inst|inst21|inst4|Add1~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(5),
	cin => \inst|inst21|inst4|Add1~9\,
	combout => \inst|inst21|inst4|Add1~10_combout\);

-- Location: LCCOMB_X56_Y41_N22
\inst|inst21|inst4|Mux72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux72~0_combout\ = (\inst|inst21|inst4|Add1~10_combout\ & (((\inst|inst21|inst4|LUT_INDEX\(4)) # (!\inst|inst21|inst4|LUT_INDEX\(1))) # (!\inst|inst21|inst4|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Equal1~0_combout\,
	datab => \inst|inst21|inst4|Add1~10_combout\,
	datac => \inst|inst21|inst4|LUT_INDEX\(1),
	datad => \inst|inst21|inst4|LUT_INDEX\(4),
	combout => \inst|inst21|inst4|Mux72~0_combout\);

-- Location: FF_X56_Y41_N23
\inst|inst21|inst4|LUT_INDEX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux72~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_INDEX\(5));

-- Location: LCCOMB_X56_Y41_N14
\inst|inst21|inst4|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add1~4_combout\ = (\inst|inst21|inst4|LUT_INDEX\(2) & (\inst|inst21|inst4|Add1~3\ $ (GND))) # (!\inst|inst21|inst4|LUT_INDEX\(2) & (!\inst|inst21|inst4|Add1~3\ & VCC))
-- \inst|inst21|inst4|Add1~5\ = CARRY((\inst|inst21|inst4|LUT_INDEX\(2) & !\inst|inst21|inst4|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => VCC,
	cin => \inst|inst21|inst4|Add1~3\,
	combout => \inst|inst21|inst4|Add1~4_combout\,
	cout => \inst|inst21|inst4|Add1~5\);

-- Location: LCCOMB_X56_Y41_N8
\inst|inst21|inst4|Mux75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux75~0_combout\ = (\inst|inst21|inst4|Add1~4_combout\) # ((\inst|inst21|inst4|Equal1~0_combout\ & (\inst|inst21|inst4|LUT_INDEX\(1) & !\inst|inst21|inst4|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Equal1~0_combout\,
	datab => \inst|inst21|inst4|LUT_INDEX\(1),
	datac => \inst|inst21|inst4|Add1~4_combout\,
	datad => \inst|inst21|inst4|LUT_INDEX\(4),
	combout => \inst|inst21|inst4|Mux75~0_combout\);

-- Location: FF_X56_Y41_N9
\inst|inst21|inst4|LUT_INDEX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux75~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_INDEX\(2));

-- Location: LCCOMB_X56_Y41_N26
\inst|inst21|inst4|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Equal1~0_combout\ = (\inst|inst21|inst4|LUT_INDEX\(5) & (!\inst|inst21|inst4|LUT_INDEX\(3) & (\inst|inst21|inst4|LUT_INDEX\(2) & \inst|inst21|inst4|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(5),
	datab => \inst|inst21|inst4|LUT_INDEX\(3),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(0),
	combout => \inst|inst21|inst4|Equal1~0_combout\);

-- Location: LCCOMB_X56_Y41_N16
\inst|inst21|inst4|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Add1~6_combout\ = (\inst|inst21|inst4|LUT_INDEX\(3) & (!\inst|inst21|inst4|Add1~5\)) # (!\inst|inst21|inst4|LUT_INDEX\(3) & ((\inst|inst21|inst4|Add1~5\) # (GND)))
-- \inst|inst21|inst4|Add1~7\ = CARRY((!\inst|inst21|inst4|Add1~5\) # (!\inst|inst21|inst4|LUT_INDEX\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|LUT_INDEX\(3),
	datad => VCC,
	cin => \inst|inst21|inst4|Add1~5\,
	combout => \inst|inst21|inst4|Add1~6_combout\,
	cout => \inst|inst21|inst4|Add1~7\);

-- Location: LCCOMB_X56_Y41_N2
\inst|inst21|inst4|Mux74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux74~0_combout\ = (\inst|inst21|inst4|Add1~6_combout\ & (((\inst|inst21|inst4|LUT_INDEX\(4)) # (!\inst|inst21|inst4|LUT_INDEX\(1))) # (!\inst|inst21|inst4|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Equal1~0_combout\,
	datab => \inst|inst21|inst4|Add1~6_combout\,
	datac => \inst|inst21|inst4|LUT_INDEX\(1),
	datad => \inst|inst21|inst4|LUT_INDEX\(4),
	combout => \inst|inst21|inst4|Mux74~0_combout\);

-- Location: FF_X56_Y41_N3
\inst|inst21|inst4|LUT_INDEX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux74~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_INDEX\(3));

-- Location: FF_X56_Y41_N19
\inst|inst21|inst4|LUT_INDEX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Add1~8_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_INDEX\(4));

-- Location: LCCOMB_X56_Y41_N30
\inst|inst21|inst4|LUT_DATA[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[7]~5_combout\ = (\inst|inst21|inst4|LUT_INDEX\(2) & (!\inst|inst21|inst4|LUT_INDEX\(3) & (\inst|inst21|inst4|LUT_INDEX\(0) $ (!\inst|inst21|inst4|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(0),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(3),
	combout => \inst|inst21|inst4|LUT_DATA[7]~5_combout\);

-- Location: LCCOMB_X56_Y41_N4
\inst|inst21|inst4|Mux9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux9~1_combout\ = (\inst|inst21|inst4|LUT_INDEX\(2) & ((\inst|inst21|inst4|LUT_INDEX\(1)) # (\inst|inst21|inst4|LUT_INDEX\(0) $ (\inst|inst21|inst4|LUT_INDEX\(4))))) # (!\inst|inst21|inst4|LUT_INDEX\(2) & 
-- (((\inst|inst21|inst4|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(0),
	datab => \inst|inst21|inst4|LUT_INDEX\(2),
	datac => \inst|inst21|inst4|LUT_INDEX\(1),
	datad => \inst|inst21|inst4|LUT_INDEX\(4),
	combout => \inst|inst21|inst4|Mux9~1_combout\);

-- Location: LCCOMB_X56_Y42_N16
\inst|inst21|inst4|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux9~0_combout\ = (!\inst|inst21|inst4|LUT_INDEX\(4) & (!\inst|inst21|inst4|LUT_INDEX\(3) & ((!\inst|inst21|inst4|LUT_INDEX\(2)) # (!\inst|inst21|inst4|LUT_INDEX\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(3),
	combout => \inst|inst21|inst4|Mux9~0_combout\);

-- Location: LCCOMB_X56_Y41_N6
\inst|inst21|inst4|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux9~2_combout\ = (\inst|inst21|inst4|LUT_INDEX\(5) & (((\inst|inst21|inst4|Mux9~0_combout\)))) # (!\inst|inst21|inst4|LUT_INDEX\(5) & ((\inst|inst21|inst4|LUT_INDEX\(3)) # ((\inst|inst21|inst4|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(5),
	datab => \inst|inst21|inst4|LUT_INDEX\(3),
	datac => \inst|inst21|inst4|Mux9~1_combout\,
	datad => \inst|inst21|inst4|Mux9~0_combout\,
	combout => \inst|inst21|inst4|Mux9~2_combout\);

-- Location: FF_X56_Y41_N7
\inst|inst21|inst4|DC_Flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux9~2_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|DC_Flag~q\);

-- Location: LCCOMB_X57_Y41_N16
\inst|inst21|inst4|LUT_DATA[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[7]~6_combout\ = (!\inst|inst21|inst4|LUT_INDEX\(1) & (\inst|inst21|inst4|LUT_DATA[7]~5_combout\ & !\inst|inst21|inst4|DC_Flag~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datab => \inst|inst21|inst4|LUT_DATA[7]~5_combout\,
	datac => \inst|inst21|inst4|DC_Flag~q\,
	combout => \inst|inst21|inst4|LUT_DATA[7]~6_combout\);

-- Location: LCCOMB_X56_Y41_N28
\inst|inst21|inst4|LUT_DATA[8]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[8]~0_combout\ = (\inst|inst21|inst4|LUT_INDEX\(0) & (\inst|inst21|inst4|LUT_INDEX\(4) & (\inst|inst21|inst4|LUT_INDEX\(2) & !\inst|inst21|inst4|LUT_INDEX\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(0),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(3),
	combout => \inst|inst21|inst4|LUT_DATA[8]~0_combout\);

-- Location: LCCOMB_X56_Y41_N24
\inst|inst21|inst4|LUT_DATA[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[6]~1_combout\ = (\inst|inst21|inst4|LUT_INDEX\(5) & (((\inst|inst21|inst4|LUT_DATA[8]~0_combout\ & !\inst|inst21|inst4|LUT_INDEX\(1))) # (!\inst|inst21|inst4|Mux9~0_combout\))) # (!\inst|inst21|inst4|LUT_INDEX\(5) & 
-- (\inst|inst21|inst4|LUT_DATA[8]~0_combout\ & (!\inst|inst21|inst4|LUT_INDEX\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(5),
	datab => \inst|inst21|inst4|LUT_DATA[8]~0_combout\,
	datac => \inst|inst21|inst4|LUT_INDEX\(1),
	datad => \inst|inst21|inst4|Mux9~0_combout\,
	combout => \inst|inst21|inst4|LUT_DATA[6]~1_combout\);

-- Location: LCCOMB_X57_Y42_N10
\inst|inst21|inst4|Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux11~0_combout\ = (!\inst|inst21|inst4|LUT_INDEX\(3) & (((!\inst|inst21|inst4|LUT_INDEX\(0) & !\inst|inst21|inst4|LUT_INDEX\(1))) # (!\inst|inst21|inst4|LUT_INDEX\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(3),
	datab => \inst|inst21|inst4|LUT_INDEX\(0),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(1),
	combout => \inst|inst21|inst4|Mux11~0_combout\);

-- Location: LCCOMB_X56_Y42_N26
\inst|inst21|inst4|LUT_DATA[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[6]~2_combout\ = (\inst|inst21|inst4|DC_Flag~q\) # ((\inst|inst21|inst4|Mux11~0_combout\ & (!\inst|inst21|inst4|LUT_INDEX\(4) & !\inst|inst21|inst4|LUT_INDEX\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux11~0_combout\,
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(5),
	datad => \inst|inst21|inst4|DC_Flag~q\,
	combout => \inst|inst21|inst4|LUT_DATA[6]~2_combout\);

-- Location: LCCOMB_X56_Y41_N0
\inst|inst21|inst4|LUT_DATA[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[8]~3_combout\ = (\KEY[0]~input_o\ & ((\inst|inst21|inst4|LUT_DATA[6]~1_combout\) # (\inst|inst21|inst4|LUT_DATA[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|LUT_DATA[6]~1_combout\,
	datac => \KEY[0]~input_o\,
	datad => \inst|inst21|inst4|LUT_DATA[6]~2_combout\,
	combout => \inst|inst21|inst4|LUT_DATA[8]~3_combout\);

-- Location: FF_X57_Y41_N17
\inst|inst21|inst4|LUT_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|LUT_DATA[7]~6_combout\,
	sclr => \inst|inst21|inst4|LUT_INDEX\(5),
	ena => \inst|inst21|inst4|LUT_DATA[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_DATA\(7));

-- Location: LCCOMB_X52_Y44_N14
\inst|inst21|inst4|Mux49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux49~0_combout\ = (!\inst|inst21|inst4|mLCD_ST\(1) & !\inst|inst21|inst4|mLCD_ST\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|mLCD_ST\(1),
	datad => \inst|inst21|inst4|mLCD_ST\(0),
	combout => \inst|inst21|inst4|Mux49~0_combout\);

-- Location: FF_X52_Y44_N11
\inst|inst21|inst4|mLCD_DATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst21|inst4|LUT_DATA\(7),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \inst|inst21|inst4|Mux49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_DATA\(7));

-- Location: LCCOMB_X56_Y42_N8
\inst|inst21|inst4|LUT_DATA~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA~7_combout\ = (!\inst|inst21|inst4|LUT_INDEX\(5) & \inst|inst21|inst4|LUT_INDEX\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(5),
	datad => \inst|inst21|inst4|LUT_INDEX\(4),
	combout => \inst|inst21|inst4|LUT_DATA~7_combout\);

-- Location: LCCOMB_X57_Y42_N14
\inst|inst21|inst4|Mux13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux13~1_combout\ = \inst|inst21|inst4|LUT_INDEX\(1) $ (((!\inst|inst21|inst4|LUT_INDEX\(4) & \inst|inst21|inst4|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datad => \inst|inst21|inst4|LUT_INDEX\(0),
	combout => \inst|inst21|inst4|Mux13~1_combout\);

-- Location: LCCOMB_X57_Y42_N28
\inst|inst21|inst4|Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux13~0_combout\ = (\inst|inst21|inst4|LUT_INDEX\(1) & (\inst|inst21|inst4|LUT_INDEX\(0) & ((!\inst|inst21|inst4|LUT_INDEX\(2)) # (!\inst|inst21|inst4|LUT_INDEX\(4))))) # (!\inst|inst21|inst4|LUT_INDEX\(1) & 
-- (\inst|inst21|inst4|LUT_INDEX\(4) & ((!\inst|inst21|inst4|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(0),
	combout => \inst|inst21|inst4|Mux13~0_combout\);

-- Location: LCCOMB_X57_Y42_N2
\inst|inst21|inst4|COUNT[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|COUNT[1]~0_combout\ = (\inst|inst21|inst4|LUT_INDEX\(3) & (!\inst|inst21|inst4|Mux13~1_combout\)) # (!\inst|inst21|inst4|LUT_INDEX\(3) & ((\inst|inst21|inst4|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(3),
	datab => \inst|inst21|inst4|Mux13~1_combout\,
	datad => \inst|inst21|inst4|Mux13~0_combout\,
	combout => \inst|inst21|inst4|COUNT[1]~0_combout\);

-- Location: LCCOMB_X58_Y42_N10
\inst|inst21|inst4|LUT_DATA~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA~13_combout\ = (\inst|inst21|inst4|LUT_INDEX\(2)) # (!\inst|inst21|inst4|LUT_INDEX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	combout => \inst|inst21|inst4|LUT_DATA~13_combout\);

-- Location: LCCOMB_X57_Y42_N30
\inst|inst21|inst4|COUNT[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|COUNT[0]~2_combout\ = (\inst|inst21|inst4|LUT_INDEX\(2) & ((\inst|inst21|inst4|LUT_INDEX\(1)) # (\inst|inst21|inst4|LUT_INDEX\(4) $ (\inst|inst21|inst4|LUT_INDEX\(0))))) # (!\inst|inst21|inst4|LUT_INDEX\(2) & 
-- (((\inst|inst21|inst4|LUT_INDEX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(0),
	combout => \inst|inst21|inst4|COUNT[0]~2_combout\);

-- Location: LCCOMB_X57_Y42_N16
\inst|inst21|inst4|COUNT[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|COUNT[0]~3_combout\ = (!\inst|inst21|inst4|LUT_INDEX\(5) & (\KEY[0]~input_o\ & ((\inst|inst21|inst4|COUNT[0]~2_combout\) # (\inst|inst21|inst4|LUT_INDEX\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|COUNT[0]~2_combout\,
	datab => \inst|inst21|inst4|LUT_INDEX\(5),
	datac => \KEY[0]~input_o\,
	datad => \inst|inst21|inst4|LUT_INDEX\(3),
	combout => \inst|inst21|inst4|COUNT[0]~3_combout\);

-- Location: LCCOMB_X57_Y42_N26
\inst|inst21|inst4|COUNT[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|COUNT[0]~4_combout\ = (\inst|inst21|inst4|COUNT[0]~3_combout\) # ((\inst|inst21|inst4|Mux9~0_combout\ & (\inst|inst21|inst4|LUT_INDEX\(5) & \KEY[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux9~0_combout\,
	datab => \inst|inst21|inst4|LUT_INDEX\(5),
	datac => \KEY[0]~input_o\,
	datad => \inst|inst21|inst4|COUNT[0]~3_combout\,
	combout => \inst|inst21|inst4|COUNT[0]~4_combout\);

-- Location: FF_X57_Y42_N3
\inst|inst21|inst4|COUNT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|COUNT[1]~0_combout\,
	asdata => \inst|inst21|inst4|LUT_DATA~13_combout\,
	sload => \inst|inst21|inst4|LUT_INDEX\(5),
	ena => \inst|inst21|inst4|COUNT[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|COUNT\(1));

-- Location: LCCOMB_X57_Y38_N4
\inst|inst21|inst4|QR[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|QR[7]~0_combout\ = (\KEY[0]~input_o\ & \inst|inst21|inst4|DC_Flag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \inst|inst21|inst4|DC_Flag~q\,
	combout => \inst|inst21|inst4|QR[7]~0_combout\);

-- Location: FF_X57_Y38_N27
\inst|inst21|inst4|SB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst21|inst4|COUNT\(1),
	sload => VCC,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|SB\(1));

-- Location: LCCOMB_X57_Y42_N8
\inst|inst21|inst4|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux10~0_combout\ = (\inst|inst21|inst4|LUT_INDEX\(4) & !\inst|inst21|inst4|Mux11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datad => \inst|inst21|inst4|Mux11~0_combout\,
	combout => \inst|inst21|inst4|Mux10~0_combout\);

-- Location: FF_X57_Y42_N9
\inst|inst21|inst4|COUNT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux10~0_combout\,
	asdata => VCC,
	sload => \inst|inst21|inst4|LUT_INDEX\(5),
	ena => \inst|inst21|inst4|COUNT[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|COUNT\(4));

-- Location: FF_X57_Y38_N5
\inst|inst21|inst4|SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst21|inst4|COUNT\(4),
	sload => VCC,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|SR\(2));

-- Location: IOIBUF_X115_Y14_N8
\SW[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(17),
	o => \SW[17]~input_o\);

-- Location: LCCOMB_X57_Y42_N24
\inst|inst21|inst4|COUNT[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|COUNT[0]~5_combout\ = (\inst|inst21|inst4|LUT_INDEX\(2) & ((\inst|inst21|inst4|LUT_INDEX\(1)) # ((!\inst|inst21|inst4|LUT_INDEX\(4) & \inst|inst21|inst4|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(0),
	combout => \inst|inst21|inst4|COUNT[0]~5_combout\);

-- Location: LCCOMB_X57_Y42_N18
\inst|inst21|inst4|Mux11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux11~1_combout\ = (\inst|inst21|inst4|Mux11~0_combout\ & ((\inst|inst21|inst4|LUT_INDEX\(4)) # ((\inst|inst21|inst4|LUT_INDEX\(3) & \inst|inst21|inst4|COUNT[0]~5_combout\)))) # (!\inst|inst21|inst4|Mux11~0_combout\ & 
-- (((\inst|inst21|inst4|LUT_INDEX\(3) & \inst|inst21|inst4|COUNT[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux11~0_combout\,
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(3),
	datad => \inst|inst21|inst4|COUNT[0]~5_combout\,
	combout => \inst|inst21|inst4|Mux11~1_combout\);

-- Location: LCCOMB_X57_Y42_N4
\inst|inst21|inst4|COUNT[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|COUNT[3]~feeder_combout\ = \inst|inst21|inst4|Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|Mux11~1_combout\,
	combout => \inst|inst21|inst4|COUNT[3]~feeder_combout\);

-- Location: FF_X57_Y42_N5
\inst|inst21|inst4|COUNT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|COUNT[3]~feeder_combout\,
	asdata => VCC,
	sload => \inst|inst21|inst4|LUT_INDEX\(5),
	ena => \inst|inst21|inst4|COUNT[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|COUNT\(3));

-- Location: FF_X58_Y38_N17
\inst|inst21|inst4|SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst21|inst4|COUNT\(3),
	sload => VCC,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|SR\(1));

-- Location: LCCOMB_X57_Y38_N2
\inst|inst21|inst4|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux23~0_combout\ = (\inst|inst21|inst4|SR\(2) & (((\inst|inst21|inst4|SR\(1))))) # (!\inst|inst21|inst4|SR\(2) & (((!\SW[17]~input_o\ & \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\)) # 
-- (!\inst|inst21|inst4|SR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(2),
	datab => \SW[17]~input_o\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\,
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux23~0_combout\);

-- Location: LCCOMB_X57_Y42_N22
\inst|inst21|inst4|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux12~1_combout\ = \inst|inst21|inst4|LUT_INDEX\(2) $ (((\inst|inst21|inst4|LUT_INDEX\(1)) # ((!\inst|inst21|inst4|LUT_INDEX\(4) & \inst|inst21|inst4|LUT_INDEX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(0),
	combout => \inst|inst21|inst4|Mux12~1_combout\);

-- Location: LCCOMB_X57_Y42_N20
\inst|inst21|inst4|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux12~0_combout\ = (\inst|inst21|inst4|LUT_INDEX\(4) & (\inst|inst21|inst4|LUT_INDEX\(2) $ (((\inst|inst21|inst4|LUT_INDEX\(1)) # (\inst|inst21|inst4|LUT_INDEX\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(0),
	combout => \inst|inst21|inst4|Mux12~0_combout\);

-- Location: LCCOMB_X57_Y42_N6
\inst|inst21|inst4|COUNT[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|COUNT[2]~1_combout\ = (\inst|inst21|inst4|LUT_INDEX\(3) & (\inst|inst21|inst4|Mux12~1_combout\)) # (!\inst|inst21|inst4|LUT_INDEX\(3) & ((\inst|inst21|inst4|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux12~1_combout\,
	datab => \inst|inst21|inst4|Mux12~0_combout\,
	datad => \inst|inst21|inst4|LUT_INDEX\(3),
	combout => \inst|inst21|inst4|COUNT[2]~1_combout\);

-- Location: LCCOMB_X58_Y42_N8
\inst|inst21|inst4|LUT_DATA~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA~8_combout\ = (\inst|inst21|inst4|LUT_INDEX\(1)) # (\inst|inst21|inst4|LUT_INDEX\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	combout => \inst|inst21|inst4|LUT_DATA~8_combout\);

-- Location: FF_X57_Y42_N7
\inst|inst21|inst4|COUNT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|COUNT[2]~1_combout\,
	asdata => \inst|inst21|inst4|LUT_DATA~8_combout\,
	sload => \inst|inst21|inst4|LUT_INDEX\(5),
	ena => \inst|inst21|inst4|COUNT[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|COUNT\(2));

-- Location: FF_X58_Y38_N3
\inst|inst21|inst4|SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst21|inst4|COUNT\(2),
	sload => VCC,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|SR\(0));

-- Location: LCCOMB_X56_Y38_N24
\inst|inst21|inst4|Mux23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux23~1_combout\ = (\inst|inst21|inst4|Mux23~0_combout\ & !\inst|inst21|inst4|SR\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux23~0_combout\,
	datac => \inst|inst21|inst4|SR\(0),
	combout => \inst|inst21|inst4|Mux23~1_combout\);

-- Location: FF_X56_Y38_N25
\inst|inst21|inst4|QR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux23~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(7));

-- Location: LCCOMB_X58_Y38_N0
\inst|inst21|inst4|Mux19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux19~0_combout\ = (\SW[17]~input_o\ & (((!\inst|inst21|inst4|SR\(2))))) # (!\SW[17]~input_o\ & (!\inst|inst21|inst4|SR\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\) # 
-- (\inst|inst21|inst4|SR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\,
	datab => \SW[17]~input_o\,
	datac => \inst|inst21|inst4|SR\(2),
	datad => \inst|inst21|inst4|SR\(0),
	combout => \inst|inst21|inst4|Mux19~0_combout\);

-- Location: LCCOMB_X58_Y38_N26
\inst|inst21|inst4|Mux19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux19~1_combout\ = (\inst|inst21|inst4|Mux19~0_combout\ & \inst|inst21|inst4|SR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|Mux19~0_combout\,
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux19~1_combout\);

-- Location: FF_X58_Y38_N27
\inst|inst21|inst4|QR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux19~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(11));

-- Location: LCCOMB_X58_Y38_N20
\inst|inst21|inst4|Mux20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux20~0_combout\ = (!\inst|inst21|inst4|SR\(0) & \inst|inst21|inst4|SR\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|SR\(0),
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux20~0_combout\);

-- Location: LCCOMB_X58_Y38_N12
\inst|inst21|inst4|Mux15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux15~0_combout\ = (\inst|inst21|inst4|Mux20~0_combout\ & ((\inst|inst21|inst4|SR\(2)) # ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ & !\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\,
	datab => \SW[17]~input_o\,
	datac => \inst|inst21|inst4|SR\(2),
	datad => \inst|inst21|inst4|Mux20~0_combout\,
	combout => \inst|inst21|inst4|Mux15~0_combout\);

-- Location: FF_X58_Y38_N13
\inst|inst21|inst4|QR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux15~0_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(15));

-- Location: LCCOMB_X57_Y42_N12
\inst|inst21|inst4|Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux14~0_combout\ = (\inst|inst21|inst4|LUT_INDEX\(2) & ((\inst|inst21|inst4|LUT_INDEX\(1)) # (\inst|inst21|inst4|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(1),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(0),
	combout => \inst|inst21|inst4|Mux14~0_combout\);

-- Location: LCCOMB_X57_Y42_N0
\inst|inst21|inst4|Mux14~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux14~1_combout\ = \inst|inst21|inst4|LUT_INDEX\(0) $ ((((!\inst|inst21|inst4|LUT_INDEX\(3) & !\inst|inst21|inst4|Mux14~0_combout\)) # (!\inst|inst21|inst4|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(3),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(0),
	datad => \inst|inst21|inst4|Mux14~0_combout\,
	combout => \inst|inst21|inst4|Mux14~1_combout\);

-- Location: FF_X57_Y42_N1
\inst|inst21|inst4|COUNT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux14~1_combout\,
	asdata => \inst|inst21|inst4|LUT_INDEX\(0),
	sload => \inst|inst21|inst4|LUT_INDEX\(5),
	ena => \inst|inst21|inst4|COUNT[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|COUNT\(0));

-- Location: FF_X57_Y38_N9
\inst|inst21|inst4|SB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst21|inst4|COUNT\(0),
	sload => VCC,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|SB\(0));

-- Location: LCCOMB_X57_Y38_N8
\inst|inst21|inst4|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux31~0_combout\ = (\inst|inst21|inst4|SB\(0) & ((\inst|inst21|inst4|QR\(11)) # ((\inst|inst21|inst4|SB\(1))))) # (!\inst|inst21|inst4|SB\(0) & (((\inst|inst21|inst4|QR\(15) & !\inst|inst21|inst4|SB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|QR\(11),
	datab => \inst|inst21|inst4|QR\(15),
	datac => \inst|inst21|inst4|SB\(0),
	datad => \inst|inst21|inst4|SB\(1),
	combout => \inst|inst21|inst4|Mux31~0_combout\);

-- Location: LCCOMB_X56_Y38_N16
\inst|inst21|inst4|Mux27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux27~0_combout\ = (\inst|inst21|inst4|SR\(2) & ((!\inst|inst21|inst4|SR\(1)))) # (!\inst|inst21|inst4|SR\(2) & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ & \inst|inst21|inst4|SR\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\,
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux27~0_combout\);

-- Location: LCCOMB_X56_Y38_N26
\inst|inst21|inst4|Mux27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux27~1_combout\ = (!\SW[17]~input_o\ & (!\inst|inst21|inst4|SR\(0) & \inst|inst21|inst4|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[17]~input_o\,
	datac => \inst|inst21|inst4|SR\(0),
	datad => \inst|inst21|inst4|Mux27~0_combout\,
	combout => \inst|inst21|inst4|Mux27~1_combout\);

-- Location: FF_X56_Y38_N27
\inst|inst21|inst4|QR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux27~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(3));

-- Location: LCCOMB_X56_Y38_N20
\inst|inst21|inst4|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux31~1_combout\ = (\inst|inst21|inst4|SB\(1) & ((\inst|inst21|inst4|Mux31~0_combout\ & ((\inst|inst21|inst4|QR\(3)))) # (!\inst|inst21|inst4|Mux31~0_combout\ & (\inst|inst21|inst4|QR\(7))))) # (!\inst|inst21|inst4|SB\(1) & 
-- (((\inst|inst21|inst4|Mux31~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SB\(1),
	datab => \inst|inst21|inst4|QR\(7),
	datac => \inst|inst21|inst4|Mux31~0_combout\,
	datad => \inst|inst21|inst4|QR\(3),
	combout => \inst|inst21|inst4|Mux31~1_combout\);

-- Location: FF_X56_Y38_N21
\inst|inst21|inst4|DB[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux31~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|DB\(3));

-- Location: LCCOMB_X56_Y38_N30
\inst|inst21|inst4|Mux29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux29~0_combout\ = (\inst|inst21|inst4|SR\(2)) # ((\inst|inst21|inst4|SR\(0) & ((!\inst|inst21|inst4|SR\(1)))) # (!\inst|inst21|inst4|SR\(0) & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ & 
-- \inst|inst21|inst4|SR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(2),
	datab => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\,
	datac => \inst|inst21|inst4|SR\(0),
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux29~0_combout\);

-- Location: LCCOMB_X56_Y38_N14
\inst|inst21|inst4|Mux29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux29~1_combout\ = (!\SW[17]~input_o\ & \inst|inst21|inst4|Mux29~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[17]~input_o\,
	datac => \inst|inst21|inst4|Mux29~0_combout\,
	combout => \inst|inst21|inst4|Mux29~1_combout\);

-- Location: FF_X56_Y38_N15
\inst|inst21|inst4|QR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux29~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(1));

-- Location: LCCOMB_X57_Y38_N14
\inst|inst21|inst4|Mux21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux21~0_combout\ = (\SW[17]~input_o\ & (((\inst|inst21|inst4|SR\(2)) # (!\inst|inst21|inst4|SR\(0))))) # (!\SW[17]~input_o\ & ((\inst|inst21|inst4|SR\(0)) # 
-- ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ & !\inst|inst21|inst4|SR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\,
	datab => \SW[17]~input_o\,
	datac => \inst|inst21|inst4|SR\(0),
	datad => \inst|inst21|inst4|SR\(2),
	combout => \inst|inst21|inst4|Mux21~0_combout\);

-- Location: LCCOMB_X57_Y38_N22
\inst|inst21|inst4|Mux21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux21~1_combout\ = (\inst|inst21|inst4|SR\(1) & (\inst|inst21|inst4|SR\(0) $ (((\inst|inst21|inst4|SR\(2)) # (\inst|inst21|inst4|Mux21~0_combout\))))) # (!\inst|inst21|inst4|SR\(1) & (\inst|inst21|inst4|Mux21~0_combout\ & 
-- ((\inst|inst21|inst4|SR\(2)) # (\inst|inst21|inst4|SR\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(2),
	datab => \inst|inst21|inst4|SR\(0),
	datac => \inst|inst21|inst4|Mux21~0_combout\,
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux21~1_combout\);

-- Location: FF_X57_Y38_N23
\inst|inst21|inst4|QR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux21~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(9));

-- Location: LCCOMB_X56_Y38_N12
\inst|inst21|inst4|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux17~0_combout\ = (\inst|inst21|inst4|SR\(2) & (\SW[17]~input_o\)) # (!\inst|inst21|inst4|SR\(2) & ((\SW[17]~input_o\ & ((!\inst|inst21|inst4|SR\(1)))) # (!\SW[17]~input_o\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ & \inst|inst21|inst4|SR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(2),
	datab => \SW[17]~input_o\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\,
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux17~0_combout\);

-- Location: LCCOMB_X57_Y38_N24
\inst|inst21|inst4|Mux17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux17~1_combout\ = (\inst|inst21|inst4|Mux17~0_combout\ & (\inst|inst21|inst4|SR\(0) $ (\inst|inst21|inst4|SR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux17~0_combout\,
	datac => \inst|inst21|inst4|SR\(0),
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux17~1_combout\);

-- Location: FF_X57_Y38_N25
\inst|inst21|inst4|QR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux17~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(13));

-- Location: LCCOMB_X57_Y38_N18
\inst|inst21|inst4|Mux33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux33~0_combout\ = (\inst|inst21|inst4|SB\(1) & (((\inst|inst21|inst4|SB\(0))))) # (!\inst|inst21|inst4|SB\(1) & ((\inst|inst21|inst4|SB\(0) & (\inst|inst21|inst4|QR\(9))) # (!\inst|inst21|inst4|SB\(0) & 
-- ((\inst|inst21|inst4|QR\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|QR\(9),
	datab => \inst|inst21|inst4|SB\(1),
	datac => \inst|inst21|inst4|SB\(0),
	datad => \inst|inst21|inst4|QR\(13),
	combout => \inst|inst21|inst4|Mux33~0_combout\);

-- Location: LCCOMB_X58_Y38_N10
\inst|inst21|inst4|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux25~3_combout\ = (!\inst|inst21|inst4|SR\(2) & (\inst|inst21|inst4|SR\(0) $ (\inst|inst21|inst4|SR\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|SR\(0),
	datac => \inst|inst21|inst4|SR\(2),
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux25~3_combout\);

-- Location: LCCOMB_X58_Y38_N8
\inst|inst21|inst4|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux25~2_combout\ = (\SW[17]~input_o\ & (\inst|inst21|inst4|Mux25~3_combout\ $ (((\inst|inst21|inst4|Mux20~0_combout\))))) # (!\SW[17]~input_o\ & (\inst|inst21|inst4|Mux25~3_combout\ & 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ & \inst|inst21|inst4|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux25~3_combout\,
	datab => \SW[17]~input_o\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\,
	datad => \inst|inst21|inst4|Mux20~0_combout\,
	combout => \inst|inst21|inst4|Mux25~2_combout\);

-- Location: FF_X58_Y38_N9
\inst|inst21|inst4|QR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux25~2_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(5));

-- Location: LCCOMB_X57_Y38_N10
\inst|inst21|inst4|Mux33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux33~1_combout\ = (\inst|inst21|inst4|Mux33~0_combout\ & ((\inst|inst21|inst4|QR\(1)) # ((!\inst|inst21|inst4|SB\(1))))) # (!\inst|inst21|inst4|Mux33~0_combout\ & (((\inst|inst21|inst4|QR\(5) & \inst|inst21|inst4|SB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|QR\(1),
	datab => \inst|inst21|inst4|Mux33~0_combout\,
	datac => \inst|inst21|inst4|QR\(5),
	datad => \inst|inst21|inst4|SB\(1),
	combout => \inst|inst21|inst4|Mux33~1_combout\);

-- Location: FF_X57_Y38_N11
\inst|inst21|inst4|DB[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux33~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|DB\(1));

-- Location: LCCOMB_X58_Y38_N16
\inst|inst21|inst4|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux24~0_combout\ = (\inst|inst21|inst4|SR\(2)) # ((\inst|inst21|inst4|SR\(1) & \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|SR\(2),
	datac => \inst|inst21|inst4|SR\(1),
	datad => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\,
	combout => \inst|inst21|inst4|Mux24~0_combout\);

-- Location: LCCOMB_X58_Y38_N18
\inst|inst21|inst4|Mux24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux24~1_combout\ = (\inst|inst21|inst4|SR\(0) & (!\inst|inst21|inst4|SR\(1) & ((\inst|inst21|inst4|Mux24~0_combout\) # (!\SW[17]~input_o\)))) # (!\inst|inst21|inst4|SR\(0) & ((\SW[17]~input_o\ & (\inst|inst21|inst4|SR\(1))) # 
-- (!\SW[17]~input_o\ & ((\inst|inst21|inst4|Mux24~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(1),
	datab => \SW[17]~input_o\,
	datac => \inst|inst21|inst4|SR\(0),
	datad => \inst|inst21|inst4|Mux24~0_combout\,
	combout => \inst|inst21|inst4|Mux24~1_combout\);

-- Location: FF_X58_Y38_N19
\inst|inst21|inst4|QR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux24~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(6));

-- Location: LCCOMB_X58_Y38_N4
\inst|inst21|inst4|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux16~4_combout\ = (\SW[17]~input_o\ & (((\inst|inst21|inst4|SR\(2))))) # (!\SW[17]~input_o\ & (!\inst|inst21|inst4|SR\(0) & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\) # 
-- (\inst|inst21|inst4|SR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\,
	datab => \inst|inst21|inst4|SR\(0),
	datac => \inst|inst21|inst4|SR\(2),
	datad => \SW[17]~input_o\,
	combout => \inst|inst21|inst4|Mux16~4_combout\);

-- Location: LCCOMB_X58_Y38_N28
\inst|inst21|inst4|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux16~5_combout\ = (\SW[17]~input_o\ & (\inst|inst21|inst4|SR\(1) $ (((\inst|inst21|inst4|Mux16~4_combout\))))) # (!\SW[17]~input_o\ & (\inst|inst21|inst4|SR\(1) & (!\inst|inst21|inst4|SR\(0) & \inst|inst21|inst4|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(1),
	datab => \inst|inst21|inst4|SR\(0),
	datac => \inst|inst21|inst4|Mux16~4_combout\,
	datad => \SW[17]~input_o\,
	combout => \inst|inst21|inst4|Mux16~5_combout\);

-- Location: FF_X58_Y38_N29
\inst|inst21|inst4|QR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux16~5_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(14));

-- Location: LCCOMB_X57_Y38_N12
\inst|inst21|inst4|Mux32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux32~0_combout\ = (\inst|inst21|inst4|SB\(1) & ((\inst|inst21|inst4|QR\(6)) # ((\inst|inst21|inst4|SB\(0))))) # (!\inst|inst21|inst4|SB\(1) & (((!\inst|inst21|inst4|SB\(0) & \inst|inst21|inst4|QR\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SB\(1),
	datab => \inst|inst21|inst4|QR\(6),
	datac => \inst|inst21|inst4|SB\(0),
	datad => \inst|inst21|inst4|QR\(14),
	combout => \inst|inst21|inst4|Mux32~0_combout\);

-- Location: LCCOMB_X58_Y38_N30
\inst|inst21|inst4|Mux28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux28~0_combout\ = (\inst|inst21|inst4|SR\(1) & ((\inst|inst21|inst4|SR\(2)) # (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|SR\(2),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\,
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux28~0_combout\);

-- Location: LCCOMB_X58_Y38_N22
\inst|inst21|inst4|Mux28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux28~1_combout\ = (\inst|inst21|inst4|Mux28~0_combout\ & (!\inst|inst21|inst4|SR\(0) & (\SW[17]~input_o\ $ (!\inst|inst21|inst4|SR\(2))))) # (!\inst|inst21|inst4|Mux28~0_combout\ & (!\SW[17]~input_o\ & (\inst|inst21|inst4|SR\(2) & 
-- \inst|inst21|inst4|SR\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux28~0_combout\,
	datab => \SW[17]~input_o\,
	datac => \inst|inst21|inst4|SR\(2),
	datad => \inst|inst21|inst4|SR\(0),
	combout => \inst|inst21|inst4|Mux28~1_combout\);

-- Location: FF_X58_Y38_N23
\inst|inst21|inst4|QR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux28~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(2));

-- Location: LCCOMB_X58_Y38_N24
\inst|inst21|inst4|Mux20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux20~1_combout\ = (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ & (!\SW[17]~input_o\ & (!\inst|inst21|inst4|SR\(2) & \inst|inst21|inst4|Mux20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\,
	datab => \SW[17]~input_o\,
	datac => \inst|inst21|inst4|SR\(2),
	datad => \inst|inst21|inst4|Mux20~0_combout\,
	combout => \inst|inst21|inst4|Mux20~1_combout\);

-- Location: FF_X58_Y38_N25
\inst|inst21|inst4|QR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux20~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(10));

-- Location: LCCOMB_X57_Y38_N16
\inst|inst21|inst4|Mux32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux32~1_combout\ = (\inst|inst21|inst4|Mux32~0_combout\ & ((\inst|inst21|inst4|QR\(2)) # ((!\inst|inst21|inst4|SB\(0))))) # (!\inst|inst21|inst4|Mux32~0_combout\ & (((\inst|inst21|inst4|SB\(0) & \inst|inst21|inst4|QR\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux32~0_combout\,
	datab => \inst|inst21|inst4|QR\(2),
	datac => \inst|inst21|inst4|SB\(0),
	datad => \inst|inst21|inst4|QR\(10),
	combout => \inst|inst21|inst4|Mux32~1_combout\);

-- Location: FF_X57_Y38_N17
\inst|inst21|inst4|DB[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux32~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|DB\(2));

-- Location: LCCOMB_X56_Y38_N2
\inst|inst21|inst4|Mux35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux35~0_combout\ = ((!\inst|inst21|inst4|DB\(1) & !\inst|inst21|inst4|DB\(2))) # (!\inst|inst21|inst4|DB\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|DB\(3),
	datac => \inst|inst21|inst4|DB\(1),
	datad => \inst|inst21|inst4|DB\(2),
	combout => \inst|inst21|inst4|Mux35~0_combout\);

-- Location: LCCOMB_X56_Y38_N8
\inst|inst21|inst4|CH[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|CH[6]~0_combout\ = !\inst|inst21|inst4|Mux35~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|Mux35~0_combout\,
	combout => \inst|inst21|inst4|CH[6]~0_combout\);

-- Location: FF_X56_Y38_N9
\inst|inst21|inst4|CH[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|CH[6]~0_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|CH\(6));

-- Location: FF_X56_Y42_N9
\inst|inst21|inst4|LUT_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|LUT_DATA~7_combout\,
	asdata => \inst|inst21|inst4|CH\(6),
	sload => \inst|inst21|inst4|DC_Flag~q\,
	ena => \inst|inst21|inst4|LUT_DATA[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_DATA\(6));

-- Location: LCCOMB_X52_Y44_N12
\inst|inst21|inst4|mLCD_DATA[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|mLCD_DATA[6]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA\(6),
	combout => \inst|inst21|inst4|mLCD_DATA[6]~feeder_combout\);

-- Location: FF_X52_Y44_N13
\inst|inst21|inst4|mLCD_DATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|mLCD_DATA[6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_DATA\(6));

-- Location: LCCOMB_X56_Y42_N20
\inst|inst21|inst4|LUT_DATA~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA~9_combout\ = (\inst|inst21|inst4|LUT_INDEX\(5)) # ((!\inst|inst21|inst4|LUT_INDEX\(0) & (!\inst|inst21|inst4|LUT_INDEX\(4) & !\inst|inst21|inst4|LUT_DATA~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(0),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(5),
	datad => \inst|inst21|inst4|LUT_DATA~8_combout\,
	combout => \inst|inst21|inst4|LUT_DATA~9_combout\);

-- Location: LCCOMB_X56_Y42_N2
\inst|inst21|inst4|LUT_DATA[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[5]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA~9_combout\,
	combout => \inst|inst21|inst4|LUT_DATA[5]~feeder_combout\);

-- Location: FF_X56_Y38_N3
\inst|inst21|inst4|CH[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux35~0_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|CH\(4));

-- Location: FF_X56_Y42_N3
\inst|inst21|inst4|LUT_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|LUT_DATA[5]~feeder_combout\,
	asdata => \inst|inst21|inst4|CH\(4),
	sload => \inst|inst21|inst4|DC_Flag~q\,
	ena => \inst|inst21|inst4|LUT_DATA[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_DATA\(5));

-- Location: LCCOMB_X52_Y44_N30
\inst|inst21|inst4|mLCD_DATA[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|mLCD_DATA[5]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA\(5),
	combout => \inst|inst21|inst4|mLCD_DATA[5]~feeder_combout\);

-- Location: FF_X52_Y44_N31
\inst|inst21|inst4|mLCD_DATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|mLCD_DATA[5]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_DATA\(5));

-- Location: LCCOMB_X56_Y42_N6
\inst|inst21|inst4|LUT_DATA~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA~10_combout\ = (!\inst|inst21|inst4|LUT_INDEX\(0) & (!\inst|inst21|inst4|LUT_INDEX\(4) & (!\inst|inst21|inst4|LUT_INDEX\(5) & !\inst|inst21|inst4|LUT_DATA~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(0),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(5),
	datad => \inst|inst21|inst4|LUT_DATA~8_combout\,
	combout => \inst|inst21|inst4|LUT_DATA~10_combout\);

-- Location: LCCOMB_X56_Y42_N12
\inst|inst21|inst4|LUT_DATA[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[4]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA~10_combout\,
	combout => \inst|inst21|inst4|LUT_DATA[4]~feeder_combout\);

-- Location: FF_X56_Y42_N13
\inst|inst21|inst4|LUT_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|LUT_DATA[4]~feeder_combout\,
	asdata => \inst|inst21|inst4|CH\(4),
	sload => \inst|inst21|inst4|DC_Flag~q\,
	ena => \inst|inst21|inst4|LUT_DATA[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_DATA\(4));

-- Location: LCCOMB_X52_Y44_N24
\inst|inst21|inst4|mLCD_DATA[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|mLCD_DATA[4]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA\(4),
	combout => \inst|inst21|inst4|mLCD_DATA[4]~feeder_combout\);

-- Location: FF_X52_Y44_N25
\inst|inst21|inst4|mLCD_DATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|mLCD_DATA[4]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_DATA\(4));

-- Location: LCCOMB_X56_Y42_N24
\inst|inst21|inst4|LUT_DATA~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA~11_combout\ = (!\inst|inst21|inst4|LUT_INDEX\(5) & (!\inst|inst21|inst4|LUT_INDEX\(2) & (!\inst|inst21|inst4|LUT_INDEX\(1) & !\inst|inst21|inst4|LUT_INDEX\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(5),
	datab => \inst|inst21|inst4|LUT_INDEX\(2),
	datac => \inst|inst21|inst4|LUT_INDEX\(1),
	datad => \inst|inst21|inst4|LUT_INDEX\(4),
	combout => \inst|inst21|inst4|LUT_DATA~11_combout\);

-- Location: LCCOMB_X56_Y42_N14
\inst|inst21|inst4|LUT_DATA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[3]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA~11_combout\,
	combout => \inst|inst21|inst4|LUT_DATA[3]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N28
\inst|inst21|inst4|Mux37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux37~0_combout\ = (\inst|inst21|inst4|DB\(3) & (!\inst|inst21|inst4|DB\(1) & !\inst|inst21|inst4|DB\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst21|inst4|DB\(3),
	datac => \inst|inst21|inst4|DB\(1),
	datad => \inst|inst21|inst4|DB\(2),
	combout => \inst|inst21|inst4|Mux37~0_combout\);

-- Location: FF_X56_Y38_N29
\inst|inst21|inst4|CH[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux37~0_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|CH\(3));

-- Location: FF_X56_Y42_N15
\inst|inst21|inst4|LUT_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|LUT_DATA[3]~feeder_combout\,
	asdata => \inst|inst21|inst4|CH\(3),
	sload => \inst|inst21|inst4|DC_Flag~q\,
	ena => \inst|inst21|inst4|LUT_DATA[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_DATA\(3));

-- Location: LCCOMB_X52_Y44_N2
\inst|inst21|inst4|mLCD_DATA[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|mLCD_DATA[3]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA\(3),
	combout => \inst|inst21|inst4|mLCD_DATA[3]~feeder_combout\);

-- Location: FF_X52_Y44_N3
\inst|inst21|inst4|mLCD_DATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|mLCD_DATA[3]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_DATA\(3));

-- Location: LCCOMB_X56_Y42_N18
\inst|inst21|inst4|LUT_DATA~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA~12_combout\ = (!\inst|inst21|inst4|LUT_INDEX\(5) & (!\inst|inst21|inst4|LUT_INDEX\(4) & (!\inst|inst21|inst4|LUT_INDEX\(2) & \inst|inst21|inst4|LUT_INDEX\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(5),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(2),
	datad => \inst|inst21|inst4|LUT_INDEX\(0),
	combout => \inst|inst21|inst4|LUT_DATA~12_combout\);

-- Location: LCCOMB_X56_Y42_N0
\inst|inst21|inst4|LUT_DATA[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[2]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA~12_combout\,
	combout => \inst|inst21|inst4|LUT_DATA[2]~feeder_combout\);

-- Location: LCCOMB_X57_Y38_N20
\inst|inst21|inst4|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux26~2_combout\ = (\inst|inst21|inst4|SR\(2) & (\SW[17]~input_o\ & ((\inst|inst21|inst4|SR\(1))))) # (!\inst|inst21|inst4|SR\(2) & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ $ 
-- (((\SW[17]~input_o\) # (!\inst|inst21|inst4|SR\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(2),
	datab => \SW[17]~input_o\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\,
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux26~2_combout\);

-- Location: LCCOMB_X57_Y38_N30
\inst|inst21|inst4|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux26~3_combout\ = (\inst|inst21|inst4|SR\(0) & (!\inst|inst21|inst4|SR\(2) & (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ $ (\inst|inst21|inst4|Mux26~2_combout\)))) # 
-- (!\inst|inst21|inst4|SR\(0) & (\inst|inst21|inst4|Mux26~2_combout\ & ((\inst|inst21|inst4|SR\(2)) # (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(2),
	datab => \inst|inst21|inst4|SR\(0),
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\,
	datad => \inst|inst21|inst4|Mux26~2_combout\,
	combout => \inst|inst21|inst4|Mux26~3_combout\);

-- Location: FF_X57_Y38_N31
\inst|inst21|inst4|QR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux26~3_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(4));

-- Location: LCCOMB_X58_Y38_N2
\inst|inst21|inst4|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux18~2_combout\ = (\SW[17]~input_o\ & ((\inst|inst21|inst4|SR\(2) $ (\inst|inst21|inst4|SR\(0))))) # (!\SW[17]~input_o\ & ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\) # 
-- ((\inst|inst21|inst4|SR\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\,
	datab => \inst|inst21|inst4|SR\(2),
	datac => \inst|inst21|inst4|SR\(0),
	datad => \SW[17]~input_o\,
	combout => \inst|inst21|inst4|Mux18~2_combout\);

-- Location: LCCOMB_X57_Y38_N0
\inst|inst21|inst4|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux18~3_combout\ = (\inst|inst21|inst4|Mux18~2_combout\ & ((\SW[17]~input_o\ & ((!\inst|inst21|inst4|SR\(1)))) # (!\SW[17]~input_o\ & (!\inst|inst21|inst4|SR\(0) & \inst|inst21|inst4|SR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux18~2_combout\,
	datab => \SW[17]~input_o\,
	datac => \inst|inst21|inst4|SR\(0),
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux18~3_combout\);

-- Location: FF_X57_Y38_N1
\inst|inst21|inst4|QR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux18~3_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(12));

-- Location: LCCOMB_X57_Y38_N26
\inst|inst21|inst4|Mux34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux34~0_combout\ = (\inst|inst21|inst4|SB\(0) & (((\inst|inst21|inst4|SB\(1))))) # (!\inst|inst21|inst4|SB\(0) & ((\inst|inst21|inst4|SB\(1) & (\inst|inst21|inst4|QR\(4))) # (!\inst|inst21|inst4|SB\(1) & 
-- ((\inst|inst21|inst4|QR\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|QR\(4),
	datab => \inst|inst21|inst4|SB\(0),
	datac => \inst|inst21|inst4|SB\(1),
	datad => \inst|inst21|inst4|QR\(12),
	combout => \inst|inst21|inst4|Mux34~0_combout\);

-- Location: LCCOMB_X56_Y38_N18
\inst|inst21|inst4|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux22~4_combout\ = (\SW[17]~input_o\ & (!\inst|inst21|inst4|SR\(2) & ((!\inst|inst21|inst4|SR\(1))))) # (!\SW[17]~input_o\ & (\inst|inst21|inst4|SR\(1) & ((\inst|inst21|inst4|SR\(2)) # 
-- (\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(2),
	datab => \SW[17]~input_o\,
	datac => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\,
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux22~4_combout\);

-- Location: LCCOMB_X57_Y38_N28
\inst|inst21|inst4|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux22~5_combout\ = (\inst|inst21|inst4|SR\(2) & (\inst|inst21|inst4|SR\(1) & ((\inst|inst21|inst4|Mux22~4_combout\) # (\inst|inst21|inst4|SR\(0))))) # (!\inst|inst21|inst4|SR\(2) & (\inst|inst21|inst4|Mux22~4_combout\ & 
-- (\inst|inst21|inst4|SR\(0) $ (\inst|inst21|inst4|SR\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|SR\(2),
	datab => \inst|inst21|inst4|Mux22~4_combout\,
	datac => \inst|inst21|inst4|SR\(0),
	datad => \inst|inst21|inst4|SR\(1),
	combout => \inst|inst21|inst4|Mux22~5_combout\);

-- Location: FF_X57_Y38_N29
\inst|inst21|inst4|QR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux22~5_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(8));

-- Location: LCCOMB_X58_Y38_N6
\inst|inst21|inst4|Mux30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux30~0_combout\ = (\inst|inst21|inst4|Mux20~0_combout\ & ((\inst|inst21|inst4|SR\(2)) # ((\inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ & !\SW[17]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst19|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\,
	datab => \SW[17]~input_o\,
	datac => \inst|inst21|inst4|SR\(2),
	datad => \inst|inst21|inst4|Mux20~0_combout\,
	combout => \inst|inst21|inst4|Mux30~0_combout\);

-- Location: FF_X58_Y38_N7
\inst|inst21|inst4|QR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux30~0_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|QR\(0));

-- Location: LCCOMB_X57_Y38_N6
\inst|inst21|inst4|Mux34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux34~1_combout\ = (\inst|inst21|inst4|Mux34~0_combout\ & (((\inst|inst21|inst4|QR\(0)) # (!\inst|inst21|inst4|SB\(0))))) # (!\inst|inst21|inst4|Mux34~0_combout\ & (\inst|inst21|inst4|QR\(8) & (\inst|inst21|inst4|SB\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|Mux34~0_combout\,
	datab => \inst|inst21|inst4|QR\(8),
	datac => \inst|inst21|inst4|SB\(0),
	datad => \inst|inst21|inst4|QR\(0),
	combout => \inst|inst21|inst4|Mux34~1_combout\);

-- Location: FF_X57_Y38_N7
\inst|inst21|inst4|DB[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux34~1_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|DB\(0));

-- Location: LCCOMB_X56_Y38_N6
\inst|inst21|inst4|Mux38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux38~0_combout\ = (\inst|inst21|inst4|DB\(2) & ((\inst|inst21|inst4|DB\(0)) # ((\inst|inst21|inst4|DB\(1)) # (!\inst|inst21|inst4|DB\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|DB\(0),
	datab => \inst|inst21|inst4|DB\(3),
	datac => \inst|inst21|inst4|DB\(1),
	datad => \inst|inst21|inst4|DB\(2),
	combout => \inst|inst21|inst4|Mux38~0_combout\);

-- Location: FF_X56_Y38_N7
\inst|inst21|inst4|CH[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux38~0_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|CH\(2));

-- Location: FF_X56_Y42_N1
\inst|inst21|inst4|LUT_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|LUT_DATA[2]~feeder_combout\,
	asdata => \inst|inst21|inst4|CH\(2),
	sload => \inst|inst21|inst4|DC_Flag~q\,
	ena => \inst|inst21|inst4|LUT_DATA[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_DATA\(2));

-- Location: FF_X52_Y44_N29
\inst|inst21|inst4|mLCD_DATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst21|inst4|LUT_DATA\(2),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \inst|inst21|inst4|Mux49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_DATA\(2));

-- Location: LCCOMB_X56_Y42_N28
\inst|inst21|inst4|LUT_DATA~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA~14_combout\ = (\inst|inst21|inst4|LUT_INDEX\(0) & (!\inst|inst21|inst4|LUT_INDEX\(4) & (!\inst|inst21|inst4|LUT_INDEX\(5) & !\inst|inst21|inst4|LUT_DATA~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(0),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(5),
	datad => \inst|inst21|inst4|LUT_DATA~13_combout\,
	combout => \inst|inst21|inst4|LUT_DATA~14_combout\);

-- Location: LCCOMB_X56_Y42_N10
\inst|inst21|inst4|LUT_DATA[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[1]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA~14_combout\,
	combout => \inst|inst21|inst4|LUT_DATA[1]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N0
\inst|inst21|inst4|Mux39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux39~0_combout\ = (\inst|inst21|inst4|DB\(0) & (((\inst|inst21|inst4|DB\(1))))) # (!\inst|inst21|inst4|DB\(0) & ((\inst|inst21|inst4|DB\(3) & (!\inst|inst21|inst4|DB\(1) & \inst|inst21|inst4|DB\(2))) # (!\inst|inst21|inst4|DB\(3) & 
-- (\inst|inst21|inst4|DB\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|DB\(0),
	datab => \inst|inst21|inst4|DB\(3),
	datac => \inst|inst21|inst4|DB\(1),
	datad => \inst|inst21|inst4|DB\(2),
	combout => \inst|inst21|inst4|Mux39~0_combout\);

-- Location: FF_X56_Y38_N1
\inst|inst21|inst4|CH[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux39~0_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|CH\(1));

-- Location: FF_X56_Y42_N11
\inst|inst21|inst4|LUT_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|LUT_DATA[1]~feeder_combout\,
	asdata => \inst|inst21|inst4|CH\(1),
	sload => \inst|inst21|inst4|DC_Flag~q\,
	ena => \inst|inst21|inst4|LUT_DATA[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_DATA\(1));

-- Location: FF_X52_Y44_N23
\inst|inst21|inst4|mLCD_DATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \inst|inst21|inst4|LUT_DATA\(1),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \inst|inst21|inst4|Mux49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_DATA\(1));

-- Location: LCCOMB_X56_Y42_N30
\inst|inst21|inst4|LUT_DATA~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA~15_combout\ = (!\inst|inst21|inst4|LUT_INDEX\(0) & (!\inst|inst21|inst4|LUT_INDEX\(4) & (!\inst|inst21|inst4|LUT_INDEX\(5) & !\inst|inst21|inst4|LUT_DATA~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(0),
	datab => \inst|inst21|inst4|LUT_INDEX\(4),
	datac => \inst|inst21|inst4|LUT_INDEX\(5),
	datad => \inst|inst21|inst4|LUT_DATA~13_combout\,
	combout => \inst|inst21|inst4|LUT_DATA~15_combout\);

-- Location: LCCOMB_X56_Y42_N4
\inst|inst21|inst4|LUT_DATA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[0]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_DATA~15_combout\,
	combout => \inst|inst21|inst4|LUT_DATA[0]~feeder_combout\);

-- Location: LCCOMB_X56_Y38_N10
\inst|inst21|inst4|Mux40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|Mux40~0_combout\ = \inst|inst21|inst4|DB\(0) $ (((\inst|inst21|inst4|DB\(3) & ((\inst|inst21|inst4|DB\(1)) # (\inst|inst21|inst4|DB\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|DB\(0),
	datab => \inst|inst21|inst4|DB\(3),
	datac => \inst|inst21|inst4|DB\(1),
	datad => \inst|inst21|inst4|DB\(2),
	combout => \inst|inst21|inst4|Mux40~0_combout\);

-- Location: FF_X56_Y38_N11
\inst|inst21|inst4|CH[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|Mux40~0_combout\,
	ena => \inst|inst21|inst4|QR[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|CH\(0));

-- Location: FF_X56_Y42_N5
\inst|inst21|inst4|LUT_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|LUT_DATA[0]~feeder_combout\,
	asdata => \inst|inst21|inst4|CH\(0),
	sload => \inst|inst21|inst4|DC_Flag~q\,
	ena => \inst|inst21|inst4|LUT_DATA[8]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_DATA\(0));

-- Location: LCCOMB_X52_Y44_N0
\inst|inst21|inst4|mLCD_DATA[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|mLCD_DATA[0]~feeder_combout\ = \inst|inst21|inst4|LUT_DATA\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA\(0),
	combout => \inst|inst21|inst4|mLCD_DATA[0]~feeder_combout\);

-- Location: FF_X52_Y44_N1
\inst|inst21|inst4|mLCD_DATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|mLCD_DATA[0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_DATA\(0));

-- Location: LCCOMB_X55_Y43_N24
\inst|inst21|inst3|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst3|Selector3~0_combout\ = (\inst|inst21|inst3|ST.01~q\) # ((\inst|inst21|inst3|LCD_EN~q\ & ((\inst|inst21|inst3|ST.10~q\) # (!\inst|inst21|inst3|ST.00~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst3|ST.00~q\,
	datab => \inst|inst21|inst3|ST.10~q\,
	datac => \inst|inst21|inst3|LCD_EN~q\,
	datad => \inst|inst21|inst3|ST.01~q\,
	combout => \inst|inst21|inst3|Selector3~0_combout\);

-- Location: FF_X55_Y43_N25
\inst|inst21|inst3|LCD_EN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst3|Selector3~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst3|mStart~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst3|LCD_EN~q\);

-- Location: LCCOMB_X56_Y42_N22
\inst|inst21|inst4|LUT_DATA[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|LUT_DATA[8]~4_combout\ = (\inst|inst21|inst4|LUT_DATA[8]~3_combout\ & ((\inst|inst21|inst4|LUT_INDEX\(5)) # ((\inst|inst21|inst4|DC_Flag~q\)))) # (!\inst|inst21|inst4|LUT_DATA[8]~3_combout\ & (((\inst|inst21|inst4|LUT_DATA\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst21|inst4|LUT_INDEX\(5),
	datab => \inst|inst21|inst4|LUT_DATA[8]~3_combout\,
	datac => \inst|inst21|inst4|LUT_DATA\(8),
	datad => \inst|inst21|inst4|DC_Flag~q\,
	combout => \inst|inst21|inst4|LUT_DATA[8]~4_combout\);

-- Location: FF_X56_Y42_N23
\inst|inst21|inst4|LUT_DATA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|LUT_DATA[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|LUT_DATA\(8));

-- Location: LCCOMB_X52_Y44_N16
\inst|inst21|inst4|mLCD_RS~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst21|inst4|mLCD_RS~feeder_combout\ = \inst|inst21|inst4|LUT_DATA\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst21|inst4|LUT_DATA\(8),
	combout => \inst|inst21|inst4|mLCD_RS~feeder_combout\);

-- Location: FF_X52_Y44_N17
\inst|inst21|inst4|mLCD_RS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \inst|inst21|inst4|mLCD_RS~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \inst|inst21|inst4|Mux49~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst21|inst4|mLCD_RS~q\);

-- Location: LCCOMB_X69_Y28_N8
\inst|inst1|inst|inst6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \inst|inst1|inst|inst6~2_combout\ = (\inst|inst1|inst|inst6~0_combout\ & (((!\GPIO[1]~input_o\ & \inst|inst1|inst|inst6~1_combout\)) # (!\inst|inst15|inst14\(1)))) # (!\inst|inst1|inst|inst6~0_combout\ & (!\GPIO[1]~input_o\ & 
-- ((\inst|inst1|inst|inst6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|inst|inst6~0_combout\,
	datab => \GPIO[1]~input_o\,
	datac => \inst|inst15|inst14\(1),
	datad => \inst|inst1|inst|inst6~1_combout\,
	combout => \inst|inst1|inst|inst6~2_combout\);

-- Location: LCCOMB_X10_Y51_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X62_Y33_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X63_Y36_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X115_Y13_N1
\SW[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(16),
	o => \SW[16]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\KEY[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X115_Y17_N1
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X115_Y14_N1
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X115_Y15_N1
\SW[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X115_Y5_N15
\SW[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(11),
	o => \SW[11]~input_o\);

-- Location: IOIBUF_X115_Y6_N15
\SW[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(15),
	o => \SW[15]~input_o\);

-- Location: IOIBUF_X115_Y4_N15
\SW[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(10),
	o => \SW[10]~input_o\);

-- Location: IOIBUF_X115_Y10_N1
\SW[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X115_Y10_N8
\SW[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(14),
	o => \SW[14]~input_o\);

-- Location: IOIBUF_X115_Y11_N8
\SW[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X115_Y16_N8
\SW[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X115_Y9_N22
\SW[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(13),
	o => \SW[13]~input_o\);

-- Location: IOIBUF_X115_Y4_N22
\SW[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X115_Y18_N8
\SW[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X115_Y7_N15
\SW[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(12),
	o => \SW[12]~input_o\);

-- Location: IOIBUF_X113_Y0_N8
\GPIO[35]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(35),
	o => \GPIO[35]~input_o\);

-- Location: IOIBUF_X81_Y0_N15
\GPIO[34]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(34),
	o => \GPIO[34]~input_o\);

-- Location: IOIBUF_X113_Y0_N1
\GPIO[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(33),
	o => \GPIO[33]~input_o\);

-- Location: IOIBUF_X85_Y0_N15
\GPIO[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(32),
	o => \GPIO[32]~input_o\);

-- Location: IOIBUF_X81_Y0_N22
\GPIO[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(31),
	o => \GPIO[31]~input_o\);

-- Location: IOIBUF_X85_Y0_N22
\GPIO[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(30),
	o => \GPIO[30]~input_o\);

-- Location: IOIBUF_X89_Y0_N1
\GPIO[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(29),
	o => \GPIO[29]~input_o\);

-- Location: IOIBUF_X79_Y0_N1
\GPIO[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(28),
	o => \GPIO[28]~input_o\);

-- Location: IOIBUF_X100_Y0_N15
\GPIO[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(27),
	o => \GPIO[27]~input_o\);

-- Location: IOIBUF_X79_Y0_N8
\GPIO[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(26),
	o => \GPIO[26]~input_o\);

-- Location: IOIBUF_X89_Y0_N8
\GPIO[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(25),
	o => \GPIO[25]~input_o\);

-- Location: IOIBUF_X91_Y0_N15
\GPIO[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(24),
	o => \GPIO[24]~input_o\);

-- Location: IOIBUF_X100_Y0_N22
\GPIO[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(23),
	o => \GPIO[23]~input_o\);

-- Location: IOIBUF_X91_Y0_N22
\GPIO[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(22),
	o => \GPIO[22]~input_o\);

-- Location: IOIBUF_X111_Y0_N8
\GPIO[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(21),
	o => \GPIO[21]~input_o\);

-- Location: IOIBUF_X96_Y0_N1
\GPIO[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(20),
	o => \GPIO[20]~input_o\);

-- Location: IOIBUF_X87_Y0_N22
\GPIO[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(19),
	o => \GPIO[19]~input_o\);

-- Location: IOIBUF_X96_Y0_N8
\GPIO[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(18),
	o => \GPIO[18]~input_o\);

-- Location: IOIBUF_X109_Y0_N1
\GPIO[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(17),
	o => \GPIO[17]~input_o\);

-- Location: IOIBUF_X83_Y0_N1
\GPIO[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(16),
	o => \GPIO[16]~input_o\);

-- Location: IOIBUF_X85_Y0_N1
\GPIO[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(15),
	o => \GPIO[15]~input_o\);

-- Location: IOIBUF_X83_Y0_N8
\GPIO[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(14),
	o => \GPIO[14]~input_o\);

-- Location: IOIBUF_X60_Y0_N1
\GPIO[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(13),
	o => \GPIO[13]~input_o\);

-- Location: IOIBUF_X94_Y0_N1
\GPIO[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(12),
	o => \GPIO[12]~input_o\);

-- Location: IOIBUF_X65_Y0_N15
\GPIO[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(11),
	o => \GPIO[11]~input_o\);

-- Location: IOIBUF_X94_Y0_N8
\GPIO[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(10),
	o => \GPIO[10]~input_o\);

-- Location: IOIBUF_X60_Y0_N8
\GPIO[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(9),
	o => \GPIO[9]~input_o\);

-- Location: IOIBUF_X60_Y0_N15
\GPIO[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(8),
	o => \GPIO[8]~input_o\);

-- Location: IOIBUF_X65_Y0_N22
\GPIO[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(7),
	o => \GPIO[7]~input_o\);

-- Location: IOIBUF_X102_Y0_N15
\GPIO[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(6),
	o => \GPIO[6]~input_o\);

-- Location: IOIBUF_X96_Y0_N15
\GPIO[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(5),
	o => \GPIO[5]~input_o\);

-- Location: IOIBUF_X102_Y0_N22
\GPIO[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(4),
	o => \GPIO[4]~input_o\);

-- Location: IOIBUF_X96_Y0_N22
\GPIO[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(3),
	o => \GPIO[3]~input_o\);

-- Location: IOIBUF_X0_Y47_N1
\LCD_DATA[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(7),
	o => \LCD_DATA[7]~input_o\);

-- Location: IOIBUF_X0_Y51_N15
\LCD_DATA[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(6),
	o => \LCD_DATA[6]~input_o\);

-- Location: IOIBUF_X0_Y55_N22
\LCD_DATA[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(5),
	o => \LCD_DATA[5]~input_o\);

-- Location: IOIBUF_X0_Y54_N8
\LCD_DATA[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(4),
	o => \LCD_DATA[4]~input_o\);

-- Location: IOIBUF_X0_Y49_N8
\LCD_DATA[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(3),
	o => \LCD_DATA[3]~input_o\);

-- Location: IOIBUF_X0_Y44_N1
\LCD_DATA[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(2),
	o => \LCD_DATA[2]~input_o\);

-- Location: IOIBUF_X0_Y44_N8
\LCD_DATA[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(1),
	o => \LCD_DATA[1]~input_o\);

-- Location: IOIBUF_X0_Y52_N15
\LCD_DATA[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => LCD_DATA(0),
	o => \LCD_DATA[0]~input_o\);
END structure;


