INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_4bits
INFO: [VRFC 10-311] analyzing module register_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RCA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RCA_4bits
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sim_1/new/RCA_4bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_4bits_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RegLogic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_logic
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register_logic' [C:/Users/samue/Downloads/316/LAB5/LAB5.srcs/sources_1/imports/Lab5_Starter_Code/RegLogic.v:4]
