# do quartus.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top_vlg_sample_tst
# -- Compiling module Top_vlg_check_tst
# -- Compiling module Top_vlg_vec_tst
# 
# Top level modules:
# 	Top_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.Top_vlg_vec_tst 
# Loading work.Top_vlg_vec_tst
# Loading work.Top
# Loading altera_ver.dffeas
# Loading work.Top_vlg_sample_tst
# Loading work.Top_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port addr_mem[2] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00000100
# ERROR! Vector Mismatch for output port Addr_plus[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00000001
# ERROR! Vector Mismatch for output port base[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00000011
# ERROR! Vector Mismatch for output port base[1] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00000011
# ERROR! Vector Mismatch for output port control_signal[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00001011
# ERROR! Vector Mismatch for output port control_signal[1] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00001011
# ERROR! Vector Mismatch for output port control_signal[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00001011
# ERROR! Vector Mismatch for output port Q0[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00001001
# ERROR! Vector Mismatch for output port Q0[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00001001
# ERROR! Vector Mismatch for output port Q1[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01100001
# ERROR! Vector Mismatch for output port Q1[5] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01100001
# ERROR! Vector Mismatch for output port Q1[6] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01100001
# ERROR! Vector Mismatch for output port Q2[2] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00101100
# ERROR! Vector Mismatch for output port Q2[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00101100
# ERROR! Vector Mismatch for output port Q2[5] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00101100
# ERROR! Vector Mismatch for output port Q3[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port Q3[1] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port Q3[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port Q3[4] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port Q3[5] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port Q3[6] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port Q4[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01001011
# ERROR! Vector Mismatch for output port Q4[1] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01001011
# ERROR! Vector Mismatch for output port Q4[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01001011
# ERROR! Vector Mismatch for output port Q4[6] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01001011
# ERROR! Vector Mismatch for output port t0[0] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port t0[1] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port t0[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port t0[4] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port t0[5] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port t0[6] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port t1[2] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00101100
# ERROR! Vector Mismatch for output port t1[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00101100
# ERROR! Vector Mismatch for output port t1[5] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 00101100
# ERROR! Vector Mismatch for output port WA[0] :: @time = 1000000.000 ps
#      Expected value = 00
#      Real value = 11
# ERROR! Vector Mismatch for output port WA[1] :: @time = 1000000.000 ps
#      Expected value = 00
#      Real value = 11
# ERROR! Vector Mismatch for output port control_signal[2] :: @time = 1040000.000 ps
#      Expected value = 00000000
#      Real value = 00100101
# ERROR! Vector Mismatch for output port control_signal[5] :: @time = 1040000.000 ps
#      Expected value = 00000000
#      Real value = 00100101
# ERROR! Vector Mismatch for output port RA1[1] :: @time = 1040000.000 ps
#      Expected value = 00
#      Real value = 10
# ERROR! Vector Mismatch for output port RA2[0] :: @time = 1040000.000 ps
#      Expected value = 00
#      Real value = 11
# ERROR! Vector Mismatch for output port RA2[1] :: @time = 1040000.000 ps
#      Expected value = 00
#      Real value = 11
# ERROR! Vector Mismatch for output port t1[0] :: @time = 1040000.000 ps
#      Expected value = 00000000
#      Real value = 01001011
# ERROR! Vector Mismatch for output port t1[1] :: @time = 1040000.000 ps
#      Expected value = 00000000
#      Real value = 01001011
# ERROR! Vector Mismatch for output port t1[6] :: @time = 1040000.000 ps
#      Expected value = 00000000
#      Real value = 01001011
# ERROR! Vector Mismatch for output port addr_mem[0] :: @time = 1080000.000 ps
#      Expected value = 00000000
#      Real value = 00000011
# ERROR! Vector Mismatch for output port addr_mem[1] :: @time = 1080000.000 ps
#      Expected value = 00000000
#      Real value = 00000011
# ERROR! Vector Mismatch for output port control_signal[4] :: @time = 1080000.000 ps
#      Expected value = 00000000
#      Real value = 00010010
# ERROR! Vector Mismatch for output port addr_mem[3] :: @time = 1160000.000 ps
#      Expected value = 00000000
#      Real value = 01001110
# ERROR! Vector Mismatch for output port addr_mem[6] :: @time = 1160000.000 ps
#      Expected value = 00000000
#      Real value = 01001110
# ERROR! Vector Mismatch for output port Addr_plus[2] :: @time = 1160000.000 ps
#      Expected value = 00000000
#      Real value = 00000101
# ERROR! Vector Mismatch for output port control_signal[7] :: @time = 1160000.000 ps
#      Expected value = 00000000
#      Real value = 10000001
# ERROR! Vector Mismatch for output port Q4[4] :: @time = 1160000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port Q4[5] :: @time = 1160000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port less :: @time = 1320000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port addr_mem[5] :: @time = 1400000.000 ps
#      Expected value = 00000000
#      Real value = 01100001
# ERROR! Vector Mismatch for output port Q1[2] :: @time = 1600000.000 ps
#      Expected value = 00000000
#      Real value = 00101100
# ERROR! Vector Mismatch for output port Q1[3] :: @time = 1600000.000 ps
#      Expected value = 00000000
#      Real value = 00101100
# ERROR! Vector Mismatch for output port Q2[0] :: @time = 1640000.000 ps
#      Expected value = 00000000
#      Real value = 01100001
# ERROR! Vector Mismatch for output port Q2[6] :: @time = 1640000.000 ps
#      Expected value = 00000000
#      Real value = 01100001
# ERROR! Vector Mismatch for output port Q2[1] :: @time = 1840000.000 ps
#      Expected value = 00000000
#      Real value = 01001011
# ERROR! Vector Mismatch for output port t0[2] :: @time = 2200000.000 ps
#      Expected value = 00000000
#      Real value = 00101100
# ERROR! Vector Mismatch for output port t1[4] :: @time = 3440000.000 ps
#      Expected value = 00000000
#      Real value = 01111011
# ERROR! Vector Mismatch for output port addr_mem[4] :: @time = 3560000.000 ps
#      Expected value = 00000000
#      Real value = 01111110
#          63 mismatched vectors : Simulation failed !
# ** Note: $finish    : Top.vwf.vt(2064)
#    Time: 10 us  Iteration: 0  Instance: /Top_vlg_vec_tst/tb_out
