.title kicad schematic

.include 74HC74A.sub
* u6 net-_v_reset2-pad1_ net-_v_data2-pad1_ v_clk2 net-_v_set2-pad1_ net-_u6-pad5_ net-_u6-pad6_ net-_u6-pad7_ net-_u6-pad8_ adc_bridge_4
* u5 net-_u5-pad1_ net-_u5-pad2_ v_q2 v_q2n dac_bridge_2
* u8 v_q2 plot_v1
* u7 v_q2n plot_v1
* u10 v_clk2 plot_v1
* u1 v_q1 plot_v1
* u3 net-_v_reset1-pad1_ net-_v_data1-pad1_ v_clk1 net-_v_set1-pad1_ net-_u3-pad5_ net-_u3-pad6_ net-_u3-pad7_ net-_u3-pad8_ adc_bridge_4
* u4 net-_u4-pad1_ net-_u4-pad2_ v_q1 v_q1n dac_bridge_2
v_reset1 net-_v_reset1-pad1_ gnd  dc 5
* u2 v_q1n plot_v1
x1 net-_u3-pad5_ net-_u3-pad6_ net-_u3-pad7_ net-_u3-pad8_ net-_u4-pad1_ net-_u4-pad2_ gnd net-_u5-pad2_ net-_u5-pad1_ net-_u6-pad8_ net-_u6-pad7_ net-_u6-pad6_ net-_u6-pad5_ net-_x1-pad14_ 74HC74A
v1 net-_x1-pad14_ gnd 5
v_reset2 net-_v_reset2-pad1_ gnd  dc 5
v_data2 net-_v_data2-pad1_ gnd  dc 5
v_set2 net-_v_set2-pad1_ gnd  dc 5
v_clk2 v_clk2 gnd pulse(0 5 0 1n 1n 5 10)
v_set1 net-_v_set1-pad1_ gnd  dc 5
v_data1 net-_v_data1-pad1_ gnd  dc 5
* u9 v_clk1 plot_v1
v_clk1 v_clk1 gnd pulse(0 5 0 1n 1n 5 10)
a1 [net-_v_reset2-pad1_ net-_v_data2-pad1_ v_clk2 net-_v_set2-pad1_ ] [net-_u6-pad5_ net-_u6-pad6_ net-_u6-pad7_ net-_u6-pad8_ ] u6
a2 [net-_u5-pad1_ net-_u5-pad2_ ] [v_q2 v_q2n ] u5
a3 [net-_v_reset1-pad1_ net-_v_data1-pad1_ v_clk1 net-_v_set1-pad1_ ] [net-_u3-pad5_ net-_u3-pad6_ net-_u3-pad7_ net-_u3-pad8_ ] u3
a4 [net-_u4-pad1_ net-_u4-pad2_ ] [v_q1 v_q1n ] u4
* Schematic Name:                             adc_bridge_4, Ngspice Name: adc_bridge
.model u6 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_2, Ngspice Name: dac_bridge
.model u5 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
* Schematic Name:                             adc_bridge_4, Ngspice Name: adc_bridge
.model u3 adc_bridge(in_low=1.0 in_high=2.0 rise_delay=1.0e-9 fall_delay=1.0e-9 ) 
* Schematic Name:                             dac_bridge_2, Ngspice Name: dac_bridge
.model u4 dac_bridge(out_low=0.0 out_high=5.0 out_undef=0.5 input_load=1.0e-12 t_rise=1.0e-9 t_fall=1.0e-9 ) 
.tran 1e-00 50e-00 0e-00

* Control Statements 
.control
run
print allv > plot_data_v.txt
print alli > plot_data_i.txt
plot v(v_q2)
plot v(v_q2n)
plot v(v_clk2)
plot v(v_q1)
plot v(v_q1n)
plot v(v_clk1)
.endc
.end
