dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
ROM_D.v,verilog,xil_defaultlib,../../../../lab4-3.gen/sources_1/ip/ROM_D/sim/ROM_D.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
