;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 60
	CMP 30, 9
	CMP 30, 9
	JMN <-127, 100
	SPL 300, 33
	SUB @127, 108
	SUB -207, <-130
	SPL 0, <402
	SUB @-127, 100
	SUB <-127, 100
	SUB @121, 103
	CMP -207, <-120
	JMP 270, 60
	ADD 0, -2
	SUB @0, @2
	SLT 721, -63
	CMP 12, @10
	JMN -207, @-120
	SUB 0, 2
	CMP #72, @200
	ADD -1, <-20
	ADD #270, <1
	JMN 0, <2
	CMP -207, <-120
	ADD 30, 9
	SUB @121, 103
	CMP 30, 9
	SUB @127, 106
	CMP 210, 60
	SUB 0, 2
	SUB 8, 182
	SUB @121, 6
	SUB @127, 106
	SUB @127, 106
	SUB #72, @200
	ADD 0, 1
	ADD 130, 3
	SPL 340, 30
	ADD 130, 3
	SPL 0, 13
	DJN 0, <-2
	JMN -207, @-120
	DJN 0, <-2
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
