var pairs =
{
"gsr":{"hdl":1,"disabled":1,"registered":1,"attribute":1,"verilog":1,"signal":1}
,"hdl":{"attribute":1,"example":1,"adding":1}
,"disabled":{"enabled":1}
,"enable":{"disable":1}
,"disable":{"global":1}
,"global":{"reset":1}
,"reset":{"gsr":1}
,"registered":{"elements":1}
,"elements":{"families":1}
,"families":{"example":1}
,"example":{"attribute":1,"synchronous":1}
,"attribute":{"applicable":1,"programmable":1}
,"applicable":{"registers":1}
,"registers":{"plls":1}
,"plls":{"memories":1}
,"memories":{"sp8ka":1}
,"sp8ka":{"dp8ka":1}
,"device":{"support":1}
,"specific":{"usage":1}
,"usage":{"examples":1}
,"examples":{"gsr":1,"fpga":1}
,"programmable":{"gsr":1}
,"verilog":{"hdl":1}
,"synchronous":{"rtl":1}
,"rtl":{"module":1}
,"module":{"section":1}
,"section":{"global":1}
,"signal":{"topic":1}
,"topic":{"generic":1}
,"generic":{"examples":1}
,"fpga":{"attributes":1}
,"attributes":{"hdl":1}
,"adding":{"fpga":1}
}
;Search.control.loadWordPairs(pairs);
