
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    42103000                       # Number of ticks simulated
final_tick                                   42103000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 205527                       # Simulator instruction rate (inst/s)
host_op_rate                                   215345                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36667727                       # Simulator tick rate (ticks/s)
host_mem_usage                                 679188                       # Number of bytes of host memory used
host_seconds                                     1.15                       # Real time elapsed on the host
sim_insts                                      235986                       # Number of instructions simulated
sim_ops                                        247262                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          38464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          26560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data           1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data           1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              96320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        38464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         61760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data              19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data              17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              50                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            17                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 17                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         913569104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         630833907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          79044249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          25841389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          80564330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          28881552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          82084412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          27361471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst          74484004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          27361471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          82084412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          27361471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          79044249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          25841389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          76004085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          27361471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2287722965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    913569104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     79044249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     80564330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     82084412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst     74484004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     82084412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     79044249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     76004085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       1466878845                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        25841389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25841389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        25841389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        913569104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        630833907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         79044249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         25841389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         80564330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         28881552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         82084412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         27361471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst         74484004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         27361471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         82084412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         27361471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         79044249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         25841389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         76004085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         27361471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2313564354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1506                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         17                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1506                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       17                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  95040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   96384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           24                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      42095500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1506                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   17                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    326.332155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.595170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.676458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          118     41.70%     41.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           51     18.02%     59.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21      7.42%     67.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      7.77%     74.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      4.24%     79.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.18%     82.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.83%     85.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.77%     86.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           37     13.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          283                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     34074500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                61918250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7425000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22945.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41695.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2257.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2289.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1190                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      27639.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1806840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   985875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9516000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26628120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               161250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               41640885                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1062.301349                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE        89500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37822750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   204120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   111375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1193400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23021730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3320250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30393675                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            775.521960                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      5408250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32496750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10699                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8456                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1007                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                7825                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   4644                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            59.348243                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    861                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 199                       # Number of system calls
system.cpu0.numCycles                           84207                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             19815                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         61753                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10699                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              5505                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        28544                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2155                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     7005                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  652                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             49438                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.433715                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.814534                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   37493     75.84%     75.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     821      1.66%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1168      2.36%     79.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     685      1.39%     81.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     885      1.79%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     541      1.09%     84.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     937      1.90%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1463      2.96%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5445     11.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               49438                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.127056                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.733348                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   16480                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                22081                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     8558                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1547                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   772                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 944                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  314                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 63052                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1158                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   772                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   17331                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2581                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9222                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     9205                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                10327                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 60965                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   90                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   668                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   205                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  9098                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              71939                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               291295                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           81289                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                51458                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   20481                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               141                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           139                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     5487                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                9141                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8325                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              630                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             561                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     57481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                285                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    49838                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              567                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          14834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        43832                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            77                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        49438                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.008091                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.568631                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              32471     65.68%     65.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3672      7.43%     73.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2296      4.64%     77.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               2422      4.90%     82.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               8577     17.35%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          49438                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3    100.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                32095     64.40%     64.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2132      4.28%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                8316     16.69%     85.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7292     14.63%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 49838                       # Type of FU issued
system.cpu0.iq.rate                          0.591851                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          3                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000060                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            149628                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            72626                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        47917                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 49813                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             111                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3018                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1586                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          103                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   772                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   1992                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  507                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              57774                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              221                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 9141                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8325                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               134                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  483                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            56                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           198                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          557                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 755                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                48943                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 7917                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              895                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            8                       # number of nop insts executed
system.cpu0.iew.exec_refs                       15037                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6813                       # Number of branches executed
system.cpu0.iew.exec_stores                      7120                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.581222                       # Inst execution rate
system.cpu0.iew.wb_sent                         48246                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        47945                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    28862                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    61438                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.569371                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.469774                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          14845                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            208                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              702                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        47140                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.910734                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.907669                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        33835     71.78%     71.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         4594      9.75%     81.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2198      4.66%     86.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         1092      2.32%     88.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1891      4.01%     92.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1170      2.48%     94.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          654      1.39%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          320      0.68%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1386      2.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        47140                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               37230                       # Number of instructions committed
system.cpu0.commit.committedOps                 42932                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         12862                       # Number of memory references committed
system.cpu0.commit.loads                         6123                       # Number of loads committed
system.cpu0.commit.membars                        119                       # Number of memory barriers committed
system.cpu0.commit.branches                      5885                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    37610                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 323                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           27989     65.19%     65.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2078      4.84%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.03% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     70.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.04% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           6123     14.26%     84.30% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6739     15.70%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            42932                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1386                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      103101                       # The number of ROB reads
system.cpu0.rob.rob_writes                     117866                       # The number of ROB writes
system.cpu0.timesIdled                            396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          34769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      37230                       # Number of Instructions Simulated
system.cpu0.committedOps                        42932                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.261805                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.261805                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.442125                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.442125                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   63372                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  29475                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   168519                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   27945                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  16155                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               33                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          209.391662                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              10854                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              377                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            28.790451                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   209.391662                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.204484                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.204484                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.335938                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            28861                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           28861                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         7233                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           7233                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3490                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3490                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        10723                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           10723                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        10728                       # number of overall hits
system.cpu0.dcache.overall_hits::total          10728                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          287                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3097                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3097                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3384                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3384                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3384                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3384                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     16808019                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     16808019                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    172724193                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    172724193                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       166250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       166250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    189532212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    189532212                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    189532212                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    189532212                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         7520                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         7520                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6587                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6587                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        14107                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        14107                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        14112                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        14112                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.038165                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038165                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.470169                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.470169                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.239881                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.239881                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.239796                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.239796                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 58564.526132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58564.526132                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 55771.453988                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55771.453988                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 41562.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41562.500000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 56008.336879                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56008.336879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 56008.336879                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56008.336879                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          477                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    31.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu0.dcache.writebacks::total               17                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          122                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2823                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2823                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2945                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2945                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2945                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          165                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          165                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          274                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          274                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          439                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          439                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10751249                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10751249                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     15184267                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     15184267                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     25935516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     25935516                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     25935516                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     25935516                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.021941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.021941                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.041597                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041597                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.031119                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.031119                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.031108                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.031108                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65159.084848                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65159.084848                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55417.032847                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55417.032847                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 59078.624146                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59078.624146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 59078.624146                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59078.624146                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              222                       # number of replacements
system.cpu0.icache.tags.tagsinuse          255.616533                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6194                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              601                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.306156                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   255.616533                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.499251                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.499251                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          281                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            14611                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           14611                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6194                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6194                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6194                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6194                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6194                       # number of overall hits
system.cpu0.icache.overall_hits::total           6194                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          811                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          811                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          811                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           811                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          811                       # number of overall misses
system.cpu0.icache.overall_misses::total          811                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     45672750                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     45672750                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     45672750                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     45672750                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     45672750                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     45672750                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         7005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         7005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         7005                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         7005                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         7005                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         7005                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.115774                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.115774                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.115774                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.115774                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.115774                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.115774                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56316.584464                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56316.584464                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56316.584464                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56316.584464                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56316.584464                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56316.584464                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          209                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          209                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          602                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          602                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          602                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     34614500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     34614500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     34614500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     34614500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     34614500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     34614500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.085939                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085939                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.085939                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085939                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.085939                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085939                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 57499.169435                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57499.169435                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 57499.169435                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57499.169435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 57499.169435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57499.169435                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   9034                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             8522                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              163                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                6367                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4787                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            75.184545                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    219                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           18128                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              3673                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         43973                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       9034                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              5006                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        10895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    407                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                     2149                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   87                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             14792                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.112493                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.747515                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    8372     56.60%     56.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     245      1.66%     58.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      73      0.49%     58.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     205      1.39%     60.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     171      1.16%     61.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     169      1.14%     62.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     148      1.00%     63.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     655      4.43%     67.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4754     32.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               14792                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.498345                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.425695                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    4168                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 4662                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     2885                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                 2901                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   176                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 242                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 43197                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   176                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4535                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    531                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1991                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     5384                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                 2175                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 42397                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    5                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                  1823                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                    93                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands              69977                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               206234                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           59591                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                62519                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    7454                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                52                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            52                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     5890                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                7024                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1094                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              448                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             435                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     41579                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 82                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    39334                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              393                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4402                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        14374                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        14792                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        2.659140                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.788366                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4079     27.58%     27.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                685      4.63%     32.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                504      3.41%     35.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                455      3.08%     38.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               9069     61.31%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          14792                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                    13    100.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                29908     76.04%     76.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1541      3.92%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                7009     17.82%     97.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                876      2.23%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 39334                       # Type of FU issued
system.cpu1.iq.rate                          2.169793                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                         13                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.000331                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             93862                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            46073                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        38641                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 39347                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          810                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          341                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          320                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   176                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    456                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              41664                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 7024                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1094                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                38                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            74                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 138                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                39209                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 6955                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              121                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        7802                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    7688                       # Number of branches executed
system.cpu1.iew.exec_stores                       847                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.162897                       # Inst execution rate
system.cpu1.iew.wb_sent                         38713                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        38641                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    28709                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    55142                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.131564                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.520638                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4343                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              136                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        14166                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.630171                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.710290                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4699     33.17%     33.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2486     17.55%     50.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          350      2.47%     53.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         2068     14.60%     67.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          135      0.95%     68.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2510     17.72%     86.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          182      1.28%     87.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          201      1.42%     89.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1535     10.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        14166                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               36215                       # Number of instructions committed
system.cpu1.commit.committedOps                 37259                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          6967                       # Number of memory references committed
system.cpu1.commit.loads                         6214                       # Number of loads committed
system.cpu1.commit.membars                         41                       # Number of memory barriers committed
system.cpu1.commit.branches                      7462                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    29974                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 109                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           28753     77.17%     77.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1539      4.13%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           6214     16.68%     97.98% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           753      2.02%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            37259                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 1535                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       53817                       # The number of ROB reads
system.cpu1.rob.rob_writes                      83902                       # The number of ROB writes
system.cpu1.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       66078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      36215                       # Number of Instructions Simulated
system.cpu1.committedOps                        37259                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.500566                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.500566                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.997738                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.997738                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   54782                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  20471                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   137004                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   44200                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   8090                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           10.206126                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               7117                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               69                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           103.144928                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    10.206126                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.009967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.009967                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.067383                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            14764                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           14764                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         6400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           6400                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           718                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         7118                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            7118                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         7120                       # number of overall hits
system.cpu1.dcache.overall_hits::total           7120                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          176                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          176                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          205                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           205                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          208                       # number of overall misses
system.cpu1.dcache.overall_misses::total          208                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      5604430                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      5604430                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1837500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1837500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        47999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        47999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        37000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      7441930                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      7441930                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      7441930                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      7441930                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         6576                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6576                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          747                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          747                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         7323                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         7323                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         7328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         7328                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.026764                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026764                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.038822                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.038822                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.027994                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.027994                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.028384                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028384                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 31843.352273                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31843.352273                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 63362.068966                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 63362.068966                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15999.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15999.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 12333.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 12333.333333                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 36302.097561                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36302.097561                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 35778.509615                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35778.509615                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          127                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     8.178571                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          127                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           96                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           96                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          113                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          113                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           80                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           92                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           94                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      2191773                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      2191773                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       569250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       569250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        37001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        37001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2761023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2761023                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2779523                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2779523                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.012165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.016064                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.016064                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012563                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012563                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012828                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012828                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 27397.162500                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 27397.162500                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 47437.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47437.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12333.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12333.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9333.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 30011.119565                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30011.119565                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 29569.393617                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29569.393617                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.567882                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               2069                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            39.788462                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.567882                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016734                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016734                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4350                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4350                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         2069                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2069                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         2069                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2069                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         2069                       # number of overall hits
system.cpu1.icache.overall_hits::total           2069                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           80                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           80                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            80                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           80                       # number of overall misses
system.cpu1.icache.overall_misses::total           80                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5904986                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5904986                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      5904986                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5904986                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      5904986                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5904986                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         2149                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2149                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         2149                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2149                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         2149                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2149                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.037227                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.037227                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.037227                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.037227                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.037227                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.037227                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 73812.325000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73812.325000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 73812.325000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73812.325000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 73812.325000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73812.325000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           28                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4059502                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4059502                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4059502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4059502                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4059502                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4059502                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.024197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.024197                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.024197                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.024197                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.024197                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.024197                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 78067.346154                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78067.346154                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 78067.346154                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78067.346154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 78067.346154                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78067.346154                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   7522                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             7048                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              167                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                4694                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   4019                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.619940                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    189                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           17620                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              3684                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         37783                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       7522                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              4208                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         9326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    405                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                     2055                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   87                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             13233                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.995919                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.717481                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    7722     58.35%     58.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     161      1.22%     59.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      60      0.45%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     190      1.44%     61.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     158      1.19%     62.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     176      1.33%     63.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     131      0.99%     64.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     584      4.41%     69.39% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4051     30.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               13233                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.426901                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.144325                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    4033                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 4003                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     2524                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                 2498                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   175                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 224                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 37188                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   175                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    4290                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    635                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1657                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     4729                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                 1747                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 36375                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                  1508                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    80                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands              59089                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               176986                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           51380                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                52397                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    6689                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                49                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            47                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     4163                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                6178                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                962                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              384                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             380                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     35513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 83                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    33684                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              344                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           3952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        12386                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        13233                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        2.545455                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.809573                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3911     29.55%     29.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                690      5.21%     34.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                503      3.80%     38.57% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                528      3.99%     42.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4               7601     57.44%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          13233                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                    17    100.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                25124     74.59%     74.59% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1540      4.57%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                6264     18.60%     97.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                756      2.24%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 33684                       # Type of FU issued
system.cpu2.iq.rate                          1.911691                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                         17                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.000505                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             80959                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            39562                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        32981                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 33701                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               4                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          725                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          309                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           40                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          345                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   175                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    447                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    9                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              35599                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               34                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 6178                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                 962                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                38                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    3                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            72                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 145                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                33549                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 6199                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              132                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        6923                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    6349                       # Number of branches executed
system.cpu2.iew.exec_stores                       724                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.904030                       # Inst execution rate
system.cpu2.iew.wb_sent                         33047                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        32981                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    24537                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    46524                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.871793                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.527405                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           3945                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              140                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        12662                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     2.499131                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.618150                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         4506     35.59%     35.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         1918     15.15%     50.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          393      3.10%     53.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3         1969     15.55%     69.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          200      1.58%     70.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2264     17.88%     88.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          118      0.93%     89.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          147      1.16%     90.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1147      9.06%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        12662                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               30765                       # Number of instructions committed
system.cpu2.commit.committedOps                 31644                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          6106                       # Number of memory references committed
system.cpu2.commit.loads                         5453                       # Number of loads committed
system.cpu2.commit.membars                         36                       # Number of memory barriers committed
system.cpu2.commit.branches                      6116                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    25676                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  92                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           23999     75.84%     75.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1539      4.86%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.70% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           5453     17.23%     97.94% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           653      2.06%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            31644                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 1147                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       46766                       # The number of ROB reads
system.cpu2.rob.rob_writes                      71770                       # The number of ROB writes
system.cpu2.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       66586                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      30765                       # Number of Instructions Simulated
system.cpu2.committedOps                        31644                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.572729                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.572729                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.746027                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.746027                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   47150                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  18161                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   117744                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   36338                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   7180                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            9.985768                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               6212                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            87.492958                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     9.985768                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.009752                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.009752                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.069336                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            13010                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           13010                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         5599                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           5599                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          612                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           612                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.demand_hits::cpu2.data         6211                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            6211                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         6213                       # number of overall hits
system.cpu2.dcache.overall_hits::total           6213                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          200                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          200                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           32                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            5                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          232                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           232                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          235                       # number of overall misses
system.cpu2.dcache.overall_misses::total          235                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      8058410                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      8058410                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      2145234                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2145234                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        59998                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        59998                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        37499                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        56000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        56000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     10203644                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     10203644                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     10203644                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     10203644                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         5799                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         5799                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          644                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          644                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         6443                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         6443                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         6448                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         6448                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.034489                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.034489                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.049689                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.049689                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.571429                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.571429                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.036008                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.036008                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.036445                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.036445                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 40292.050000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40292.050000                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 67038.562500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 67038.562500                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14999.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 14999.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  7499.800000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7499.800000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 43981.224138                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43981.224138                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 43419.761702                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43419.761702                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          324                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          189                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    11.571429                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          189                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          129                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          149                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          149                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           71                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            5                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           83                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           83                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           85                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      2542774                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      2542774                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       669008                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       669008                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        46502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        46502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      3211782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3211782                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      3230782                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3230782                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.012243                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.012243                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.018634                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.018634                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.571429                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012882                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012882                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.013182                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013182                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 35813.718310                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35813.718310                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 55750.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55750.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 11625.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11625.500000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5400.200000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 38696.168675                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38696.168675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 38009.200000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38009.200000                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            8.247596                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               1970                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               53                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            37.169811                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     8.247596                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.016109                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.016109                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             4163                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            4163                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         1970                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1970                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         1970                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1970                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         1970                       # number of overall hits
system.cpu2.icache.overall_hits::total           1970                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           85                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           85                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           85                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            85                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           85                       # number of overall misses
system.cpu2.icache.overall_misses::total           85                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      7190250                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7190250                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      7190250                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7190250                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      7190250                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7190250                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         2055                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         2055                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         2055                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         2055                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         2055                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         2055                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.041363                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.041363                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.041363                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.041363                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.041363                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.041363                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 84591.176471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 84591.176471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 84591.176471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 84591.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 84591.176471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 84591.176471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          185                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    92.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           32                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           32                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           53                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           53                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4854500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4854500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4854500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4854500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4854500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4854500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.025791                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.025791                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.025791                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.025791                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.025791                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.025791                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 91594.339623                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 91594.339623                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 91594.339623                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 91594.339623                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 91594.339623                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 91594.339623                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   7196                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             6757                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              161                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                4294                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   3847                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            89.590126                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    175                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           17050                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              3759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         36446                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       7196                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              4022                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         8759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    391                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                     2003                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   86                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             12752                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.993648                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.717987                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    7432     58.28%     58.28% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     189      1.48%     59.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      53      0.42%     60.18% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     171      1.34%     61.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     146      1.14%     62.66% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     149      1.17%     63.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     123      0.96%     64.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     612      4.80%     69.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3877     30.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               12752                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.422053                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.137595                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    3947                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 3800                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     2459                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                 2379                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   167                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 205                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 35879                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   167                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    4196                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    519                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1675                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     4558                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                 1637                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 35121                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                  1433                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                    47                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands              57047                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               170946                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           49760                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                50941                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    6106                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                41                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            40                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     4022                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                6002                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                906                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              362                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             352                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     34352                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 71                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    32575                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              318                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           3619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        11761                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             9                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        12752                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        2.554501                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.809926                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3762     29.50%     29.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                658      5.16%     34.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                445      3.49%     38.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                521      4.09%     42.24% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4               7366     57.76%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          12752                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                    14    100.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                24276     74.52%     74.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1540      4.73%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                6040     18.54%     97.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                719      2.21%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 32575                       # Type of FU issued
system.cpu3.iq.rate                          1.910557                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                         14                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.000430                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             78234                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            38056                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        31949                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 32589                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          673                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          279                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           37                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          273                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   167                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    391                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                   11                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              34426                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               25                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 6002                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                 906                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                32                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            68                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 137                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                32441                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 5974                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              134                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        6662                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    6116                       # Number of branches executed
system.cpu3.iew.exec_stores                       688                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.902698                       # Inst execution rate
system.cpu3.iew.wb_sent                         32019                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        31949                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    23828                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    45082                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.873842                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.528548                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           3552                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              133                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        12227                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     2.519342                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.636091                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4315     35.29%     35.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         1910     15.62%     50.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          348      2.85%     53.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3         1873     15.32%     69.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          169      1.38%     70.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2200     17.99%     88.45% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          114      0.93%     89.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          165      1.35%     90.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1133      9.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        12227                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               29963                       # Number of instructions committed
system.cpu3.commit.committedOps                 30804                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          5956                       # Number of memory references committed
system.cpu3.commit.loads                         5329                       # Number of loads committed
system.cpu3.commit.membars                         34                       # Number of memory barriers committed
system.cpu3.commit.branches                      5920                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    25026                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  88                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           23309     75.67%     75.67% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1539      5.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           5329     17.30%     97.96% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           627      2.04%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            30804                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 1133                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       45125                       # The number of ROB reads
system.cpu3.rob.rob_writes                      69310                       # The number of ROB writes
system.cpu3.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       67156                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      29963                       # Number of Instructions Simulated
system.cpu3.committedOps                        30804                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.569035                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.569035                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.757361                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.757361                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   45719                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  17704                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   113979                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   35023                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   6970                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            9.963483                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6069                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               72                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            84.291667                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     9.963483                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.009730                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.009730                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.070312                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            12647                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           12647                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         5476                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           5476                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          589                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           589                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::cpu3.data         6065                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6065                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         6067                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6067                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          173                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          173                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           32                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            3                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          205                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           205                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          208                       # number of overall misses
system.cpu3.dcache.overall_misses::total          208                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      6459462                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      6459462                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2251992                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2251992                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        39500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        39500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      8711454                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      8711454                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      8711454                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      8711454                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         5649                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         5649                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          621                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          621                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         6270                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6270                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         6275                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6275                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.030625                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.030625                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.051530                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.051530                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.032695                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032695                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.033147                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.033147                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 37337.930636                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 37337.930636                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 70374.750000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70374.750000                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13166.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13166.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 42494.897561                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42494.897561                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 41881.990385                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 41881.990385                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          228                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          157                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    10.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          157                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          104                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data          124                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data          124                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           69                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           81                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           83                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           83                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      2308021                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      2308021                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       698004                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       698004                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        30000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      3006025                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      3006025                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      3024025                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      3024025                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.012215                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.012215                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.019324                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.019324                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.012919                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.012919                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.013227                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013227                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 33449.579710                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33449.579710                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data        58167                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        58167                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         9000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data        10000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 37111.419753                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 37111.419753                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 36434.036145                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 36434.036145                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            7.987799                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               1916                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            35.481481                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     7.987799                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.015601                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.015601                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4060                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4060                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         1916                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1916                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         1916                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1916                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         1916                       # number of overall hits
system.cpu3.icache.overall_hits::total           1916                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           87                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           87                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            87                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           87                       # number of overall misses
system.cpu3.icache.overall_misses::total           87                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      6956500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6956500                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      6956500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6956500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      6956500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6956500                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         2003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         2003                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         2003                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         2003                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         2003                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         2003                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.043435                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.043435                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.043435                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.043435                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.043435                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.043435                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 79959.770115                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 79959.770115                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 79959.770115                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 79959.770115                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 79959.770115                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 79959.770115                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    61.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           33                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           33                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           33                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           33                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           33                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      5109750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5109750                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      5109750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5109750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      5109750                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5109750                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.026960                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.026960                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.026960                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.026960                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.026960                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.026960                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst        94625                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        94625                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst        94625                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        94625                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst        94625                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        94625                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   6556                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             6207                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              170                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                3962                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   3535                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            89.222615                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    166                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           16415                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              3509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         34712                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       6556                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              3701                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         8266                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    403                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                     1962                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   79                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             11983                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             3.016440                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.723432                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    6948     57.98%     57.98% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     178      1.49%     59.47% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      52      0.43%     59.90% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     139      1.16%     61.06% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     175      1.46%     62.52% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     134      1.12%     63.64% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     100      0.83%     64.47% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                     579      4.83%     69.31% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    3678     30.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               11983                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.399391                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       2.114651                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    3721                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 3519                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     2405                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                 2164                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   174                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 155                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 33836                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   174                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    3946                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    424                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1716                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     4294                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                 1429                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 33074                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    1                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                  1260                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                    18                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands              53064                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               161212                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           47275                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                46367                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    6682                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                32                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            32                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     3700                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                5858                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores                853                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              348                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             105                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     32033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 71                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    29930                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              288                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           3807                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        13354                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            11                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        11983                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        2.497705                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.814593                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               3609     30.12%     30.12% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                715      5.97%     36.08% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2                449      3.75%     39.83% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3                523      4.36%     44.20% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4               6687     55.80%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          11983                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    14    100.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                22051     73.68%     73.68% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                1540      5.15%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.82% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                5693     19.02%     97.84% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                646      2.16%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 29930                       # Type of FU issued
system.cpu4.iq.rate                          1.823332                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                         14                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.000468                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             72141                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            35922                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        29305                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 29944                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          865                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          260                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked          222                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   174                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    390                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              32107                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 5858                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                 853                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                31                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            13                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            64                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 147                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                29766                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 5613                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              160                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        6239                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    5461                       # Number of branches executed
system.cpu4.iew.exec_stores                       626                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.813341                       # Inst execution rate
system.cpu4.iew.wb_sent                         29382                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        29305                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    21942                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    41249                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.785257                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.531940                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           3745                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              143                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        11430                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     2.475678                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.605055                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         4154     36.34%     36.34% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         1665     14.57%     50.91% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          340      2.97%     53.88% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3         1803     15.77%     69.66% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4          124      1.08%     70.74% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         2117     18.52%     89.27% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          118      1.03%     90.30% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          118      1.03%     91.33% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8          991      8.67%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        11430                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               27514                       # Number of instructions committed
system.cpu4.commit.committedOps                 28297                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          5586                       # Number of memory references committed
system.cpu4.commit.loads                         4993                       # Number of loads committed
system.cpu4.commit.membars                         32                       # Number of memory barriers committed
system.cpu4.commit.branches                      5313                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    23116                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  82                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           21172     74.82%     74.82% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           1539      5.44%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.26% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           4993     17.64%     97.90% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           593      2.10%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            28297                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                  991                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       42182                       # The number of ROB reads
system.cpu4.rob.rob_writes                      64712                       # The number of ROB writes
system.cpu4.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       67791                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      27514                       # Number of Instructions Simulated
system.cpu4.committedOps                        28297                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.596605                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.596605                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.676150                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.676150                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   42175                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  16616                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   104991                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   31417                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   6582                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            9.410227                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               5731                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            81.871429                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     9.410227                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.009190                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.009190                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            11975                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           11975                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         5174                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           5174                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          556                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           556                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data         5730                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            5730                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         5732                       # number of overall hits
system.cpu4.dcache.overall_hits::total           5732                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          170                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          170                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           29                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            3                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            6                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          199                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           199                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          202                       # number of overall misses
system.cpu4.dcache.overall_misses::total          202                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      4832139                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      4832139                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      1827242                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1827242                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        82999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        82999                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      6659381                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      6659381                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      6659381                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      6659381                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         5344                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         5344                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          585                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          585                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         5929                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         5929                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         5934                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         5934                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.031811                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.031811                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.049573                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.049573                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.033564                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.033564                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.034041                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.034041                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 28424.347059                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 28424.347059                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 63008.344828                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 63008.344828                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 13833.166667                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 13833.166667                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data         9375                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 33464.226131                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 33464.226131                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 32967.232673                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 32967.232673                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data          103                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           17                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data          120                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data          120                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           67                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            6                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           79                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           81                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      1929288                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      1929288                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       596504                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       596504                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        64001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        64001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      2525792                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      2525792                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      2543792                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      2543792                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.012537                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.012537                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.020513                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.020513                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.013324                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.013324                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.013650                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.013650                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 28795.343284                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 28795.343284                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 49708.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 49708.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         9000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 10666.833333                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10666.833333                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         7125                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 31972.050633                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 31972.050633                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 31404.839506                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 31404.839506                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            7.167056                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               1884                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               49                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            38.448980                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     7.167056                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.013998                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.013998                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             3973                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            3973                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         1884                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1884                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         1884                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1884                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         1884                       # number of overall hits
system.cpu4.icache.overall_hits::total           1884                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           78                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           78                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           78                       # number of overall misses
system.cpu4.icache.overall_misses::total           78                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      6293250                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6293250                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      6293250                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6293250                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      6293250                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6293250                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         1962                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1962                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         1962                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1962                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         1962                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1962                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.039755                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.039755                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.039755                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.039755                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.039755                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.039755                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 80682.692308                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 80682.692308                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 80682.692308                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 80682.692308                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 80682.692308                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 80682.692308                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           62                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           29                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           29                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           29                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           49                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           49                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           49                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4652000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4652000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4652000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4652000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4652000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4652000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.024975                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.024975                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.024975                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.024975                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.024975                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.024975                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 94938.775510                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 94938.775510                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 94938.775510                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 94938.775510                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 94938.775510                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 94938.775510                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   6081                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             5721                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              181                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                3502                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   3257                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            93.003998                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    137                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           15769                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              3586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         32918                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       6081                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              3394                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         7517                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    415                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                     1940                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   92                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             11335                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             3.028143                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.726228                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    6568     57.94%     57.94% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     159      1.40%     59.35% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      40      0.35%     59.70% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     128      1.13%     60.83% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     167      1.47%     62.30% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     128      1.13%     63.43% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                      95      0.84%     64.27% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                     577      5.09%     69.36% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    3473     30.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               11335                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.385630                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       2.087513                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    3580                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 3236                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     2307                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                 2033                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   179                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 159                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 32204                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  110                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   179                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    3776                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    449                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1536                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     4092                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                 1303                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 31404                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                  1172                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                    15                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands              49748                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               153104                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           45068                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                42974                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    6770                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                30                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            31                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     3310                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                5594                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores                848                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              328                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores             101                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     30227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 65                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    28149                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              287                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           3951                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        13278                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        11335                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        2.483370                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.814608                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               3432     30.28%     30.28% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                689      6.08%     36.36% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2                442      3.90%     40.26% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3                512      4.52%     44.77% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4               6260     55.23%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          11335                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    14    100.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                20569     73.07%     73.07% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                1540      5.47%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.54% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                5436     19.31%     97.85% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                604      2.15%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 28149                       # Type of FU issued
system.cpu5.iq.rate                          1.785085                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                         14                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.000497                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             67930                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            34250                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        27500                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 28163                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              15                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          882                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          322                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked          228                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   179                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    419                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              30295                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               44                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 5594                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                 848                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                28                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             9                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            62                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 160                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                27973                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 5359                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              172                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        5933                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    5044                       # Number of branches executed
system.cpu5.iew.exec_stores                       574                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.773924                       # Inst execution rate
system.cpu5.iew.wb_sent                         27577                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        27500                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    20696                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    38742                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.743928                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.534201                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           3886                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             53                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              153                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        10757                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     2.448731                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.614343                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3941     36.64%     36.64% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         1613     14.99%     51.63% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          354      3.29%     54.92% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3         1652     15.36%     70.28% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4          150      1.39%     71.67% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         1865     17.34%     89.01% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          101      0.94%     89.95% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          115      1.07%     91.02% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8          966      8.98%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        10757                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               25665                       # Number of instructions committed
system.cpu5.commit.committedOps                 26341                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          5238                       # Number of memory references committed
system.cpu5.commit.loads                         4712                       # Number of loads committed
system.cpu5.commit.membars                         29                       # Number of memory barriers committed
system.cpu5.commit.branches                      4862                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    21592                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  71                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           19564     74.27%     74.27% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           1539      5.84%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.11% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           4712     17.89%     98.00% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           526      2.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            26341                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                  966                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       39771                       # The number of ROB reads
system.cpu5.rob.rob_writes                      61106                       # The number of ROB writes
system.cpu5.timesIdled                             39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4434                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       68437                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      25665                       # Number of Instructions Simulated
system.cpu5.committedOps                        26341                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.614417                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.614417                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.627560                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.627560                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   39782                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  15857                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                    98814                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   28986                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   6247                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            9.058708                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               5389                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            76.985714                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     9.058708                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.008846                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.008846                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            11314                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           11314                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         4896                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           4896                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          489                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           489                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data         5385                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            5385                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         5387                       # number of overall hits
system.cpu5.dcache.overall_hits::total           5387                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          185                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          185                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           29                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            3                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            5                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            4                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          214                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           214                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          217                       # number of overall misses
system.cpu5.dcache.overall_misses::total          217                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      4946430                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      4946430                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      1585496                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1585496                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        68498                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        68498                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        38500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      6531926                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      6531926                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      6531926                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      6531926                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         5081                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         5081                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          518                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          518                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         5599                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         5599                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         5604                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         5604                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.036410                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.036410                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.055985                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.055985                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.038221                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.038221                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.038722                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.038722                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 26737.459459                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 26737.459459                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 54672.275862                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 54672.275862                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 13699.600000                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 13699.600000                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         9625                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         9625                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 30523.018692                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 30523.018692                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 30101.041475                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 30101.041475                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          249                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    11.318182                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data          118                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           17                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data          135                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data          135                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           67                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           67                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           79                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           79                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           81                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      1910518                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      1910518                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       514752                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       514752                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        52502                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        52502                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      2425270                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      2425270                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      2444270                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      2444270                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.013186                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.013186                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.023166                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.023166                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.014110                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.014110                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.014454                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.014454                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 28515.194030                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 28515.194030                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data        42896                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        42896                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 10500.400000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10500.400000                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         7375                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         7375                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 30699.620253                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 30699.620253                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 30176.172840                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 30176.172840                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            7.163297                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               1858                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            34.407407                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     7.163297                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.013991                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.013991                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             3934                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            3934                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         1858                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           1858                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         1858                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            1858                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         1858                       # number of overall hits
system.cpu5.icache.overall_hits::total           1858                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           82                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           82                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            82                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           82                       # number of overall misses
system.cpu5.icache.overall_misses::total           82                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      7048500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7048500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      7048500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7048500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      7048500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7048500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         1940                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         1940                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         1940                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         1940                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         1940                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         1940                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.042268                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.042268                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.042268                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.042268                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.042268                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.042268                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 85957.317073                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 85957.317073                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 85957.317073                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 85957.317073                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 85957.317073                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 85957.317073                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          301                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs   150.500000                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           28                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           28                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           28                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           54                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           54                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      5335250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5335250                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      5335250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5335250                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      5335250                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5335250                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.027835                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.027835                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.027835                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.027835                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.027835                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.027835                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 98800.925926                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 98800.925926                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 98800.925926                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 98800.925926                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 98800.925926                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 98800.925926                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   5681                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             5338                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              154                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                3229                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   3069                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            95.044906                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    158                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           15144                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              3618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         30301                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       5681                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              3227                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         6918                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    363                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                     1864                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   76                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             10724                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.945822                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.698735                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    6289     58.64%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     177      1.65%     60.29% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      69      0.64%     60.94% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     115      1.07%     62.01% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     128      1.19%     63.20% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     118      1.10%     64.30% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     103      0.96%     65.26% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                     589      5.49%     70.76% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    3136     29.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               10724                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.375132                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       2.000858                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    3581                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 2931                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     2138                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 1921                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   153                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 150                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 29756                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  101                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   153                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    3748                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    352                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1400                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     3868                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                 1203                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 29199                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                  1094                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                    32                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.RenamedOperands              46683                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               142349                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           41891                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                41487                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    5192                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                26                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     2787                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                5265                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                713                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              275                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              97                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     28481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 62                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    26913                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              203                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           2976                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        10483                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        10724                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        2.509605                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.812790                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               3230     30.12%     30.12% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                591      5.51%     35.63% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                385      3.59%     39.22% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3                520      4.85%     44.07% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4               5998     55.93%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          10724                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    18    100.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                19535     72.59%     72.59% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                1540      5.72%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.31% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                5262     19.55%     97.86% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                576      2.14%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 26913                       # Type of FU issued
system.cpu6.iq.rate                          1.777139                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                         18                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.000669                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             64767                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            31526                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        26327                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 26931                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          647                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          176                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked          215                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   153                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    301                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    9                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              28546                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                5                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 5265                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 713                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     7                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             8                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            61                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 133                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                26770                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 5179                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              139                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        5743                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    4762                       # Number of branches executed
system.cpu6.iew.exec_stores                       564                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.767697                       # Inst execution rate
system.cpu6.iew.wb_sent                         26409                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        26327                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    19794                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    36879                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.738444                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.536728                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           2917                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              126                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        10282                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     2.486578                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.612374                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3728     36.26%     36.26% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         1477     14.36%     50.62% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          335      3.26%     53.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3         1593     15.49%     69.37% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4          154      1.50%     70.87% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         1881     18.29%     89.17% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           89      0.87%     90.03% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          114      1.11%     91.14% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8          911      8.86%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        10282                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               24871                       # Number of instructions committed
system.cpu6.commit.committedOps                 25567                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          5155                       # Number of memory references committed
system.cpu6.commit.loads                         4618                       # Number of loads committed
system.cpu6.commit.membars                         29                       # Number of memory barriers committed
system.cpu6.commit.branches                      4662                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    21022                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  73                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           18873     73.82%     73.82% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           1539      6.02%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.84% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           4618     18.06%     97.90% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           537      2.10%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            25567                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                  911                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       37595                       # The number of ROB reads
system.cpu6.rob.rob_writes                      57483                       # The number of ROB writes
system.cpu6.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       69062                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      24871                       # Number of Instructions Simulated
system.cpu6.committedOps                        25567                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.608902                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.608902                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.642301                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.642301                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   38197                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  15377                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                    94764                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   27354                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   6070                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            8.816623                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               5283                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            75.471429                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     8.816623                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.008610                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.008610                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            11022                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           11022                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         4778                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           4778                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          502                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           502                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data         5280                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            5280                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         5282                       # number of overall hits
system.cpu6.dcache.overall_hits::total           5282                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          150                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          150                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            3                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            3                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          179                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           179                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          182                       # number of overall misses
system.cpu6.dcache.overall_misses::total          182                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      4949945                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      4949945                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      1825746                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1825746                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        37000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      6775691                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      6775691                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      6775691                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      6775691                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         4928                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         4928                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          531                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          531                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         5459                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         5459                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         5464                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         5464                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.030438                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.030438                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.054614                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.054614                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.032790                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.032790                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.033309                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.033309                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 32999.633333                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 32999.633333                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 62956.758621                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 62956.758621                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 37853.022346                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 37853.022346                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 37229.071429                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 37229.071429                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    12.526316                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           84                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           17                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data          101                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data          101                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           66                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            3                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           78                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           78                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           80                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           80                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      2281776                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      2281776                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       576502                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       576502                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data        23501                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total        23501                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      2858278                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      2858278                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      2881779                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      2881779                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.013393                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.013393                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.022599                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.022599                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.014288                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.014288                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.014641                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.014641                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 34572.363636                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 34572.363636                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 48041.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 48041.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data 11750.500000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 11750.500000                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 36644.589744                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 36644.589744                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 36022.237500                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 36022.237500                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            6.704054                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               1784                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            34.307692                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     6.704054                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.013094                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.013094                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             3780                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            3780                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         1784                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1784                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         1784                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1784                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         1784                       # number of overall hits
system.cpu6.icache.overall_hits::total           1784                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           80                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           80                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           80                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            80                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           80                       # number of overall misses
system.cpu6.icache.overall_misses::total           80                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      6032999                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6032999                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      6032999                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6032999                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      6032999                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6032999                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         1864                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         1864                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         1864                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         1864                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         1864                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         1864                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.042918                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.042918                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.042918                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.042918                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.042918                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.042918                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 75412.487500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 75412.487500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 75412.487500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 75412.487500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 75412.487500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 75412.487500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           28                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           28                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           28                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           52                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           52                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           52                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4340251                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4340251                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4340251                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4340251                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4340251                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4340251                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.027897                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.027897                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.027897                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.027897                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.027897                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.027897                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 83466.365385                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 83466.365385                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 83466.365385                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 83466.365385                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 83466.365385                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 83466.365385                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   5357                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             5027                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              149                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                5084                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   2875                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            56.549961                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    153                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           14803                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              3500                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         29213                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       5357                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              3028                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         6802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    355                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                     1853                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   87                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             10486                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.909784                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.694673                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    6203     59.16%     59.16% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     180      1.72%     60.87% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                      83      0.79%     61.66% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                      96      0.92%     62.58% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     111      1.06%     63.64% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                      95      0.91%     64.54% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     103      0.98%     65.53% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                     579      5.52%     71.05% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    3036     28.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               10486                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.361886                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.973451                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    3580                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 2866                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     2146                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 1746                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   148                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 137                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 28584                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  103                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   148                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    3743                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    287                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1515                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     3711                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                 1082                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 28126                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                   979                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                    12                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.RenamedOperands              44608                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               137177                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           40549                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                39429                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    5175                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     2654                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                5158                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                721                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              245                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              99                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     27335                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 58                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    25598                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              242                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           2975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        10732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        10486                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        2.441160                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.832708                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3332     31.78%     31.78% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                595      5.67%     37.45% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                399      3.81%     41.26% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3                435      4.15%     45.40% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4               5725     54.60%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          10486                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                    12    100.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                18530     72.39%     72.39% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                1541      6.02%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.41% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                4978     19.45%     97.86% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                549      2.14%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 25598                       # Type of FU issued
system.cpu7.iq.rate                          1.729244                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                         12                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.000469                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             61932                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            30379                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        25116                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 25610                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          702                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          205                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           93                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   148                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    287                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              27396                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                3                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 5158                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 721                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                25                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            52                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 127                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                25446                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 4911                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              148                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        5451                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    4462                       # Number of branches executed
system.cpu7.iew.exec_stores                       540                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.718976                       # Inst execution rate
system.cpu7.iew.wb_sent                         25205                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        25116                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    19001                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    35299                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.696683                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.538287                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           2916                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              120                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples        10051                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     2.429410                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.590312                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3781     37.62%     37.62% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         1405     13.98%     51.60% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          277      2.76%     54.35% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3         1589     15.81%     70.16% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           83      0.83%     70.99% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         1881     18.71%     89.70% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          111      1.10%     90.81% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7          103      1.02%     91.83% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8          821      8.17%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total        10051                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               23763                       # Number of instructions committed
system.cpu7.commit.committedOps                 24418                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          4972                       # Number of memory references committed
system.cpu7.commit.loads                         4456                       # Number of loads committed
system.cpu7.commit.membars                         28                       # Number of memory barriers committed
system.cpu7.commit.branches                      4383                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    20143                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  68                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           17907     73.34%     73.34% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           1539      6.30%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.64% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           4456     18.25%     97.89% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           516      2.11%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            24418                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                  821                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       36304                       # The number of ROB reads
system.cpu7.rob.rob_writes                      55174                       # The number of ROB writes
system.cpu7.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4317                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       69403                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      23763                       # Number of Instructions Simulated
system.cpu7.committedOps                        24418                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.622943                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.622943                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.605283                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.605283                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   36484                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  14881                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                    90345                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   25703                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   5948                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            8.979712                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               5134                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               73                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            70.328767                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     8.979712                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.008769                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.008769                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           73                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.071289                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            10690                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           10690                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         4648                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4648                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          480                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           480                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::cpu7.data         5128                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            5128                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         5130                       # number of overall hits
system.cpu7.dcache.overall_hits::total           5130                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          135                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            3                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            3                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          165                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           165                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          168                       # number of overall misses
system.cpu7.dcache.overall_misses::total          168                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      3328738                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      3328738                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      1419996                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1419996                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        37500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      4748734                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      4748734                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      4748734                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      4748734                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         4783                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4783                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          510                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          510                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         5293                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         5293                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         5298                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         5298                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.028225                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028225                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.058824                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.058824                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.031173                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.031173                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.031710                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.031710                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 24657.318519                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 24657.318519                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 47333.200000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 47333.200000                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data        12500                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total        12500                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        12500                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 28780.206061                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 28780.206061                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 28266.273810                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 28266.273810                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     7.666667                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           69                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           16                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           85                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           85                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           66                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           80                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           80                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           82                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      1647256                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      1647256                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       478002                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       478002                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        28500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      2125258                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      2125258                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      2143758                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      2143758                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.013799                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.013799                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.027451                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.027451                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.015114                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.015114                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.015478                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.015478                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 24958.424242                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 24958.424242                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data        34143                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        34143                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         9250                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         9500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9500                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         9500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 26565.725000                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 26565.725000                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 26143.390244                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 26143.390244                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            6.479272                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               1784                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            35.680000                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     6.479272                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.012655                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.012655                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             3756                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            3756                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         1784                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1784                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         1784                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1784                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         1784                       # number of overall hits
system.cpu7.icache.overall_hits::total           1784                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           69                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           69                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           69                       # number of overall misses
system.cpu7.icache.overall_misses::total           69                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      5647250                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5647250                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      5647250                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5647250                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      5647250                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5647250                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         1853                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         1853                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         1853                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         1853                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         1853                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         1853                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.037237                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.037237                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.037237                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.037237                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.037237                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.037237                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 81844.202899                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 81844.202899                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 81844.202899                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 81844.202899                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 81844.202899                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 81844.202899                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          117                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           19                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           19                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           19                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           50                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           50                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           50                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4194250                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4194250                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4194250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4194250                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4194250                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4194250                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.026983                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.026983                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.026983                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.026983                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.026983                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.026983                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst        83885                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total        83885                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst        83885                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total        83885                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst        83885                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total        83885                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1662                       # Transaction distribution
system.membus.trans_dist::ReadResp               1661                       # Transaction distribution
system.membus.trans_dist::Writeback                17                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              55                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.membus.trans_dist::ReadExReq               329                       # Transaction distribution
system.membus.trans_dist::ReadExResp              329                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port          901                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          117                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port          107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port           98                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port          109                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port          103                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3596                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        38464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        27648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   97408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              520                       # Total snoops (count)
system.membus.snoop_fanout::samples              2067                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                   2067    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total                2067                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2538497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3196000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2294728                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy             280498                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             506976                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer9.occupancy             285500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            484215                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             1.2                       # Layer utilization (%)
system.membus.respLayer13.occupancy            288250                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy            451975                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer17.occupancy            261500                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer18.occupancy            469707                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer21.occupancy            291250                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer22.occupancy            455228                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer25.occupancy            278749                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer26.occupancy            443221                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             1.1                       # Layer utilization (%)
system.membus.respLayer29.occupancy            265750                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer30.occupancy            428742                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
