
# Location of HDL source files
SRCDIR = $(PWD)/../../../../../../../
SBDIR = $(SRCDIR)/shared/SpyBuffer/src
IPDIR = $(SRCDIR)/IP
USERLOGIC = $(SRCDIR)/UserLogic
HLS       = $(SRCDIR)/l0mdt-hls
COCOTBDIR = $(PWD)/../../../../../


# Specify TopLevel language for cocotb
TOPLEVEL_LANG=verilog
DFDIR     = $(SRCDIR)/dataformats
MTCDIR    = $(USERLOGIC)/mtc/src
LSFDIR    = $(USERLOGIC)/lsf/src
CSFDIR    = $(USERLOGIC)/csf/src
MPTDIR    = $(USERLOGIC)/ptc_mpi/src
HPSDIR    = $(USERLOGIC)/hps/src
HPDIR     = $(USERLOGIC)/hp/src
HEGDIR    = $(USERLOGIC)/heg/src
MPLDIR    = $(USERLOGIC)/mpl/src
SLDIR     = $(USERLOGIC)/sl/src
TARDIR    = $(USERLOGIC)tar/tar/tar_v1.1/src
TDCDIR    = $(USERLOGIC)/tdc/src
UCMDIR    = $(USERLOGIC)/ucm/src
UCMHPSDIR = $(USERLOGIC)/ucm_hps/src
ULTDIR    = $(USERLOGIC)/ult/src
UPTDIR    = $(USERLOGIC)/upt/src
DAQDIR    = $(USERLOGIC)/daq
SHAREDDIR = $(SRCDIR)/shared
HAL       = $(SRCDIR)/HAL
IP_REPO   = $(HLS)/IPs/vu13p
FMDIR     = $(USERLOGIC)/fm/src
LSFSIMDIR = $(USERLOGIC)/lsf/sim


LOAD_LUTS_HLS_IP  = $(IP_REPO)/hls_load_luts/hdl/verilog
GET_ROM_ADDR_HLS_IP = $(IP_REPO)/hls_get_rom_addr/hdl/verilog
GET_TRIG_VALS_HLS_IP = $(IP_REPO)/hls_get_trig_vals/hdl/verilog
GET_THETA_OFFSET_HLS_IP = $(IP_REPO)/hls_get_theta_offset/hdl/verilog
GET_TRIG_ADDR_OFFSET_HLS_IP = $(IP_REPO)/hls_get_trig_addr_offsets/hdl/verilog
COMPUTE_LE_RESULTS_HLS_IP = $(IP_REPO)/hls_ComputeLegendreResults/hdl/verilog
HISTOGRAM_BIN_ACCUMULATION_HLS_IP = $(IP_REPO)/hls_histogram_bin_accumulation/hdl/verilog
UPDATE_MAX_RBIN_HLS_IP = $(IP_REPO)/hls_update_max_rbin/hdl/verilog
UPDATE_HISTOGRAM_HLS_IP = $(IP_REPO)/hls_update_histogram/hdl/verilog
COMPUTE_RBINS_HLS_IP = $(IP_REPO)/hls_compute_r_bins/hdl/verilog
SPYBUFFER_SRC = $(SHAREDDIR)/SpyBuffer
# PLL_IP = $(LSFDIR)/xilinx_ip/v2019.1/pll_inst
FIND_MAX_BIN_HLS_IP = $(IP_REPO)/hls_find_max_bin/hdl/verilog
GET_LEGENDRE_SEGMENT_HLS_IP = $(IP_REPO)/hls_get_legendre_segment_endcap/hdl/verilog
GET_LEGENDRE_SEGMENT_BARREL_HLS_IP = $(IP_REPO)/hls_get_legendre_segment_barrel/hdl/verilog
CALC_LE_R_OFFSET_HLS_IP = $(IP_REPO)/hls_calc_LE_r_offset/hdl/verilog
CALC_LE_R_OFFSET_BARREL_HLS_IP = $(IP_REPO)/hls_calc_LE_r_offset_barrel/hdl/verilog
LOAD_LE_REFPOS = $(IP_REPO)/hls_load_LE_refPos/hdl/verilog
HISTMEM_128x4 = $(LSFDIR)/../sim


# Verilog source files
VERILOG_SOURCES += \
    $(DFDIR)/l0mdt_buses_constants.svh \
    $(PWD)/$(TESTBENCH_TOPLEVEL).v \
    $(SBDIR)/SpyBuffer.v \
    $(SBDIR)/SpyController.v \
    $(SBDIR)/SpyMemory.v \
    $(SBDIR)/SpyPlayback.v \
    $(SBDIR)/aFifo/aFifo.v \
    $(SBDIR)/aFifo/fifomem.v \
    $(SBDIR)/aFifo/rptr_empty.v \
    $(SBDIR)/aFifo/sync_r2w.v \
    $(SBDIR)/aFifo/sync_w2r.v \
    $(SBDIR)/aFifo/wptr_full.v \
    $(SBDIR)/asym_ram_tdp_read_first.v \
    $(SHAREDDIR)/memories/src/rom.v \
    $(XILINX_HOME)/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
 
VHDL_SOURCES_project_lib = \
    $(PWD)/prj_cfg.vhd


VHDL_SOURCES_dp_repo_lib = \
			 $(SHAREDDIR)/detector_parameters/dp_repo/chambers/mechanics/barrel_chamb_z2origin_pkg.vhd \
			 $(SHAREDDIR)/detector_parameters/dp_repo/chambers/mechanics/barrel_R_mdt_pkg.vhd \
			 $(SHAREDDIR)/detector_parameters/dp_repo/chambers/mechanics/barrel_R_rpc_pkg.vhd \
			 $(SHAREDDIR)/detector_parameters/dp_repo/chambers/mechanics/barrel_chamb_r2center_pkg.vhd \
			 $(SHAREDDIR)/detector_parameters/dp_repo/chambers/mechanics/chamber_main_pkg.vhd \
			 $(SHAREDDIR)/detector_parameters/dp_repo/chambers/mechanics/barrel_zholes_chamber_pkg.vhd \
			 $(SHAREDDIR)/detector_parameters/dp_repo/sector_phi_center_pkg.vhd \
			 $(SHAREDDIR)/detector_parameters/dp_repo/mdt_dt2R/mdt_dt2r_large.vhd \
			 $(SHAREDDIR)/detector_parameters/dp_repo/mdt_dt2R/mdt_dt2r_small.vhd \
			 $(SHAREDDIR)/detector_parameters/dp_repo/mdt_tdc_mezz_map/tdc_mezz_mapping_pkg.vhd \
			 $(SHAREDDIR)/detector_parameters/dp_repo/chambers/gtube2chamber_pkg.vhd




VHDL_SOURCES_shared_lib = \
	$(SHAREDDIR)/functions/vhdl2008/vhdl2008_functions_pkg.vhd \
	$(SHAREDDIR)/types/common_ieee_pkg.vhd \
	$(DFDIR)/l0mdt_constants_pkg.vhd \
	$(DFDIR)/l0mdt_dataformats_pkg.vhd \
	$(SHAREDDIR)/types/common_constants_pkg.vhd \
	$(SHAREDDIR)/types/common_types_pkg.vhd \
	$(SHAREDDIR)/config/config_defaults_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/detector_param_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/functions/fct_barrel_R_rpc_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/functions/fct_barrel_R_mdt_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/functions/fct_barrel_chamb_z2origin_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/fw_parameters/detector_time_param_pkg.vhd \
	$(SHAREDDIR)/memories/src/ring_buffer_v2.vhd \
	$(SHAREDDIR)/memories/src/vhdl_ram_memory.vhd \
	$(SHAREDDIR)/memories/src/bram.vhd \
	$(SHAREDDIR)/memories/src/pipeline.vhd \
	$(SHAREDDIR)/config/config_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/functions/fct_chamber_main_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/functions/fct_mdt_dt2r_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/functions/fct_sector_phi_center_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/functions/fct_gtube2chamber_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/functions/fct_tdc_mezz_mapping_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/functions/fct_barrel_zholes_chamber_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/functions/fct_barrel_chamb_r2center_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/chambers/mechanics/barrel_chamb_z2origin_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/chambers/mechanics/barrel_R_rpc_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/chambers/mechanics/barrel_R_mdt_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/chambers/gtube2chamber_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/chambers/mechanics/barrel_zholes_chamber_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/mdt_tdc_mezz_map/tdc_mezz_mapping_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/TubeCoordinates/TC_B3A_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/chambers/time0/T0_B_pkg.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/mdt_dt2R/mdt_dt2r_large.vhd \
	$(SHAREDDIR)/detector_parameters/dp_repo/mdt_dt2R/mdt_dt2r_small.vhd \
	$(SHAREDDIR)/arithmetics/pkg/generic_pipelined_MATH_pkg.vhd \
	$(SHAREDDIR)/arithmetics/src/divider.vhd \
	$(SHAREDDIR)/arithmetics/src/generic_pipelined_MATH.vhd \
	$(SHAREDDIR)/arithmetics/pkg/roi_atan_pkg.vhd \
	$(SHAREDDIR)/arithmetics/src/roi_atan.vhd \
	$(SHAREDDIR)/arithmetics/pkg/roi_tan_pkg.vhd \
	$(SHAREDDIR)/arithmetics/src/roi_tan.vhd \
	$(SHAREDDIR)/vhdl_utilities/pkg/vhdl_tb_utils_pkg.vhd \
	$(SHAREDDIR)/vhdl_utilities/src/vhdl_utils_deserializer.vhd \
	$(SHAREDDIR)/vhdl_utilities/pkg/VU_generic_pipelined_MATH_pkg.vhd \
	$(SHAREDDIR)/vhdl_utilities/src/VU_generic_pipelined_MATH.vhd \
	$(SHAREDDIR)/vhdl_utilities/src/vhdl_utils_NinCounter.vhd 

#	$(SHAREDDIR)/detector_parameters/dp_repo/mdt_dt2R/mdt_dt2r_pkg.vhd \


VHDL_SOURCES_shared_cfg_def_lib = \
	$(SHAREDDIR)/config/config_defaults_pkg.vhd


VHDL_SOURCES_apbus_lib = \
    $(SHAREDDIR)/APBus/pkg/apb_pkg.vhd \
    $(SHAREDDIR)/APBus/src/apb_imem.vhd


VHDL_SOURCES_vamc_lib = \
	$(SHAREDDIR)/vamc/vamc-core/pkg/vamc_pkg.vhd \
	$(SHAREDDIR)/vamc/vamc-core/src/modules/vamc_rb.vhd \
	$(SHAREDDIR)/vamc/vamc-core/src/modules/vamc_sr.vhd \
	$(SHAREDDIR)/vamc/vamc-core/src/modules/vamc_csw_in.vhd \
	$(SHAREDDIR)/vamc/vamc-core/src/modules/vamc_csw_out.vhd \
	$(SHAREDDIR)/vamc/vamc-core/src/modules/vamc_ctrl_pl.vhd \
	$(SHAREDDIR)/vamc/vamc-core/src/modules/vamc_ctrl_ext.vhd \
	$(SHAREDDIR)/vamc/vamc-core/src/vamc_spl.vhd \
	$(SHAREDDIR)/vamc/vamc-core/src/vamc_top.vhd 


VHDL_SOURCES_tar_lib = \
	$(TARDIR)/../pkg/tar_pkg.vhd \
	$(TARDIR)/tar_supervisor.vhd \
	$(TARDIR)/tar_remap.vhd \
	$(TARDIR)/tar_station.vhd \
	$(TARDIR)/tar.vhd 


VHDL_SOURCES_ctrl_lib = \
	$(HAL)/ctrl/src/axi/types.vhd \
	$(HAL)/ctrl/src/axi-vhdl-package/bramPortPkg.vhd \
	$(HAL)/ctrl/src/MEM_INT_8A16D/MEM_INT_8A16D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_10A9D/MEM_INT_10A9D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_12A42D/MEM_INT_12A42D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_10A148D/MEM_INT_10A148D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_9A19D/MEM_INT_9A19D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_12A148D/MEM_INT_12A148D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_10A38D/MEM_INT_10A38D_PKG.vhd \
	$(HAL)/ctrl/src/MEM_INT_4A17D/MEM_INT_4A17D_PKG.vhd \
	$(HAL)/ctrl/src/axi-vhdl-package/axiRegWidthPkg_32.vhd \
	$(HAL)/ctrl/src/axi-vhdl-package/axiRegPkg.vhd \
	$(HAL)/ctrl/src/axi-vhdl-package/axiRegBlocking.vhd \
	$(HAL)/ctrl/src/MPL/MPL_PKG.vhd \
	$(HAL)/ctrl/src/MPL/MPL_PKG_DEF.vhd \
	$(HAL)/ctrl/src/MPL/MPL_map.vhd \
	$(HAL)/ctrl/src/UCM/UCM_PKG.vhd \
	$(HAL)/ctrl/src/UCM/UCM_PKG_DEF.vhd \
	$(HAL)/ctrl/src/UCM/UCM_map.vhd \
	$(HAL)/ctrl/src/HEG/HEG_PKG.vhd \
	$(HAL)/ctrl/src/HEG/HEG_PKG_DEF.vhd \
	$(HAL)/ctrl/src/HEG/HEG_map.vhd \
	$(HAL)/ctrl/src/FM/FM_PKG.vhd \
	$(HAL)/ctrl/src/FM/FM_PKG_DEF.vhd \
	$(HAL)/ctrl/src/FM/FM_map.vhd \
	$(HAL)/ctrl/src/HPS/HPS_PKG.vhd \
	$(HAL)/ctrl/src/HPS/HPS_PKG_DEF.vhd \
	$(HAL)/ctrl/src/HPS/HPS_map.vhd \
	$(HAL)/ctrl/src/TF/TF_PKG.vhd \
	$(HAL)/ctrl/src/TF/TF_PKG_DEF.vhd \
	$(HAL)/ctrl/src/TF/TF_map.vhd \
	$(HAL)/ctrl/src/APB_MEM_SIG/APB_MEM_SIG_PKG.vhd \
	$(HAL)/ctrl/src/APB_MEM_SIG/APB_MEM_SIG_PKG_DEF.vhd \
	$(HAL)/ctrl/src/APB_MEM_SIG/APB_MEM_SIG_map.vhd \
	$(HAL)/ctrl/src/TAR/TAR_PKG.vhd \
	$(HAL)/ctrl/src/TAR/TAR_PKG_DEF.vhd \
	$(HAL)/ctrl/src/TAR/TAR_map.vhd \
	$(HAL)/ctrl/src/MTC/MTC_PKG.vhd \
	$(HAL)/ctrl/src/MTC/MTC_PKG_DEF.vhd \
	$(HAL)/ctrl/src/MTC/MTC_map.vhd \
	$(HAL)/ctrl/src/DAQ/DAQ_PKG.vhd \
	$(HAL)/ctrl/src/DAQ/DAQ_PKG_DEF.vhd \
	$(HAL)/ctrl/src/DAQ/DAQ_map.vhd 

VHDL_SOURCES_lpgbt_fpga = \
			 $(HAL)/lpgbt/src/lpgbt-fpga/lpgbtfpga_package.vhd

VHDL_SOURCES_hal = \
		 $(HAL)/hal/src/board_pkg_common.vhd \
		 $(HAL)/boards/board_pkg_mpi_ku15p.vhd \
		 $(HAL)/hal/src/system_types_pkg.vhd \
		 $(HAL)/hal/src/user_pkg.vhd \
		 $(HAL)/link_maps/link_map_ku15p.vhd \
		 $(HAL)/hal/src/constants_pkg.vhd \
		 $(HAL)/lpgbt/src/lpgbt_pkg.vhd

VHDL_SOURCES_hal_polmux = \
		 $(HAL)/hal/src/polmux_wrapper.vhd

VHDL_SOURCES_tdc = \
		  $(HAL)/tdc/src/csm_pkg.vhd \
		  $(HAL)/tdc/src/polling_mux.vhd \
		  $(HAL)/tdc/src/fifo_async.vhd

VHDL_SOURCES_xpm = \
	$(XILINX_HOME)/data/ip/xpm/xpm_VCOMP.vhd


VHDL_SOURCES_heg_roi_lib = \
   $(SHAREDDIR)/detector_parameters/dp_repo/ROIs/roi_types_pkg.vhd \
   $(SHAREDDIR)/detector_parameters/dp_repo/ROIs/Sector3/roi_lut_BILA3.vhd \
   $(SHAREDDIR)/detector_parameters/dp_repo/ROIs/Sector3/roi_lut_BMLA3.vhd \
   $(SHAREDDIR)/detector_parameters/dp_repo/ROIs/Sector3/roi_lut_BOLA3.vhd \
   $(SHAREDDIR)/detector_parameters/dp_repo/ROIs/Sector3/roi_lut_BILA3_angle.vhd \
   $(SHAREDDIR)/detector_parameters/dp_repo/ROIs/Sector3/roi_lut_BMLA3_angle.vhd \
   $(SHAREDDIR)/detector_parameters/dp_repo/ROIs/Sector3/roi_lut_BOLA3_angle.vhd \
   $(SHAREDDIR)/detector_parameters/functions/roi_lut_functions.vhd


VHDL_SOURCES_heg_lib = \
   $(HEGDIR)/../pkg/heg_pkg.vhd \
   $(HEGDIR)/../pkg/heg_custom_pkg.vhd \
   $(HEGDIR)/heg_bm.vhd \
   $(HEGDIR)/heg_ctrl_sig.vhd \
   $(HEGDIR)/heg_ctrl_roi_b_z.vhd \
   $(HEGDIR)/heg_ctrl_roi_b_slope_6l.vhd \
   $(HEGDIR)/heg_ctrl_roi_b_slope_8l.vhd \
   $(HEGDIR)/heg_ctrl_roi_tc.vhd \
   $(HEGDIR)/heg_ctrl_roi.vhd \
   $(HEGDIR)/heg_ctrl_top.vhd \
   $(HEGDIR)/heg_supervisor.vhd \
   $(HEGDIR)/heg.vhd

VHDL_SOURCES_hp_lib = \
    $(HPDIR)/../pkg/hp_pkg.vhd \
    $(HPDIR)/hp_calc_radius.vhd \
    $(HPDIR)/hp_calc_RoI_vect.vhd \
    $(HPDIR)/hp_hit_matching.vhd \
    $(HPDIR)/hp_param_calc.vhd \
    $(HPDIR)/hp.vhd

VHDL_SOURCES_hps_lib = \
    $(HPSDIR)/../pkg/hps_pkg.vhd \
    $(HPSDIR)/hps_sf_wrap.vhd \
    $(HPSDIR)/hps_pc_b_t0.vhd \
    $(HPSDIR)/hps_pc_mdt_tc.vhd \
    $(HPSDIR)/hps_supervisor.vhd \
    $(HPSDIR)/hps_pc.vhd \
    $(HPSDIR)/hps_pc_top.vhd \
    $(HPSDIR)/hps.vhd



VHDL_SOURCES_csf_lib = \
    $(CSFDIR)/../pkg/csf_pkg.vhd \
    $(CSFDIR)/../pkg/csf_custom_pkg.vhd \
    $(CSFDIR)/csf_supervisor.vhd \
    $(CSFDIR)/csf_clustering.vhd \
    $(CSFDIR)/seg_coord_transform.vhd \
    $(CSFDIR)/ncsf_sums.vhd \
    $(CSFDIR)/ncsf_fit.vhd \
    $(CSFDIR)/ncsf.vhd \
    $(CSFDIR)/csf_chi2.vhd \
    $(CSFDIR)/csf_chi2_comparison.vhd \
    $(CSFDIR)/csf_fitter.vhd \
    $(CSFDIR)/csf_histogram.vhd \
    $(CSFDIR)/seg_coord_transform.vhd \

VHDL_SOURCES_lsf_lib = \
    $(LSFDIR)/../top_lsf.vhd

VHDL_SOURCES_upt_lib = \
	$(COCOTBDIR)/src/l0mdt_tb/testbench/ptcalc/test/hls_ptcalc_top.vhd \
	$(USERLOGIC)/upt/top_upt.vhd

VERILOG_SOURCES_lsf_lib = \
    $(DFDIR)/l0mdt_buses_constants.svh \
    $(GET_TRIG_VALS_HLS_IP)/get_trig_vals_lut_tables_0.v \
    $(GET_TRIG_VALS_HLS_IP)/get_trig_vals_lut_tables_1.v \
    $(GET_TRIG_VALS_HLS_IP)/get_trig_vals_lut_tables_2.v \
    $(GET_TRIG_VALS_HLS_IP)/get_trig_vals_lut_tables_3.v \
    $(GET_TRIG_VALS_HLS_IP)/get_trig_vals_lut_tables_4.v \
    $(GET_TRIG_VALS_HLS_IP)/get_trig_vals_lut_tables_5.v \
    $(GET_TRIG_VALS_HLS_IP)/get_trig_vals.v \
    $(GET_TRIG_VALS_HLS_IP)/get_trig_vals_lut_tables_6.v \
    $(GET_TRIG_VALS_HLS_IP)/get_trig_vals_lut_tables_7.v \
    $(LSFSIMDIR)/dist_mem_gen_v8_0.v \
    $(LSFSIMDIR)/histogram_memory_128x4.v \
    $(LSFDIR)/compute_r_bins.sv \
    $(LSFDIR)/get_rom_addr.sv \
    $(LSFDIR)/update_histogram_dmem.sv \
    $(LSFDIR)/update_histogram_reg_2clk.sv \
    $(FIND_MAX_BIN_HLS_IP)/find_max_bin.v \
    $(FIND_MAX_BIN_HLS_IP)/find_max_bin_mul_mul_13ns_15ns_27_4_1.v \
    $(GET_LEGENDRE_SEGMENT_BARREL_HLS_IP)/get_legendre_segment_barrel_mul_mul_18s_15ns_33_4_1.v \
    $(GET_LEGENDRE_SEGMENT_BARREL_HLS_IP)/get_legendre_segment_barrel_mul_mul_26ns_18ns_32_4_1.v \
    $(GET_LEGENDRE_SEGMENT_BARREL_HLS_IP)/get_legendre_segment_barrel_lut_divider_barrel_V.v \
    $(GET_LEGENDRE_SEGMENT_BARREL_HLS_IP)/get_legendre_segment_barrel_mul_mul_18s_18s_35_4_1.v \
    $(GET_LEGENDRE_SEGMENT_BARREL_HLS_IP)/get_legendre_segment_barrel.v \
    $(CALC_LE_R_OFFSET_BARREL_HLS_IP)/calc_LE_r_offset_barrel_mac_muladd_18s_15s_33s_34_4_1.v \
    $(CALC_LE_R_OFFSET_BARREL_HLS_IP)/calc_LE_r_offset_barrel_mul_mul_18s_15s_33_4_1.v \
    $(CALC_LE_R_OFFSET_BARREL_HLS_IP)/calc_LE_r_offset_barrel.v \
    $(LOAD_LE_REFPOS)/load_LE_refPos_lut_mdt_ref_pos_V.v \
    $(LOAD_LE_REFPOS)/load_LE_refPos.v \
    $(LSFDIR)/legendreEngine.sv \
    $(LSFDIR)/legendreEngine_2clk.sv \
    $(LSFDIR)/lsf_spybuffer_wrapper.sv 

VHDL_SOURCES_ucm_lib = \
    $(PWD)/prj_cfg.vhd \
    $(SHAREDDIR)/config/config_pkg.vhd 	\
    $(UCMDIR)/../pkg/ucm_pkg.vhd \
    $(UCMDIR)/../pkg/ucm_function_pkg.vhd \
    $(UCMDIR)/ucm_supervisor.vhd \
    $(UCMDIR)/ucm_ctrl_main.vhd \
    $(UCMDIR)/ucm_ctrl_pam.vhd \
    $(UCMDIR)/ucm_ctrl_top.vhd \
    $(UCMDIR)/ucm_csw.vhd \
    $(UCMDIR)/ucm_pam_csw.vhd \
    $(UCMDIR)/ucm_ieta_calc.vhd \
    $(UCMDIR)/ucm_rpc_R_comp.vhd \
    $(UCMDIR)/ucm_rpc_R_comp_top.vhd \
    $(UCMDIR)/ucm_mdt_R_comp.vhd \
    $(UCMDIR)/ucm_mdt_R_comp_top.vhd \
    $(UCMDIR)/ucm_phimod.vhd \
    $(UCMDIR)/ucm_cde.vhd \
    $(UCMDIR)/ucm_cvp_b_slope.vhd \
    $(UCMDIR)/ucm_cvp_z_calc.vhd \
    $(UCMDIR)/ucm_cvp_phimod.vhd \
    $(UCMDIR)/ucm_cvp.vhd \
    $(UCMDIR)/ucm_prepro.vhd \
    $(UCMDIR)/ucm.vhd



VERILOG_SOURCES_fm_lib = \
    $(SHAREDDIR)/types/common_ieee_pkg.svh \
    $(HAL)/ctrl/src/FM/FM_PKG.svh \
    $(FMDIR)/fm_sb_pkg.sv \
    $(FMDIR)/fm_sb_ctrl.sv \
    $(FMDIR)/fm_data.sv \
    $(FMDIR)/fm.sv

VHDL_SOURCES_ptc_lib = \
    $(MPTDIR)/../pkg/pt_pkg.vhd \
    $(MPTDIR)/../pkg/pt_params_pkg.vhd \
    $(MPTDIR)/sagitta_calculator.vhd \
    $(MPTDIR)/eta_calculator.vhd \
    $(MPTDIR)/pt.vhd \
    $(MPTDIR)/segment_selector.vhd \
    $(MPTDIR)/pt_supervisor.vhd \
    $(MPTDIR)/../top_ptc_mpi.vhd

VHDL_SOURCES_mpl_lib = \
    $(PWD)/prj_cfg.vhd \
    $(SHAREDDIR)/config/config_pkg.vhd 	\
    $(MPLDIR)/../pkg/mpl_pkg.vhd \
    $(MPLDIR)/mpl_csw.vhd \
    $(MPLDIR)/mpl_supervisor.vhd \
    $(MPLDIR)/mpl_pl.vhd \
    $(MPLDIR)/mpl.vhd

VHDL_SOURCES_daq_core = \
$(DAQDIR)/daq-lxa-core/autogen/yml2hdl.vhd \
$(DAQDIR)/daq-lxa-core/autogen/daq_v3.vhd \
$(DAQDIR)/daq-lxa-core/pkg/daq_defs.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_fifo.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_node_fifo.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_data_node.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_head_node.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_win_matching.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_bus_conv.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_wme_mux.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_ptr_handler.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_packet_builder.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_algo.vhd \
$(DAQDIR)/daq-lxa-core/src/daq_req.vhd


VHDL_SOURCES_daq_lib = \
		     $(DAQDIR)/daq_fifo.vhd \
		     $(DAQDIR)/daq_fifo_pipeline.vhd \
		     $(DAQDIR)/daq-station.vhd
		     

VHDL_SOURCES_ult_lib =\
    $(ULTDIR)/ult_pt.vhd \
    $(ULTDIR)/ult_h2s.vhd \
    $(ULTDIR)/ult_tar.vhd \
    $(ULTDIR)/ult_mpl.vhd \
    $(ULTDIR)/ult_ucm.vhd \
    $(ULTDIR)/ult_mtc.vhd \
    $(ULTDIR)/ult_fm.vhd \
    $(ULTDIR)/ult_daq.vhd \
    $(ULTDIR)/sumps/tar_sump.vhd \
    $(ULTDIR)/sumps/daq_sump.vhd \
    $(ULTDIR)/sumps/h2s_sump.vhd \
    $(ULTDIR)/sumps/mpl_sump.vhd \
    $(ULTDIR)/sumps/mtc_sump.vhd \
    $(ULTDIR)/sumps/ptc_sump.vhd \
    $(ULTDIR)/sumps/ucm_sump.vhd \
    $(ULTDIR)/ult.vhd


VHDL_SOURCES_fm_lib = \
    $(FMDIR)/fm_types.vhd

VHDL_SOURCES_mtc_lib = \
    $(MTCDIR)/../top_mtc_wrapper.vhd

VERILOG_SOURCES_mtc_lib = \
    $(DFDIR)/l0mdt_buses_constants.svh \
    $(MTCDIR)/format_mtc_pkt.sv \
    $(MTCDIR)/mtc_link_map.sv \
    $(MTCDIR)/mtc_builder_verilog.sv


VHDL_SOURCES +=\
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_eta_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mul_mul_12s_12s_24_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mul_mul_19s_7s_25_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_params_ptthresh_2s_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_inv_table_2_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mul_mul_14s_13ns_21_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_params_a_2s_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_params_ptthresh_3s_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_inv_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mul_mul_15s_12ns_26_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_params_a_3s_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_rsp_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mac_muladd_12s_8s_12s_16_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mul_mul_15s_8ns_18_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_params_e_2s_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mac_muladd_12s_8s_12s_19_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mul_mul_15s_8s_20_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_params_e_3s_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mul_12ns_51ns_60_6_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mul_mul_18ns_8ns_25_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_params_p_2s_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mul_8s_8s_16_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_mul_mul_18s_18s_36_1_1.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top_params_p_3s_table_V.vhd \
    $(IP_REPO)/hls_upt/hdl/vhdl/ptcalc_top.vhd \

   
	       
VHDL_LIB_ORDER = xpm \
	shared_cfg_def_lib \
	project_lib \
        dp_repo_lib \
	shared_lib \
	lpgbt_fpga \
	hal \
	tdc \
	hal_polmux \
	ctrl_lib \
	apbus_lib \
	vamc_lib \
	csf_lib \
	upt_lib \
	ptc_lib \
	lsf_lib \
	ucm_lib \
	mpl_lib \
	fm_lib \
	hp_lib \
	heg_roi_lib \
	heg_lib \
	hps_lib \
	tar_lib \
	mtc_lib \
	daq_core \
	daq_lib \
	ult_lib 


COMPILED_LIB_PATH = $(XILINX_SIM_LIB)/unisim_ver
COMPILED_LIB = unisim