
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-MV50I24
Date:        Mon Oct 09 10:28:09 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Controller_Dual_SPI_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srr"

Running: synthesis in foreground



Running Controller_Dual_SPI_syn|synthesis


Running: compile (Compile) on Controller_Dual_SPI_syn|synthesis
# Mon Oct 09 10:28:09 2023


Running: compile_flow (Compile Process) on Controller_Dual_SPI_syn|synthesis
# Mon Oct 09 10:28:09 2023


Running: compiler (Compile Input) on Controller_Dual_SPI_syn|synthesis
# Mon Oct 09 10:28:09 2023

Copied C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synwork\Controller_Dual_SPI_comp.srs to C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srs


compiler completed
# Mon Oct 09 10:28:10 2023

Return Code: 0
Run Time:00h:00m:01s


Running: multi_srs_gen (Multi-srs Generator) on Controller_Dual_SPI_syn|synthesis
# Mon Oct 09 10:28:10 2023


multi_srs_gen completed
# Mon Oct 09 10:28:10 2023

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synwork\Controller_Dual_SPI_mult.srs to C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srs

Complete: Compile Process on Controller_Dual_SPI_syn|synthesis


Running: premap (Pre-mapping) on Controller_Dual_SPI_syn|synthesis
# Mon Oct 09 10:28:10 2023


premap completed with warnings
# Mon Oct 09 10:28:11 2023

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on Controller_Dual_SPI_syn|synthesis


Running: map (Map) on Controller_Dual_SPI_syn|synthesis
# Mon Oct 09 10:28:11 2023

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on Controller_Dual_SPI_syn|synthesis
# Mon Oct 09 10:28:11 2023

Copied C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\synwork\Controller_Dual_SPI_m.srm to C:\Users\David\Desktop\WiFi Headstage GIT\WiFiHeadstage\WiFiHeadstage Roussel\FPGA_Controller\synthesis\Controller_Dual_SPI.srm


fpga_mapper completed with warnings
# Mon Oct 09 10:28:14 2023

Return Code: 1
Run Time:00h:00m:03s

Complete: Map on Controller_Dual_SPI_syn|synthesis

Complete: Logic Synthesis on Controller_Dual_SPI_syn|synthesis

TCL script complete: "Controller_Dual_SPI_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

