("1-bit_ALUM:/\t1-bit_ALUM project layout" (("open" (nil hierarchy "/{project 1-bit_ALUM layout }:a"))) (((-86.366 -48.914) (102.541 95.117)) "a" "Layout" 36))("1-bit-adder-v2:/\t1-bit-adder-v2 project layout" (("open" (nil hierarchy "/{project 1-bit-adder-v2 layout }:a"))) (((-116.463 -73.074) (36.13 37.285)) "a" "Layout" 33))("transmittion_gate:/\ttransmittion_gate project layout" (("open" (nil hierarchy "/{project transmittion_gate layout }:a"))) (((-5.214 -7.475) (14.945 7.553)) "a" "Layout" 31))("OR:/\tOR project layout" (("open" (nil hierarchy "/{project OR layout }:a"))) (((-4.089 -4.333) (23.686 16.372)) "a" "Layout" 29))("enc_dnc:/\tenc_dnc project layout" (("open" (nil hierarchy "/{project enc_dnc layout }:a"))) (((-4.462 -29.061) (40.85 4.456)) "a" "Layout" 27))("new_1-bit_ALU_test:/\tnew_1-bit_ALU_test project layout" (("open" (nil hierarchy "/{project new_1-bit_ALU_test layout }:a"))) (((-49.272 -159.084) (172.908 5.26)) "a" "Layout" 25))("1-bit_ALU:/\t1-bit_ALU project layout" (("open" (nil hierarchy "/{project 1-bit_ALU layout }:r"))) (((-79.347 -15.071) (6.885 48.713)) "r" "Layout" 35))("1-bit_ALU_check_if_normal:/\t1-bit_ALU_check_if_normal project layout" (("open" (nil hierarchy "/{project 1-bit_ALU_check_if_normal layout }:r"))) (((-26.214 -17.425) (57.056 44.168)) "r" "Layout" 20))("1-bit_ALU_new_layer_out_test:/\t1-bit_ALU_new_layer_out_test project schematic" (("open" (nil hierarchy "/{project 1-bit_ALU_new_layer_out_test schematic }:r"))) (((-2.05 -2.45625) (4.625 2.48125)) "r" "Schematics XL" 18))("1-bit_ALU_new_layer_out_test:/\t1-bit_ALU_new_layer_out_test project layout" (("open" (nil hierarchy "/{project 1-bit_ALU_new_layer_out_test layout }:a"))) (((-66.513 -63.578) (50.944 44.143)) "a" "Virtuoso XL" 17))