# Baugh-Wooley Multiplier
A simple Baugh-Wooley multiplier design in Verilog. This was synthesized using Intel Quartus, refer to the report for detailed explanation
