// Seed: 2132686350
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input tri1 id_2,
    output wire id_3,
    output supply0 id_4,
    output wand id_5,
    output supply1 id_6,
    input uwire id_7,
    input wand id_8,
    input wand id_9,
    output tri id_10,
    input tri0 id_11,
    output wire id_12,
    output wor id_13
);
  always_comb @(posedge 1'b0 or posedge id_8) begin
    id_13 = 1;
  end
  assign id_5 = 1'b0;
  assign id_1 = 1'd0 ? 1'b0 : id_7;
  wire id_15;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input wor id_2,
    input tri1 id_3
    , id_9,
    output wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input wand id_7
);
  wire id_10;
  wire id_11;
  module_0(
      id_2, id_4, id_1, id_0, id_4, id_0, id_0, id_7, id_2, id_5, id_0, id_7, id_0, id_0
  );
  assign id_4 = 1;
endmodule
