Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 20 22:20:55 2019
| Host         : LAPTOP-69NJ2TNC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: seg/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 145 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.910    -5066.532                    851                  851       -0.345      -16.570                     48                  851        3.000        0.000                       0                   169  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clock/clk_25/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_25m_clk_VGA          {0.000 20.000}     40.000          25.000          
  clkfbout_clk_VGA         {0.000 5.000}      10.000          100.000         
clock/clk_36/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_36m_clk_VGA_1        {0.000 13.521}     27.042          36.979          
  clkfbout_clk_VGA_1       {0.000 5.000}      10.000          100.000         
clock/clk_45/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_45m_clk_VGA_2        {0.000 10.704}     21.408          46.711          
  clkfbout_clk_VGA_2       {0.000 5.000}      10.000          100.000         
clock/clk_85/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_85m_clk_VGA_3        {0.000 5.634}      11.268          88.750          
  clkfbout_clk_VGA_3       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock/clk_25/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25m_clk_VGA               31.490        0.000                      0                  851        0.582        0.000                      0                  851       19.500        0.000                       0                   147  
  clkfbout_clk_VGA                                                                                                                                                           7.845        0.000                       0                     3  
clock/clk_36/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_36m_clk_VGA_1             18.539        0.000                      0                  851        0.582        0.000                      0                  851       13.021        0.000                       0                   147  
  clkfbout_clk_VGA_1                                                                                                                                                         7.845        0.000                       0                     3  
clock/clk_45/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_45m_clk_VGA_2             12.908        0.000                      0                  851        0.582        0.000                      0                  851       10.204        0.000                       0                   147  
  clkfbout_clk_VGA_2                                                                                                                                                         7.845        0.000                       0                     3  
clock/clk_85/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_85m_clk_VGA_3              2.777        0.000                      0                  851        0.582        0.000                      0                  851        5.134        0.000                       0                   147  
  clkfbout_clk_VGA_3                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_36m_clk_VGA_1  clk_25m_clk_VGA         -8.910    -5066.532                    851                  851        0.050        0.000                      0                  851  
clk_45m_clk_VGA_2  clk_25m_clk_VGA         -8.203    -4464.936                    851                  851       -0.179       -8.611                     48                  851  
clk_85m_clk_VGA_3  clk_25m_clk_VGA         -8.496    -4714.917                    851                  851       -0.071       -3.402                     48                  851  
clk_25m_clk_VGA    clk_36m_clk_VGA_1       -8.155    -4424.100                    851                  851       -0.264      -12.664                     48                  851  
clk_45m_clk_VGA_2  clk_36m_clk_VGA_1       -7.294    -3691.955                    851                  851       -0.345      -16.570                     48                  851  
clk_85m_clk_VGA_3  clk_36m_clk_VGA_1       -6.461    -2983.057                    851                  851       -0.237      -11.361                     48                  851  
clk_25m_clk_VGA    clk_45m_clk_VGA_2       -8.724    -4908.680                    851                  851        0.025        0.000                      0                  851  
clk_36m_clk_VGA_1  clk_45m_clk_VGA_2       -8.571    -4777.998                    851                  851        0.173        0.000                      0                  851  
clk_85m_clk_VGA_3  clk_45m_clk_VGA_2       -8.157    -4426.478                    851                  851        0.052        0.000                      0                  851  
clk_25m_clk_VGA    clk_85m_clk_VGA_3       -8.462    -4685.265                    851                  851       -0.083       -3.971                     48                  851  
clk_36m_clk_VGA_1  clk_85m_clk_VGA_3       -7.181    -3595.719                    851                  851        0.065        0.000                      0                  851  
clk_45m_clk_VGA_2  clk_85m_clk_VGA_3       -7.601    -3953.109                    851                  851       -0.164       -7.880                     48                  851  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_25/inst/clk_in1
  To Clock:  clock/clk_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_25/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_25m_clk_VGA

Setup :            0  Failing Endpoints,  Worst Slack       31.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622     1.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426    -1.804 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066     2.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215    11.674 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002    11.676    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    41.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221    38.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    41.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    44.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.395    44.663    
                         clock uncertainty           -0.097    44.566    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    43.166    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622     1.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426    -1.804 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066     2.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215    11.674 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002    11.676    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    41.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221    38.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    41.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    44.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.395    44.663    
                         clock uncertainty           -0.097    44.566    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    43.166    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622     1.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426    -1.804 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066     2.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215    11.674 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002    11.676    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    41.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221    38.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    41.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    44.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.395    44.663    
                         clock uncertainty           -0.097    44.566    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    43.166    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622     1.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426    -1.804 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066     2.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215    11.674 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002    11.676    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    41.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221    38.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    41.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    44.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.395    44.663    
                         clock uncertainty           -0.097    44.566    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    43.166    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622     1.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426    -1.804 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066     2.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215    11.674 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002    11.676    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    41.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221    38.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    41.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    44.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.395    44.663    
                         clock uncertainty           -0.097    44.566    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    43.166    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622     1.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426    -1.804 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066     2.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215    11.674 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002    11.676    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    41.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221    38.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    41.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    44.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.395    44.663    
                         clock uncertainty           -0.097    44.566    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    43.166    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622     1.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426    -1.804 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066     2.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215    11.674 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002    11.676    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    41.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221    38.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    41.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    44.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.395    44.663    
                         clock uncertainty           -0.097    44.566    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    43.166    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622     1.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426    -1.804 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066     2.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215    11.674 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002    11.676    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    41.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221    38.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    41.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    44.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.395    44.663    
                         clock uncertainty           -0.097    44.566    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    43.166    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622     1.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426    -1.804 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066     2.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215    11.674 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002    11.676    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    41.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221    38.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    41.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    44.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.395    44.663    
                         clock uncertainty           -0.097    44.566    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    43.166    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 31.490    

Slack (MET) :             31.490ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m_clk_VGA rise@40.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 44.268 - 40.000 ) 
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622     1.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426    -1.804 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066     2.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215    11.674 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002    11.676    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503    41.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221    38.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859    41.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100    41.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    42.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    44.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.395    44.663    
                         clock uncertainty           -0.097    44.566    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    43.166    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         43.166    
                         arrival time                         -11.676    
  -------------------------------------------------------------------
                         slack                                 31.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.601     1.713    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     1.621    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.601     1.713    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     1.621    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.601     1.713    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     1.621    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.601     1.713    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     1.621    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.601     1.713    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     1.621    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.601     1.713    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     1.621    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.601     1.713    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     1.621    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.601     1.713    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     1.621    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.601     1.713    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     1.621    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.601     1.713    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     1.621    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.582    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m_clk_VGA
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock/clk_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y18     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y18     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y112    syn/hc_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y112    syn/hc_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y112    syn/hc_reg[9]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X70Y104    rgb/b_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X72Y120    rgb/r_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X72Y115    rgb/b_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X63Y113    rgb/b_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X65Y121    rgb/b_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X67Y123    rgb/g_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X67Y123    rgb/g_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X72Y115    rgb/b_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X63Y113    rgb/b_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X70Y104    rgb/b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y115    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y110    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X67Y115    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y110    syn/hc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y112    syn/hc_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y113    syn/hc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X65Y113    syn/hc_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA
  To Clock:  clkfbout_clk_VGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clock/clk_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clock/clk_25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_36/inst/clk_in1
  To Clock:  clock/clk_36/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_36/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_36/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_36m_clk_VGA_1
  To Clock:  clk_36m_clk_VGA_1

Setup :            0  Failing Endpoints,  Worst Slack       18.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 31.648 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    -1.815 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     5.033    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     6.317    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.441 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.441    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.842 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.842    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.956    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.875    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215    12.090 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002    12.092    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    28.562    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    25.312 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    29.243    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.343 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.981    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.072 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    31.648    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.473    32.121    
                         clock uncertainty           -0.091    32.031    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    30.631    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         30.631    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 31.648 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    -1.815 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     5.033    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     6.317    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.441 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.441    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.842 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.842    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.956    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.875    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215    12.090 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002    12.092    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    28.562    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    25.312 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    29.243    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.343 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.981    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.072 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    31.648    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.473    32.121    
                         clock uncertainty           -0.091    32.031    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    30.631    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         30.631    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 31.648 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    -1.815 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     5.033    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     6.317    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.441 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.441    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.842 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.842    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.956    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.875    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215    12.090 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002    12.092    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    28.562    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    25.312 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    29.243    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.343 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.981    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.072 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    31.648    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.473    32.121    
                         clock uncertainty           -0.091    32.031    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    30.631    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         30.631    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 31.648 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    -1.815 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     5.033    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     6.317    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.441 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.441    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.842 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.842    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.956    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.875    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215    12.090 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002    12.092    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    28.562    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    25.312 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    29.243    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.343 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.981    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.072 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    31.648    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.473    32.121    
                         clock uncertainty           -0.091    32.031    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    30.631    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         30.631    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 31.648 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    -1.815 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     5.033    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     6.317    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.441 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.441    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.842 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.842    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.956    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.875    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215    12.090 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002    12.092    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    28.562    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    25.312 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    29.243    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.343 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.981    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.072 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    31.648    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.473    32.121    
                         clock uncertainty           -0.091    32.031    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    30.631    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         30.631    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 31.648 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    -1.815 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     5.033    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     6.317    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.441 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.441    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.842 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.842    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.956    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.875    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215    12.090 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002    12.092    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    28.562    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    25.312 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    29.243    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.343 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.981    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.072 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    31.648    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.473    32.121    
                         clock uncertainty           -0.091    32.031    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    30.631    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         30.631    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 31.648 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    -1.815 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     5.033    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     6.317    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.441 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.441    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.842 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.842    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.956    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.875    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215    12.090 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002    12.092    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    28.562    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    25.312 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    29.243    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.343 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.981    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.072 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    31.648    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.473    32.121    
                         clock uncertainty           -0.091    32.031    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    30.631    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         30.631    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 31.648 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    -1.815 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     5.033    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     6.317    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.441 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.441    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.842 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.842    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.956    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.875    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215    12.090 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002    12.092    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    28.562    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    25.312 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    29.243    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.343 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.981    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.072 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    31.648    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.473    32.121    
                         clock uncertainty           -0.091    32.031    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    30.631    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         30.631    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 31.648 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    -1.815 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     5.033    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     6.317    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.441 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.441    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.842 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.842    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.956    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.875    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215    12.090 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002    12.092    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    28.562    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    25.312 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    29.243    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.343 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.981    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.072 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    31.648    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.473    32.121    
                         clock uncertainty           -0.091    32.031    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    30.631    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         30.631    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 18.539    

Slack (MET) :             18.539ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.042ns  (clk_36m_clk_VGA_1 rise@27.042ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 31.648 - 27.042 ) 
    Source Clock Delay      (SCD):    5.033ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     1.641    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    -1.815 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -0.096    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485     2.485    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124     2.609 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     3.329    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.425 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     5.033    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.489 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     6.317    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.441 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.441    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.842 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.842    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.956 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.956    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.290 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.875    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215    12.090 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002    12.092    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     27.042    27.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    27.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    28.562    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    25.312 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    26.951    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    27.042 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    29.243    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    29.343 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    29.981    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.072 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    31.648    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.473    32.121    
                         clock uncertainty           -0.091    32.031    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    30.631    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         30.631    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 18.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.632     1.854    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     1.762    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.632     1.854    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     1.762    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.632     1.854    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     1.762    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.632     1.854    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     1.762    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.632     1.854    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     1.762    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.632     1.854    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     1.762    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.632     1.854    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     1.762    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.632     1.854    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     1.762    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.632     1.854    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     1.762    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.632     1.854    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     1.762    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.582    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_36m_clk_VGA_1
Waveform(ns):       { 0.000 13.521 }
Period(ns):         27.042
Sources:            { clock/clk_36/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y18     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X3Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X3Y18     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X3Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X2Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X3Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         27.042      24.150     RAMB36_X1Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       27.042      186.318    MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.521      13.021     SLICE_X72Y89     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X72Y115    rgb/b_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X72Y115    rgb/b_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X63Y113    rgb/b_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X70Y104    rgb/b_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X65Y121    rgb/b_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X65Y121    rgb/b_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X66Y125    rgb/g_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X69Y120    rgb/g_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X71Y124    rgb/r_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X72Y120    rgb/r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X55Y111    syn/vc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X55Y111    syn/vc_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X55Y111    syn/vc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X54Y111    syn/vc_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X54Y111    syn/vc_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X54Y111    syn/vc_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         13.521      13.021     SLICE_X54Y111    syn/vc_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X72Y115    rgb/b_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         13.521      13.021     SLICE_X63Y113    rgb/b_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA_1
  To Clock:  clkfbout_clk_VGA_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_36/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock/clk_36/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clock/clk_36/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_45/inst/clk_in1
  To Clock:  clock/clk_45/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_45/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_45/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_45m_clk_VGA_2
  To Clock:  clk_45m_clk_VGA_2

Setup :            0  Failing Endpoints,  Worst Slack       12.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 25.441 - 21.408 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    -1.806 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.330    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     4.786 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.614    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.738    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.139 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.172    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215    11.387 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002    11.389    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    22.922    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    19.687 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628    23.036    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.136 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    23.774    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.865 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    25.441    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.343    25.785    
                         clock uncertainty           -0.087    25.698    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    24.298    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 25.441 - 21.408 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    -1.806 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.330    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     4.786 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.614    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.738    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.139 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.172    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215    11.387 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002    11.389    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    22.922    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    19.687 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628    23.036    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.136 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    23.774    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.865 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    25.441    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.343    25.785    
                         clock uncertainty           -0.087    25.698    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    24.298    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 25.441 - 21.408 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    -1.806 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.330    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     4.786 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.614    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.738    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.139 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.172    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215    11.387 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002    11.389    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    22.922    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    19.687 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628    23.036    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.136 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    23.774    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.865 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    25.441    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.343    25.785    
                         clock uncertainty           -0.087    25.698    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    24.298    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 25.441 - 21.408 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    -1.806 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.330    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     4.786 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.614    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.738    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.139 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.172    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215    11.387 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002    11.389    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    22.922    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    19.687 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628    23.036    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.136 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    23.774    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.865 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    25.441    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.343    25.785    
                         clock uncertainty           -0.087    25.698    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    24.298    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 25.441 - 21.408 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    -1.806 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.330    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     4.786 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.614    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.738    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.139 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.172    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215    11.387 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002    11.389    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    22.922    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    19.687 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628    23.036    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.136 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    23.774    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.865 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    25.441    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.343    25.785    
                         clock uncertainty           -0.087    25.698    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    24.298    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 25.441 - 21.408 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    -1.806 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.330    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     4.786 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.614    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.738    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.139 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.172    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215    11.387 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002    11.389    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    22.922    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    19.687 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628    23.036    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.136 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    23.774    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.865 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    25.441    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.343    25.785    
                         clock uncertainty           -0.087    25.698    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    24.298    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 25.441 - 21.408 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    -1.806 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.330    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     4.786 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.614    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.738    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.139 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.172    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215    11.387 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002    11.389    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    22.922    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    19.687 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628    23.036    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.136 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    23.774    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.865 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    25.441    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.343    25.785    
                         clock uncertainty           -0.087    25.698    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    24.298    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 25.441 - 21.408 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    -1.806 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.330    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     4.786 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.614    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.738    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.139 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.172    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215    11.387 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002    11.389    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    22.922    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    19.687 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628    23.036    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.136 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    23.774    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.865 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    25.441    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.343    25.785    
                         clock uncertainty           -0.087    25.698    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    24.298    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 25.441 - 21.408 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    -1.806 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.330    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     4.786 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.614    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.738    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.139 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.172    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215    11.387 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002    11.389    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    22.922    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    19.687 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628    23.036    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.136 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    23.774    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.865 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    25.441    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.343    25.785    
                         clock uncertainty           -0.087    25.698    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    24.298    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 12.908    

Slack (MET) :             12.908ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.408ns  (clk_45m_clk_VGA_2 rise@21.408ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 25.441 - 21.408 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634     1.634    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    -1.806 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    -0.096    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782     1.782    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124     1.906 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.626    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.722 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.330    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     4.786 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.614    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     5.738 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     5.738    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.139 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.139    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.253 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.253    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.587 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.172    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215    11.387 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002    11.389    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513    22.922    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234    19.687 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630    21.317    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628    23.036    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100    23.136 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    23.774    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.865 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    25.441    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.343    25.785    
                         clock uncertainty           -0.087    25.698    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    24.298    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                         -11.389    
  -------------------------------------------------------------------
                         slack                                 12.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.580     1.621    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     1.529    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.580     1.621    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     1.529    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.580     1.621    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     1.529    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.580     1.621    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     1.529    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.580     1.621    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     1.529    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.580     1.621    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     1.529    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.580     1.621    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     1.529    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.580     1.621    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     1.529    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.580     1.621    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     1.529    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.580     1.621    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     1.529    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.582    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_45m_clk_VGA_2
Waveform(ns):       { 0.000 10.704 }
Period(ns):         21.408
Sources:            { clock/clk_45/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y18     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X3Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X3Y18     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X3Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X2Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X3Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         21.408      18.516     RAMB36_X1Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       21.408      191.952    MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.704      10.204     SLICE_X63Y113    rgb/b_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.704      10.204     SLICE_X72Y120    rgb/r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X72Y128    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X67Y115    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X70Y110    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X67Y115    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X64Y110    syn/hc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X65Y112    syn/hc_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X65Y113    syn/hc_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X65Y113    syn/hc_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.704      10.204     SLICE_X72Y115    rgb/b_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.704      10.204     SLICE_X63Y113    rgb/b_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.704      10.204     SLICE_X72Y120    rgb/r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X67Y115    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X70Y110    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X67Y115    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X64Y110    syn/hc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X65Y112    syn/hc_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X65Y113    syn/hc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.704      10.204     SLICE_X65Y113    syn/hc_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA_2
  To Clock:  clkfbout_clk_VGA_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_45/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clock/clk_45/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clock/clk_45/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock/clk_85/inst/clk_in1
  To Clock:  clock/clk_85/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock/clk_85/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_85/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_85m_clk_VGA_3
  To Clock:  clk_85m_clk_VGA_3

Setup :            0  Failing Endpoints,  Worst Slack        2.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.268ns  (clk_85m_clk_VGA_3 rise@11.268ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 15.553 - 11.268 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    -2.114 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    -0.096    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085     2.085    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.209 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.025 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.633    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.089 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.918    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.042 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.042    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.443 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.443    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.891 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.476    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215    11.691 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002    11.693    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     11.268    11.268 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    11.268 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    12.948    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694     9.254 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    11.177    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.268 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    13.148    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    13.248 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.886    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.977 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    15.553    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.394    15.947    
                         clock uncertainty           -0.078    15.869    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    14.469    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.268ns  (clk_85m_clk_VGA_3 rise@11.268ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 15.553 - 11.268 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    -2.114 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    -0.096    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085     2.085    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.209 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.025 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.633    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.089 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.918    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.042 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.042    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.443 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.443    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.891 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.476    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215    11.691 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002    11.693    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     11.268    11.268 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    11.268 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    12.948    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694     9.254 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    11.177    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.268 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    13.148    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    13.248 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.886    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.977 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    15.553    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.394    15.947    
                         clock uncertainty           -0.078    15.869    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    14.469    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.268ns  (clk_85m_clk_VGA_3 rise@11.268ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 15.553 - 11.268 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    -2.114 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    -0.096    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085     2.085    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.209 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.025 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.633    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.089 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.918    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.042 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.042    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.443 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.443    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.891 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.476    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215    11.691 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002    11.693    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     11.268    11.268 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    11.268 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    12.948    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694     9.254 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    11.177    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.268 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    13.148    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    13.248 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.886    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.977 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    15.553    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.394    15.947    
                         clock uncertainty           -0.078    15.869    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    14.469    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.268ns  (clk_85m_clk_VGA_3 rise@11.268ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 15.553 - 11.268 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    -2.114 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    -0.096    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085     2.085    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.209 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.025 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.633    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.089 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.918    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.042 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.042    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.443 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.443    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.891 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.476    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215    11.691 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002    11.693    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     11.268    11.268 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    11.268 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    12.948    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694     9.254 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    11.177    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.268 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    13.148    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    13.248 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.886    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.977 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    15.553    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.394    15.947    
                         clock uncertainty           -0.078    15.869    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    14.469    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.268ns  (clk_85m_clk_VGA_3 rise@11.268ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 15.553 - 11.268 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    -2.114 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    -0.096    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085     2.085    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.209 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.025 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.633    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.089 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.918    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.042 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.042    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.443 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.443    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.891 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.476    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215    11.691 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002    11.693    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     11.268    11.268 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    11.268 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    12.948    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694     9.254 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    11.177    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.268 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    13.148    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    13.248 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.886    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.977 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    15.553    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.394    15.947    
                         clock uncertainty           -0.078    15.869    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    14.469    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.268ns  (clk_85m_clk_VGA_3 rise@11.268ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 15.553 - 11.268 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    -2.114 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    -0.096    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085     2.085    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.209 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.025 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.633    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.089 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.918    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.042 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.042    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.443 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.443    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.891 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.476    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215    11.691 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002    11.693    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     11.268    11.268 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    11.268 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    12.948    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694     9.254 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    11.177    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.268 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    13.148    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    13.248 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.886    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.977 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    15.553    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.394    15.947    
                         clock uncertainty           -0.078    15.869    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    14.469    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.268ns  (clk_85m_clk_VGA_3 rise@11.268ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 15.553 - 11.268 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    -2.114 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    -0.096    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085     2.085    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.209 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.025 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.633    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.089 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.918    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.042 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.042    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.443 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.443    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.891 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.476    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215    11.691 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002    11.693    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     11.268    11.268 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    11.268 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    12.948    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694     9.254 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    11.177    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.268 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    13.148    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    13.248 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.886    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.977 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    15.553    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.394    15.947    
                         clock uncertainty           -0.078    15.869    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    14.469    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.268ns  (clk_85m_clk_VGA_3 rise@11.268ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 15.553 - 11.268 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    -2.114 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    -0.096    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085     2.085    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.209 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.025 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.633    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.089 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.918    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.042 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.042    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.443 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.443    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.891 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.476    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215    11.691 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002    11.693    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     11.268    11.268 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    11.268 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    12.948    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694     9.254 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    11.177    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.268 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    13.148    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    13.248 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.886    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.977 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    15.553    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.394    15.947    
                         clock uncertainty           -0.078    15.869    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    14.469    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.268ns  (clk_85m_clk_VGA_3 rise@11.268ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 15.553 - 11.268 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    -2.114 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    -0.096    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085     2.085    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.209 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.025 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.633    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.089 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.918    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.042 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.042    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.443 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.443    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.891 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.476    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215    11.691 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002    11.693    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     11.268    11.268 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    11.268 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    12.948    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694     9.254 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    11.177    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.268 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    13.148    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    13.248 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.886    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.977 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    15.553    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.394    15.947    
                         clock uncertainty           -0.078    15.869    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    14.469    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.268ns  (clk_85m_clk_VGA_3 rise@11.268ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 15.553 - 11.268 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807     1.807    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    -2.114 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    -0.096    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085     2.085    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124     2.209 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     2.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.025 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608     4.633    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456     5.089 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829     5.918    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124     6.042 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     6.042    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.443 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.443    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.557 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.557    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.891 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585     7.476    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215    11.691 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002    11.693    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     11.268    11.268 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    11.268 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    12.948    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694     9.254 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    11.177    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    11.268 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    13.148    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    13.248 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    13.886    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.977 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    15.553    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.394    15.947    
                         clock uncertainty           -0.078    15.869    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    14.469    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  2.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.599     1.720    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     1.628    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.599     1.720    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     1.628    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.599     1.720    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     1.628    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.599     1.720    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     1.628    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.599     1.720    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     1.628    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.599     1.720    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     1.628    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.599     1.720    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     1.628    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.599     1.720    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     1.628    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.599     1.720    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     1.628    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.599     1.720    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     1.628    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.582    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_85m_clk_VGA_3
Waveform(ns):       { 0.000 5.634 }
Period(ns):         11.268
Sources:            { clock/clk_85/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.268      8.376      RAMB36_X2Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.268      8.376      RAMB36_X2Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.268      8.376      RAMB36_X2Y18     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.268      8.376      RAMB36_X3Y17     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.268      8.376      RAMB36_X2Y13     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.268      8.376      RAMB36_X3Y18     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.268      8.376      RAMB36_X3Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.268      8.376      RAMB36_X2Y14     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.268      8.376      RAMB36_X3Y16     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         11.268      8.376      RAMB36_X1Y15     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       11.268      202.092    MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.634       5.134      SLICE_X72Y115    rgb/b_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.634       5.134      SLICE_X70Y104    rgb/b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X67Y115    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X70Y110    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X67Y115    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X64Y110    syn/hc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.634       5.134      SLICE_X72Y89     rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_8_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X64Y110    syn/hc_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X55Y111    syn/vc_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X56Y112    syn/vc_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.634       5.134      SLICE_X72Y115    rgb/b_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.634       5.134      SLICE_X63Y113    rgb/b_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.634       5.134      SLICE_X65Y121    rgb/b_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.634       5.134      SLICE_X66Y125    rgb/g_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.634       5.134      SLICE_X71Y124    rgb/r_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.634       5.134      SLICE_X67Y124    rgb/r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X71Y125    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X65Y112    syn/hc_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X65Y113    syn/hc_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.634       5.134      SLICE_X71Y125    rgb/ROM0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_VGA_3
  To Clock:  clkfbout_clk_VGA_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_VGA_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/clk_85/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    clock/clk_85/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clock/clk_85/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_36m_clk_VGA_1
  To Clock:  clk_25m_clk_VGA

Setup :          851  Failing Endpoints,  Worst Slack       -8.910ns,  Total Violation    -5066.532ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 924.268 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.469 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.078    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   917.621 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   921.921    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.861 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.469    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   924.925 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.754    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   925.878 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   925.878    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.279 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.279    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.393 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.393    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.727 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.312    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215   931.527 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002   931.529    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   921.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   918.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   919.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   920.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   921.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.346    
                         clock uncertainty           -0.326   924.019    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   922.619    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.619    
                         arrival time                        -931.529    
  -------------------------------------------------------------------
                         slack                                 -8.910    

Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 924.268 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.469 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.078    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   917.621 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   921.921    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.861 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.469    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   924.925 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.754    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   925.878 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   925.878    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.279 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.279    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.393 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.393    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.727 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.312    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215   931.527 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002   931.529    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   921.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   918.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   919.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   920.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   921.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.346    
                         clock uncertainty           -0.326   924.019    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   922.619    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.619    
                         arrival time                        -931.529    
  -------------------------------------------------------------------
                         slack                                 -8.910    

Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 924.268 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.469 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.078    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   917.621 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   921.921    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.861 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.469    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   924.925 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.754    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   925.878 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   925.878    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.279 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.279    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.393 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.393    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.727 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.312    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215   931.527 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002   931.529    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   921.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   918.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   919.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   920.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   921.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.346    
                         clock uncertainty           -0.326   924.019    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   922.619    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.619    
                         arrival time                        -931.529    
  -------------------------------------------------------------------
                         slack                                 -8.910    

Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 924.268 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.469 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.078    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   917.621 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   921.921    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.861 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.469    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   924.925 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.754    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   925.878 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   925.878    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.279 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.279    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.393 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.393    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.727 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.312    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215   931.527 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002   931.529    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   921.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   918.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   919.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   920.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   921.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.346    
                         clock uncertainty           -0.326   924.019    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   922.619    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.619    
                         arrival time                        -931.529    
  -------------------------------------------------------------------
                         slack                                 -8.910    

Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 924.268 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.469 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.078    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   917.621 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   921.921    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.861 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.469    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   924.925 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.754    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   925.878 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   925.878    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.279 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.279    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.393 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.393    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.727 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.312    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215   931.527 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002   931.529    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   921.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   918.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   919.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   920.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   921.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.346    
                         clock uncertainty           -0.326   924.019    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   922.619    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.619    
                         arrival time                        -931.529    
  -------------------------------------------------------------------
                         slack                                 -8.910    

Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 924.268 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.469 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.078    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   917.621 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   921.921    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.861 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.469    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   924.925 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.754    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   925.878 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   925.878    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.279 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.279    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.393 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.393    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.727 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.312    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215   931.527 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002   931.529    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   921.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   918.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   919.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   920.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   921.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.346    
                         clock uncertainty           -0.326   924.019    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   922.619    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.619    
                         arrival time                        -931.529    
  -------------------------------------------------------------------
                         slack                                 -8.910    

Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 924.268 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.469 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.078    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   917.621 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   921.921    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.861 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.469    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   924.925 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.754    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   925.878 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   925.878    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.279 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.279    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.393 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.393    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.727 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.312    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215   931.527 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002   931.529    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   921.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   918.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   919.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   920.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   921.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.346    
                         clock uncertainty           -0.326   924.019    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   922.619    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.619    
                         arrival time                        -931.529    
  -------------------------------------------------------------------
                         slack                                 -8.910    

Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 924.268 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.469 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.078    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   917.621 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   921.921    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.861 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.469    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   924.925 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.754    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   925.878 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   925.878    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.279 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.279    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.393 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.393    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.727 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.312    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215   931.527 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002   931.529    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   921.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   918.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   919.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   920.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   921.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.346    
                         clock uncertainty           -0.326   924.019    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   922.619    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.619    
                         arrival time                        -931.529    
  -------------------------------------------------------------------
                         slack                                 -8.910    

Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 924.268 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.469 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.078    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   917.621 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   921.921    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.861 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.469    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   924.925 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.754    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   925.878 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   925.878    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.279 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.279    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.393 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.393    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.727 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.312    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215   931.527 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002   931.529    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   921.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   918.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   919.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   920.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   921.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.346    
                         clock uncertainty           -0.326   924.019    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   922.619    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.619    
                         arrival time                        -931.529    
  -------------------------------------------------------------------
                         slack                                 -8.910    

Slack (VIOLATED) :        -8.910ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@920.000ns - clk_36m_clk_VGA_1 rise@919.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 924.268 - 920.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 924.469 - 919.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    919.437   919.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   919.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   921.078    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   917.621 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   919.341    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   919.437 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   921.921    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   922.045 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.765    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   922.861 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.469    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   924.925 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.754    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   925.878 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   925.878    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.279 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.279    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.393 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.393    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.727 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.312    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215   931.527 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002   931.529    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   921.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   918.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   919.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   920.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   921.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   921.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   922.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.346    
                         clock uncertainty           -0.326   924.019    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   922.619    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.619    
                         arrival time                        -931.529    
  -------------------------------------------------------------------
                         slack                                 -8.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.326     2.386    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.294    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.326     2.386    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.294    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.326     2.386    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.294    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.326     2.386    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.294    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.326     2.386    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.294    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.326     2.386    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.294    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.326     2.386    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.294    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.326     2.386    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.294    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.326     2.386    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.294    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.326     2.386    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.294    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_45m_clk_VGA_2
  To Clock:  clk_25m_clk_VGA

Setup :          851  Failing Endpoints,  Worst Slack       -8.203ns,  Total Violation    -4464.936ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.179ns,  Total Violation       -8.611ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.203ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 604.268 - 600.000 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 603.766 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   601.071    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   597.630 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   601.218    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.342 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.062    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.158 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   603.766    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   604.222 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   605.051    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   605.175 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   605.175    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   605.576 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   605.576    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   605.690 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   605.690    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   606.024 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   606.609    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215   610.824 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002   610.826    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   601.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   598.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   599.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   600.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   601.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   604.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   604.346    
                         clock uncertainty           -0.323   604.023    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   602.623    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        602.623    
                         arrival time                        -610.826    
  -------------------------------------------------------------------
                         slack                                 -8.203    

Slack (VIOLATED) :        -8.203ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 604.268 - 600.000 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 603.766 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   601.071    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   597.630 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   601.218    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.342 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.062    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.158 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   603.766    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   604.222 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   605.051    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   605.175 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   605.175    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   605.576 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   605.576    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   605.690 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   605.690    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   606.024 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   606.609    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215   610.824 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002   610.826    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   601.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   598.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   599.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   600.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   601.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   604.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   604.346    
                         clock uncertainty           -0.323   604.023    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   602.623    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        602.623    
                         arrival time                        -610.826    
  -------------------------------------------------------------------
                         slack                                 -8.203    

Slack (VIOLATED) :        -8.203ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 604.268 - 600.000 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 603.766 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   601.071    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   597.630 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   601.218    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.342 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.062    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.158 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   603.766    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   604.222 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   605.051    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   605.175 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   605.175    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   605.576 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   605.576    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   605.690 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   605.690    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   606.024 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   606.609    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215   610.824 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002   610.826    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   601.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   598.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   599.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   600.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   601.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   604.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   604.346    
                         clock uncertainty           -0.323   604.023    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   602.623    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        602.623    
                         arrival time                        -610.826    
  -------------------------------------------------------------------
                         slack                                 -8.203    

Slack (VIOLATED) :        -8.203ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 604.268 - 600.000 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 603.766 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   601.071    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   597.630 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   601.218    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.342 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.062    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.158 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   603.766    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   604.222 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   605.051    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   605.175 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   605.175    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   605.576 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   605.576    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   605.690 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   605.690    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   606.024 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   606.609    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215   610.824 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002   610.826    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   601.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   598.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   599.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   600.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   601.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   604.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   604.346    
                         clock uncertainty           -0.323   604.023    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   602.623    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        602.623    
                         arrival time                        -610.826    
  -------------------------------------------------------------------
                         slack                                 -8.203    

Slack (VIOLATED) :        -8.203ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 604.268 - 600.000 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 603.766 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   601.071    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   597.630 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   601.218    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.342 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.062    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.158 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   603.766    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   604.222 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   605.051    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   605.175 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   605.175    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   605.576 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   605.576    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   605.690 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   605.690    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   606.024 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   606.609    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215   610.824 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002   610.826    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   601.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   598.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   599.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   600.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   601.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   604.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   604.346    
                         clock uncertainty           -0.323   604.023    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   602.623    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        602.623    
                         arrival time                        -610.826    
  -------------------------------------------------------------------
                         slack                                 -8.203    

Slack (VIOLATED) :        -8.203ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 604.268 - 600.000 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 603.766 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   601.071    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   597.630 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   601.218    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.342 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.062    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.158 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   603.766    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   604.222 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   605.051    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   605.175 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   605.175    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   605.576 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   605.576    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   605.690 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   605.690    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   606.024 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   606.609    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215   610.824 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002   610.826    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   601.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   598.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   599.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   600.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   601.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   604.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   604.346    
                         clock uncertainty           -0.323   604.023    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   602.623    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        602.623    
                         arrival time                        -610.826    
  -------------------------------------------------------------------
                         slack                                 -8.203    

Slack (VIOLATED) :        -8.203ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 604.268 - 600.000 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 603.766 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   601.071    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   597.630 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   601.218    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.342 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.062    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.158 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   603.766    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   604.222 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   605.051    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   605.175 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   605.175    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   605.576 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   605.576    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   605.690 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   605.690    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   606.024 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   606.609    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215   610.824 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002   610.826    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   601.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   598.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   599.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   600.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   601.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   604.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   604.346    
                         clock uncertainty           -0.323   604.023    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   602.623    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        602.623    
                         arrival time                        -610.826    
  -------------------------------------------------------------------
                         slack                                 -8.203    

Slack (VIOLATED) :        -8.203ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 604.268 - 600.000 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 603.766 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   601.071    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   597.630 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   601.218    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.342 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.062    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.158 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   603.766    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   604.222 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   605.051    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   605.175 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   605.175    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   605.576 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   605.576    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   605.690 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   605.690    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   606.024 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   606.609    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215   610.824 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002   610.826    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   601.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   598.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   599.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   600.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   601.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   604.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   604.346    
                         clock uncertainty           -0.323   604.023    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   602.623    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        602.623    
                         arrival time                        -610.826    
  -------------------------------------------------------------------
                         slack                                 -8.203    

Slack (VIOLATED) :        -8.203ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 604.268 - 600.000 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 603.766 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   601.071    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   597.630 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   601.218    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.342 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.062    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.158 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   603.766    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   604.222 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   605.051    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   605.175 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   605.175    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   605.576 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   605.576    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   605.690 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   605.690    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   606.024 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   606.609    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215   610.824 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002   610.826    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   601.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   598.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   599.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   600.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   601.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   604.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   604.346    
                         clock uncertainty           -0.323   604.023    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   602.623    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        602.623    
                         arrival time                        -610.826    
  -------------------------------------------------------------------
                         slack                                 -8.203    

Slack (VIOLATED) :        -8.203ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@600.000ns - clk_45m_clk_VGA_2 rise@599.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 604.268 - 600.000 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 603.766 - 599.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    599.437   599.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   599.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   601.071    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   597.630 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   599.341    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   599.437 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   601.218    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   601.342 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   602.062    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   602.158 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   603.766    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   604.222 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   605.051    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   605.175 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   605.175    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   605.576 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   605.576    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   605.690 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   605.690    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   606.024 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   606.609    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215   610.824 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002   610.826    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    600.000   600.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   600.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   601.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   598.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   599.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   600.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   601.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   601.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   602.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   602.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   604.267    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   604.346    
                         clock uncertainty           -0.323   604.023    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   602.623    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        602.623    
                         arrival time                        -610.826    
  -------------------------------------------------------------------
                         slack                                 -8.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.179ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.323     2.382    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.290    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.323     2.382    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.290    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.323     2.382    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.290    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.323     2.382    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.290    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.323     2.382    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.290    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.323     2.382    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.290    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.323     2.382    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.290    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.323     2.382    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.290    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.323     2.382    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.290    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.179ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.323     2.382    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.290    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.179    





---------------------------------------------------------------------------------------------------
From Clock:  clk_85m_clk_VGA_3
  To Clock:  clk_25m_clk_VGA

Setup :          851  Failing Endpoints,  Worst Slack       -8.496ns,  Total Violation    -4714.916ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.071ns,  Total Violation       -3.402ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@440.000ns - clk_85m_clk_VGA_3 rise@439.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 444.268 - 440.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 444.070 - 439.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    439.437   439.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   439.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   441.244    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   437.322 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   439.341    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   439.437 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   441.522    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   441.646 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   442.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   442.462 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   444.070    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   444.526 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   445.354    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   445.478 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   445.478    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   445.879 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   445.879    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.993 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   445.993    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   446.327 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   446.912    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215   451.127 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002   451.129    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    440.000   440.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   440.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   441.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   438.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   439.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   440.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   441.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   441.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   442.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   442.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   444.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   444.346    
                         clock uncertainty           -0.313   444.033    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   442.633    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        442.633    
                         arrival time                        -451.129    
  -------------------------------------------------------------------
                         slack                                 -8.496    

Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@440.000ns - clk_85m_clk_VGA_3 rise@439.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 444.268 - 440.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 444.070 - 439.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    439.437   439.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   439.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   441.244    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   437.322 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   439.341    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   439.437 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   441.522    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   441.646 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   442.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   442.462 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   444.070    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   444.526 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   445.354    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   445.478 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   445.478    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   445.879 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   445.879    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.993 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   445.993    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   446.327 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   446.912    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215   451.127 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002   451.129    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    440.000   440.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   440.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   441.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   438.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   439.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   440.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   441.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   441.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   442.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   442.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   444.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   444.346    
                         clock uncertainty           -0.313   444.033    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   442.633    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        442.633    
                         arrival time                        -451.129    
  -------------------------------------------------------------------
                         slack                                 -8.496    

Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@440.000ns - clk_85m_clk_VGA_3 rise@439.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 444.268 - 440.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 444.070 - 439.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    439.437   439.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   439.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   441.244    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   437.322 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   439.341    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   439.437 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   441.522    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   441.646 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   442.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   442.462 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   444.070    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   444.526 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   445.354    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   445.478 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   445.478    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   445.879 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   445.879    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.993 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   445.993    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   446.327 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   446.912    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215   451.127 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002   451.129    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    440.000   440.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   440.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   441.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   438.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   439.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   440.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   441.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   441.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   442.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   442.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   444.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   444.346    
                         clock uncertainty           -0.313   444.033    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   442.633    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        442.633    
                         arrival time                        -451.129    
  -------------------------------------------------------------------
                         slack                                 -8.496    

Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@440.000ns - clk_85m_clk_VGA_3 rise@439.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 444.268 - 440.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 444.070 - 439.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    439.437   439.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   439.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   441.244    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   437.322 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   439.341    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   439.437 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   441.522    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   441.646 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   442.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   442.462 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   444.070    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   444.526 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   445.354    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   445.478 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   445.478    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   445.879 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   445.879    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.993 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   445.993    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   446.327 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   446.912    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215   451.127 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002   451.129    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    440.000   440.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   440.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   441.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   438.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   439.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   440.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   441.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   441.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   442.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   442.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   444.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   444.346    
                         clock uncertainty           -0.313   444.033    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   442.633    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        442.633    
                         arrival time                        -451.129    
  -------------------------------------------------------------------
                         slack                                 -8.496    

Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@440.000ns - clk_85m_clk_VGA_3 rise@439.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 444.268 - 440.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 444.070 - 439.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    439.437   439.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   439.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   441.244    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   437.322 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   439.341    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   439.437 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   441.522    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   441.646 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   442.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   442.462 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   444.070    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   444.526 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   445.354    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   445.478 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   445.478    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   445.879 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   445.879    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.993 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   445.993    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   446.327 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   446.912    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215   451.127 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002   451.129    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    440.000   440.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   440.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   441.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   438.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   439.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   440.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   441.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   441.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   442.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   442.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   444.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   444.346    
                         clock uncertainty           -0.313   444.033    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   442.633    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        442.633    
                         arrival time                        -451.129    
  -------------------------------------------------------------------
                         slack                                 -8.496    

Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@440.000ns - clk_85m_clk_VGA_3 rise@439.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 444.268 - 440.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 444.070 - 439.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    439.437   439.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   439.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   441.244    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   437.322 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   439.341    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   439.437 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   441.522    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   441.646 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   442.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   442.462 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   444.070    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   444.526 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   445.354    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   445.478 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   445.478    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   445.879 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   445.879    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.993 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   445.993    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   446.327 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   446.912    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215   451.127 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002   451.129    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    440.000   440.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   440.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   441.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   438.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   439.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   440.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   441.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   441.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   442.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   442.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   444.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   444.346    
                         clock uncertainty           -0.313   444.033    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   442.633    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        442.633    
                         arrival time                        -451.129    
  -------------------------------------------------------------------
                         slack                                 -8.496    

Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@440.000ns - clk_85m_clk_VGA_3 rise@439.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 444.268 - 440.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 444.070 - 439.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    439.437   439.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   439.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   441.244    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   437.322 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   439.341    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   439.437 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   441.522    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   441.646 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   442.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   442.462 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   444.070    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   444.526 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   445.354    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   445.478 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   445.478    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   445.879 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   445.879    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.993 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   445.993    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   446.327 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   446.912    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215   451.127 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002   451.129    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    440.000   440.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   440.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   441.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   438.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   439.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   440.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   441.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   441.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   442.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   442.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   444.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   444.346    
                         clock uncertainty           -0.313   444.033    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   442.633    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        442.633    
                         arrival time                        -451.129    
  -------------------------------------------------------------------
                         slack                                 -8.496    

Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@440.000ns - clk_85m_clk_VGA_3 rise@439.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 444.268 - 440.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 444.070 - 439.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    439.437   439.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   439.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   441.244    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   437.322 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   439.341    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   439.437 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   441.522    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   441.646 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   442.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   442.462 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   444.070    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   444.526 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   445.354    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   445.478 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   445.478    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   445.879 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   445.879    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.993 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   445.993    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   446.327 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   446.912    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215   451.127 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002   451.129    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    440.000   440.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   440.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   441.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   438.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   439.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   440.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   441.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   441.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   442.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   442.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   444.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   444.346    
                         clock uncertainty           -0.313   444.033    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   442.633    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        442.633    
                         arrival time                        -451.129    
  -------------------------------------------------------------------
                         slack                                 -8.496    

Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@440.000ns - clk_85m_clk_VGA_3 rise@439.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 444.268 - 440.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 444.070 - 439.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    439.437   439.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   439.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   441.244    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   437.322 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   439.341    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   439.437 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   441.522    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   441.646 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   442.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   442.462 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   444.070    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   444.526 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   445.354    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   445.478 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   445.478    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   445.879 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   445.879    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.993 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   445.993    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   446.327 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   446.912    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215   451.127 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002   451.129    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    440.000   440.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   440.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   441.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   438.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   439.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   440.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   441.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   441.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   442.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   442.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   444.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   444.346    
                         clock uncertainty           -0.313   444.033    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   442.633    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        442.633    
                         arrival time                        -451.129    
  -------------------------------------------------------------------
                         slack                                 -8.496    

Slack (VIOLATED) :        -8.496ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_25m_clk_VGA rise@440.000ns - clk_85m_clk_VGA_3 rise@439.437ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 444.268 - 440.000 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 444.070 - 439.437 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    439.437   439.437 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   439.437 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   441.244    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   437.322 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   439.341    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   439.437 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   441.522    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   441.646 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   442.366    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   442.462 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   444.070    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   444.526 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   445.354    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   445.478 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   445.478    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   445.879 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   445.879    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   445.993 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   445.993    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   446.327 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   446.912    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215   451.127 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002   451.129    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                    440.000   440.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   440.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.503   441.503    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.221   438.282 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630   439.912    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   440.003 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.859   441.862    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.100   441.962 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   442.600    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   442.691 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   444.268    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   444.346    
                         clock uncertainty           -0.313   444.033    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   442.633    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        442.633    
                         arrival time                        -451.129    
  -------------------------------------------------------------------
                         slack                                 -8.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.313     2.373    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.281    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.313     2.373    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.281    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.313     2.373    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.281    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.313     2.373    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.281    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.313     2.373    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.281    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.313     2.373    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.281    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.313     2.373    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.281    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.313     2.373    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.281    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.313     2.373    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.281    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m_clk_VGA
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m_clk_VGA rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.823     0.823    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.390    -0.567 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           1.012     1.014    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.056     1.070 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.370    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.399 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.314    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.060    
                         clock uncertainty            0.313     2.373    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.281    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_36m_clk_VGA_1

Setup :          851  Failing Endpoints,  Worst Slack       -8.155ns,  Total Violation    -4424.100ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.264ns,  Total Violation      -12.664ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 1005.169 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 1004.616 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622  1001.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   998.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   999.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1000.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066  1002.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608  1004.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456  1005.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829  1005.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124  1006.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000  1006.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1006.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000  1006.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1006.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1006.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1006.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585  1007.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215  1011.674 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002  1011.676    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519  1002.083    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   998.833 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201  1002.764    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.593 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576  1005.169    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1005.248    
                         clock uncertainty           -0.326  1004.921    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400  1003.521    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1003.521    
                         arrival time                       -1011.676    
  -------------------------------------------------------------------
                         slack                                 -8.155    

Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 1005.169 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 1004.616 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622  1001.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   998.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   999.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1000.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066  1002.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608  1004.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456  1005.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829  1005.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124  1006.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000  1006.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1006.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000  1006.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1006.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1006.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1006.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585  1007.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215  1011.674 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002  1011.676    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519  1002.083    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   998.833 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201  1002.764    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.593 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576  1005.169    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1005.248    
                         clock uncertainty           -0.326  1004.921    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400  1003.521    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1003.521    
                         arrival time                       -1011.676    
  -------------------------------------------------------------------
                         slack                                 -8.155    

Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 1005.169 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 1004.616 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622  1001.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   998.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   999.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1000.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066  1002.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608  1004.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456  1005.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829  1005.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124  1006.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000  1006.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1006.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000  1006.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1006.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1006.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1006.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585  1007.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215  1011.674 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002  1011.676    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519  1002.083    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   998.833 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201  1002.764    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.593 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576  1005.169    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1005.248    
                         clock uncertainty           -0.326  1004.921    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400  1003.521    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1003.521    
                         arrival time                       -1011.676    
  -------------------------------------------------------------------
                         slack                                 -8.155    

Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 1005.169 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 1004.616 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622  1001.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   998.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   999.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1000.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066  1002.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608  1004.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456  1005.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829  1005.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124  1006.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000  1006.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1006.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000  1006.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1006.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1006.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1006.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585  1007.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215  1011.674 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002  1011.676    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519  1002.083    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   998.833 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201  1002.764    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.593 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576  1005.169    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1005.248    
                         clock uncertainty           -0.326  1004.921    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400  1003.521    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1003.521    
                         arrival time                       -1011.676    
  -------------------------------------------------------------------
                         slack                                 -8.155    

Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 1005.169 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 1004.616 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622  1001.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   998.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   999.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1000.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066  1002.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608  1004.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456  1005.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829  1005.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124  1006.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000  1006.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1006.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000  1006.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1006.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1006.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1006.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585  1007.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215  1011.674 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002  1011.676    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519  1002.083    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   998.833 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201  1002.764    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.593 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576  1005.169    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1005.248    
                         clock uncertainty           -0.326  1004.921    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400  1003.521    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1003.521    
                         arrival time                       -1011.676    
  -------------------------------------------------------------------
                         slack                                 -8.155    

Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 1005.169 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 1004.616 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622  1001.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   998.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   999.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1000.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066  1002.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608  1004.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456  1005.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829  1005.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124  1006.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000  1006.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1006.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000  1006.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1006.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1006.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1006.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585  1007.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215  1011.674 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002  1011.676    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519  1002.083    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   998.833 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201  1002.764    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.593 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576  1005.169    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1005.248    
                         clock uncertainty           -0.326  1004.921    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400  1003.521    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1003.521    
                         arrival time                       -1011.676    
  -------------------------------------------------------------------
                         slack                                 -8.155    

Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 1005.169 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 1004.616 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622  1001.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   998.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   999.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1000.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066  1002.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608  1004.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456  1005.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829  1005.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124  1006.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000  1006.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1006.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000  1006.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1006.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1006.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1006.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585  1007.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215  1011.674 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002  1011.676    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519  1002.083    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   998.833 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201  1002.764    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.593 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576  1005.169    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1005.248    
                         clock uncertainty           -0.326  1004.921    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400  1003.521    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1003.521    
                         arrival time                       -1011.676    
  -------------------------------------------------------------------
                         slack                                 -8.155    

Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 1005.169 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 1004.616 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622  1001.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   998.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   999.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1000.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066  1002.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608  1004.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456  1005.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829  1005.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124  1006.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000  1006.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1006.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000  1006.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1006.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1006.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1006.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585  1007.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215  1011.674 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002  1011.676    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519  1002.083    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   998.833 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201  1002.764    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.593 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576  1005.169    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1005.248    
                         clock uncertainty           -0.326  1004.921    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400  1003.521    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1003.521    
                         arrival time                       -1011.676    
  -------------------------------------------------------------------
                         slack                                 -8.155    

Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 1005.169 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 1004.616 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622  1001.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   998.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   999.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1000.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066  1002.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608  1004.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456  1005.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829  1005.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124  1006.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000  1006.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1006.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000  1006.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1006.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1006.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1006.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585  1007.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215  1011.674 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002  1011.676    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519  1002.083    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   998.833 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201  1002.764    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.593 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576  1005.169    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1005.248    
                         clock uncertainty           -0.326  1004.921    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400  1003.521    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1003.521    
                         arrival time                       -1011.676    
  -------------------------------------------------------------------
                         slack                                 -8.155    

Slack (VIOLATED) :        -8.155ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_36m_clk_VGA_1 rise@1000.563ns - clk_25m_clk_VGA rise@1000.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 1005.169 - 1000.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 1004.616 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                   1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622  1001.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   998.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   999.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096  1000.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066  1002.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124  1002.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720  1002.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  1003.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608  1004.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456  1005.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829  1005.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124  1006.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000  1006.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  1006.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000  1006.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  1006.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000  1006.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  1006.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585  1007.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215  1011.674 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002  1011.676    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                   1000.563  1000.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519  1002.083    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   998.833 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639  1000.472    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1000.563 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201  1002.764    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100  1002.864 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638  1003.502    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1003.593 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576  1005.169    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078  1005.248    
                         clock uncertainty           -0.326  1004.921    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400  1003.521    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                       1003.521    
                         arrival time                       -1011.676    
  -------------------------------------------------------------------
                         slack                                 -8.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.326     2.559    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.467    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.326     2.559    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.467    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.326     2.559    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.467    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.326     2.559    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.467    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.326     2.559    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.467    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.326     2.559    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.467    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.326     2.559    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.467    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.326     2.559    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.467    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.326     2.559    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.467    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.264    

Slack (VIOLATED) :        -0.264ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.347ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.326     2.559    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.467    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_45m_clk_VGA_2
  To Clock:  clk_36m_clk_VGA_1

Setup :          851  Failing Endpoints,  Worst Slack       -7.294ns,  Total Violation    -3691.955ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.345ns,  Total Violation      -16.570ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 112.775 - 108.169 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 111.372 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   108.677    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   105.236 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   108.824    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   108.948 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   109.668    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   109.764 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   111.372    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   111.828 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   112.656    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   112.780 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   112.780    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.181 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   113.181    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.295 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.295    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.629 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   114.214    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215   118.429 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002   118.431    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   109.688    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   106.439 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201   110.370    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.470 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.108    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.199 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   112.775    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   112.853    
                         clock uncertainty           -0.316   112.537    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   111.137    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        111.137    
                         arrival time                        -118.431    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 112.775 - 108.169 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 111.372 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   108.677    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   105.236 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   108.824    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   108.948 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   109.668    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   109.764 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   111.372    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   111.828 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   112.656    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   112.780 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   112.780    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.181 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   113.181    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.295 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.295    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.629 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   114.214    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215   118.429 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002   118.431    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   109.688    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   106.439 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201   110.370    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.470 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.108    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.199 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   112.775    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   112.853    
                         clock uncertainty           -0.316   112.537    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   111.137    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        111.137    
                         arrival time                        -118.431    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 112.775 - 108.169 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 111.372 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   108.677    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   105.236 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   108.824    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   108.948 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   109.668    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   109.764 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   111.372    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   111.828 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   112.656    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   112.780 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   112.780    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.181 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   113.181    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.295 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.295    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.629 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   114.214    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215   118.429 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002   118.431    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   109.688    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   106.439 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201   110.370    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.470 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.108    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.199 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   112.775    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   112.853    
                         clock uncertainty           -0.316   112.537    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   111.137    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        111.137    
                         arrival time                        -118.431    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 112.775 - 108.169 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 111.372 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   108.677    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   105.236 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   108.824    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   108.948 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   109.668    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   109.764 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   111.372    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   111.828 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   112.656    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   112.780 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   112.780    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.181 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   113.181    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.295 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.295    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.629 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   114.214    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215   118.429 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002   118.431    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   109.688    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   106.439 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201   110.370    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.470 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.108    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.199 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   112.775    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   112.853    
                         clock uncertainty           -0.316   112.537    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   111.137    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        111.137    
                         arrival time                        -118.431    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 112.775 - 108.169 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 111.372 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   108.677    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   105.236 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   108.824    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   108.948 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   109.668    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   109.764 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   111.372    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   111.828 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   112.656    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   112.780 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   112.780    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.181 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   113.181    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.295 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.295    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.629 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   114.214    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215   118.429 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002   118.431    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   109.688    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   106.439 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201   110.370    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.470 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.108    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.199 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   112.775    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   112.853    
                         clock uncertainty           -0.316   112.537    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   111.137    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        111.137    
                         arrival time                        -118.431    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 112.775 - 108.169 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 111.372 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   108.677    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   105.236 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   108.824    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   108.948 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   109.668    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   109.764 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   111.372    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   111.828 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   112.656    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   112.780 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   112.780    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.181 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   113.181    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.295 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.295    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.629 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   114.214    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215   118.429 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002   118.431    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   109.688    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   106.439 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201   110.370    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.470 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.108    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.199 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   112.775    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   112.853    
                         clock uncertainty           -0.316   112.537    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   111.137    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        111.137    
                         arrival time                        -118.431    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 112.775 - 108.169 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 111.372 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   108.677    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   105.236 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   108.824    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   108.948 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   109.668    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   109.764 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   111.372    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   111.828 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   112.656    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   112.780 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   112.780    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.181 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   113.181    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.295 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.295    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.629 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   114.214    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215   118.429 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002   118.431    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   109.688    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   106.439 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201   110.370    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.470 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.108    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.199 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   112.775    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   112.853    
                         clock uncertainty           -0.316   112.537    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   111.137    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        111.137    
                         arrival time                        -118.431    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 112.775 - 108.169 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 111.372 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   108.677    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   105.236 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   108.824    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   108.948 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   109.668    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   109.764 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   111.372    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   111.828 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   112.656    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   112.780 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   112.780    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.181 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   113.181    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.295 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.295    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.629 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   114.214    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215   118.429 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002   118.431    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   109.688    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   106.439 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201   110.370    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.470 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.108    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.199 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   112.775    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   112.853    
                         clock uncertainty           -0.316   112.537    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   111.137    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        111.137    
                         arrival time                        -118.431    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 112.775 - 108.169 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 111.372 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   108.677    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   105.236 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   108.824    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   108.948 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   109.668    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   109.764 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   111.372    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   111.828 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   112.656    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   112.780 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   112.780    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.181 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   113.181    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.295 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.295    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.629 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   114.214    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215   118.429 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002   118.431    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   109.688    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   106.439 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201   110.370    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.470 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.108    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.199 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   112.775    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   112.853    
                         clock uncertainty           -0.316   112.537    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   111.137    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        111.137    
                         arrival time                        -118.431    
  -------------------------------------------------------------------
                         slack                                 -7.294    

Slack (VIOLATED) :        -7.294ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_36m_clk_VGA_1 rise@108.169ns - clk_45m_clk_VGA_2 rise@107.042ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 112.775 - 108.169 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 111.372 - 107.042 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    107.042   107.042 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   107.042 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634   108.677    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441   105.236 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710   106.946    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   107.042 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782   108.824    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124   108.948 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   109.668    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   109.764 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   111.372    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   111.828 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   112.656    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   112.780 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   112.780    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   113.181 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   113.181    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.295 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   113.295    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   113.629 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   114.214    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215   118.429 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002   118.431    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    108.169   108.169 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   108.169 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519   109.688    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249   106.439 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   108.078    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   108.169 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201   110.370    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100   110.470 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   111.108    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   111.199 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   112.775    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   112.853    
                         clock uncertainty           -0.316   112.537    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   111.137    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        111.137    
                         arrival time                        -118.431    
  -------------------------------------------------------------------
                         slack                                 -7.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.316     2.548    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.456    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.316     2.548    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.456    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.316     2.548    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.456    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.316     2.548    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.456    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.316     2.548    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.456    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.316     2.548    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.456    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.316     2.548    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.456    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.316     2.548    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.456    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.316     2.548    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.456    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.345    

Slack (VIOLATED) :        -0.345ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.316     2.548    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.456    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.345    





---------------------------------------------------------------------------------------------------
From Clock:  clk_85m_clk_VGA_3
  To Clock:  clk_36m_clk_VGA_1

Setup :          851  Failing Endpoints,  Worst Slack       -6.461ns,  Total Violation    -2983.057ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.237ns,  Total Violation      -11.361ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_36m_clk_VGA_1 rise@81.127ns - clk_85m_clk_VGA_3 rise@78.873ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 85.733 - 81.127 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 83.506 - 78.873 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     78.873    78.873 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    78.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807    80.681    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    76.759 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    78.777    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.873 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085    80.958    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    81.082 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    81.803    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.899 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    83.507    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    83.963 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    84.791    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    84.915 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    84.915    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.316 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.316    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.430    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    85.764 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    86.349    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215    90.564 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002    90.566    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     81.127    81.127 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    81.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    82.646    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    79.397 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    81.036    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.127 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    83.327    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    83.427 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    84.065    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.156 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    85.733    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    85.811    
                         clock uncertainty           -0.306    85.505    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    84.105    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         84.105    
                         arrival time                         -90.566    
  -------------------------------------------------------------------
                         slack                                 -6.461    

Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_36m_clk_VGA_1 rise@81.127ns - clk_85m_clk_VGA_3 rise@78.873ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 85.733 - 81.127 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 83.506 - 78.873 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     78.873    78.873 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    78.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807    80.681    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    76.759 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    78.777    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.873 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085    80.958    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    81.082 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    81.803    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.899 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    83.507    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    83.963 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    84.791    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    84.915 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    84.915    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.316 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.316    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.430    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    85.764 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    86.349    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215    90.564 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002    90.566    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     81.127    81.127 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    81.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    82.646    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    79.397 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    81.036    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.127 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    83.327    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    83.427 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    84.065    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.156 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    85.733    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    85.811    
                         clock uncertainty           -0.306    85.505    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    84.105    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         84.105    
                         arrival time                         -90.566    
  -------------------------------------------------------------------
                         slack                                 -6.461    

Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_36m_clk_VGA_1 rise@81.127ns - clk_85m_clk_VGA_3 rise@78.873ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 85.733 - 81.127 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 83.506 - 78.873 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     78.873    78.873 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    78.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807    80.681    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    76.759 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    78.777    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.873 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085    80.958    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    81.082 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    81.803    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.899 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    83.507    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    83.963 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    84.791    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    84.915 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    84.915    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.316 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.316    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.430    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    85.764 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    86.349    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215    90.564 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002    90.566    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     81.127    81.127 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    81.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    82.646    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    79.397 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    81.036    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.127 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    83.327    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    83.427 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    84.065    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.156 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    85.733    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    85.811    
                         clock uncertainty           -0.306    85.505    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    84.105    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         84.105    
                         arrival time                         -90.566    
  -------------------------------------------------------------------
                         slack                                 -6.461    

Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_36m_clk_VGA_1 rise@81.127ns - clk_85m_clk_VGA_3 rise@78.873ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 85.733 - 81.127 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 83.506 - 78.873 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     78.873    78.873 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    78.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807    80.681    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    76.759 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    78.777    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.873 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085    80.958    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    81.082 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    81.803    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.899 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    83.507    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    83.963 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    84.791    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    84.915 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    84.915    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.316 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.316    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.430    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    85.764 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    86.349    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215    90.564 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002    90.566    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     81.127    81.127 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    81.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    82.646    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    79.397 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    81.036    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.127 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    83.327    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    83.427 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    84.065    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.156 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    85.733    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    85.811    
                         clock uncertainty           -0.306    85.505    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    84.105    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         84.105    
                         arrival time                         -90.566    
  -------------------------------------------------------------------
                         slack                                 -6.461    

Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_36m_clk_VGA_1 rise@81.127ns - clk_85m_clk_VGA_3 rise@78.873ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 85.733 - 81.127 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 83.506 - 78.873 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     78.873    78.873 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    78.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807    80.681    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    76.759 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    78.777    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.873 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085    80.958    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    81.082 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    81.803    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.899 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    83.507    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    83.963 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    84.791    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    84.915 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    84.915    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.316 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.316    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.430    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    85.764 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    86.349    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215    90.564 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002    90.566    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     81.127    81.127 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    81.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    82.646    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    79.397 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    81.036    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.127 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    83.327    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    83.427 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    84.065    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.156 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    85.733    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    85.811    
                         clock uncertainty           -0.306    85.505    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    84.105    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         84.105    
                         arrival time                         -90.566    
  -------------------------------------------------------------------
                         slack                                 -6.461    

Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_36m_clk_VGA_1 rise@81.127ns - clk_85m_clk_VGA_3 rise@78.873ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 85.733 - 81.127 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 83.506 - 78.873 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     78.873    78.873 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    78.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807    80.681    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    76.759 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    78.777    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.873 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085    80.958    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    81.082 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    81.803    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.899 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    83.507    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    83.963 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    84.791    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    84.915 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    84.915    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.316 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.316    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.430    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    85.764 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    86.349    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215    90.564 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002    90.566    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     81.127    81.127 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    81.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    82.646    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    79.397 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    81.036    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.127 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    83.327    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    83.427 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    84.065    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.156 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    85.733    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    85.811    
                         clock uncertainty           -0.306    85.505    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    84.105    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         84.105    
                         arrival time                         -90.566    
  -------------------------------------------------------------------
                         slack                                 -6.461    

Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_36m_clk_VGA_1 rise@81.127ns - clk_85m_clk_VGA_3 rise@78.873ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 85.733 - 81.127 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 83.506 - 78.873 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     78.873    78.873 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    78.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807    80.681    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    76.759 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    78.777    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.873 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085    80.958    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    81.082 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    81.803    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.899 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    83.507    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    83.963 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    84.791    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    84.915 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    84.915    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.316 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.316    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.430    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    85.764 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    86.349    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215    90.564 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002    90.566    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     81.127    81.127 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    81.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    82.646    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    79.397 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    81.036    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.127 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    83.327    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    83.427 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    84.065    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.156 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    85.733    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    85.811    
                         clock uncertainty           -0.306    85.505    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    84.105    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         84.105    
                         arrival time                         -90.566    
  -------------------------------------------------------------------
                         slack                                 -6.461    

Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_36m_clk_VGA_1 rise@81.127ns - clk_85m_clk_VGA_3 rise@78.873ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 85.733 - 81.127 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 83.506 - 78.873 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     78.873    78.873 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    78.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807    80.681    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    76.759 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    78.777    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.873 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085    80.958    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    81.082 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    81.803    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.899 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    83.507    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    83.963 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    84.791    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    84.915 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    84.915    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.316 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.316    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.430    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    85.764 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    86.349    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215    90.564 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002    90.566    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     81.127    81.127 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    81.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    82.646    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    79.397 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    81.036    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.127 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    83.327    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    83.427 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    84.065    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.156 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    85.733    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    85.811    
                         clock uncertainty           -0.306    85.505    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    84.105    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         84.105    
                         arrival time                         -90.566    
  -------------------------------------------------------------------
                         slack                                 -6.461    

Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_36m_clk_VGA_1 rise@81.127ns - clk_85m_clk_VGA_3 rise@78.873ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 85.733 - 81.127 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 83.506 - 78.873 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     78.873    78.873 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    78.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807    80.681    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    76.759 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    78.777    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.873 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085    80.958    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    81.082 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    81.803    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.899 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    83.507    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    83.963 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    84.791    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    84.915 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    84.915    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.316 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.316    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.430    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    85.764 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    86.349    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215    90.564 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002    90.566    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     81.127    81.127 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    81.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    82.646    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    79.397 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    81.036    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.127 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    83.327    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    83.427 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    84.065    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.156 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    85.733    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    85.811    
                         clock uncertainty           -0.306    85.505    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    84.105    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         84.105    
                         arrival time                         -90.566    
  -------------------------------------------------------------------
                         slack                                 -6.461    

Slack (VIOLATED) :        -6.461ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_36m_clk_VGA_1 rise@81.127ns - clk_85m_clk_VGA_3 rise@78.873ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.606ns = ( 85.733 - 81.127 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 83.506 - 78.873 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     78.873    78.873 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    78.873 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807    80.681    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922    76.759 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018    78.777    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    78.873 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085    80.958    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124    81.082 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    81.803    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    81.899 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    83.507    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    83.963 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    84.791    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    84.915 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    84.915    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.316 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    85.316    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.430 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    85.430    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    85.764 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    86.349    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215    90.564 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002    90.566    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     81.127    81.127 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    81.127 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.519    82.646    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.249    79.397 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    81.036    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    81.127 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.201    83.327    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.100    83.427 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    84.065    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    84.156 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    85.733    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    85.811    
                         clock uncertainty           -0.306    85.505    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    84.105    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         84.105    
                         arrival time                         -90.566    
  -------------------------------------------------------------------
                         slack                                 -6.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.306     2.538    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.446    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.306     2.538    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.446    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.306     2.538    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.446    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.306     2.538    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.446    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.306     2.538    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.446    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.306     2.538    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.446    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.306     2.538    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.446    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.306     2.538    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.446    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.306     2.538    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.446    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.237ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Path Group:             clk_36m_clk_VGA_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36m_clk_VGA_1 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.828     0.828    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.400    -0.573 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -0.029    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           1.187     1.187    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.056     1.243 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.542    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.571 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.486    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.232    
                         clock uncertainty            0.306     2.538    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.446    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                 -0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_45m_clk_VGA_2

Setup :          851  Failing Endpoints,  Worst Slack       -8.724ns,  Total Violation    -4908.680ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 924.596 - 920.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 924.616 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   921.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   918.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   919.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   920.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   922.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   925.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   926.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   926.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215   931.674 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002   931.676    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   922.077    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   918.842 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   922.191    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.291 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.020 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.596    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.674    
                         clock uncertainty           -0.323   924.352    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   922.952    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.952    
                         arrival time                        -931.676    
  -------------------------------------------------------------------
                         slack                                 -8.724    

Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 924.596 - 920.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 924.616 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   921.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   918.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   919.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   920.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   922.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   925.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   926.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   926.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215   931.674 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002   931.676    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   922.077    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   918.842 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   922.191    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.291 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.020 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.596    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.674    
                         clock uncertainty           -0.323   924.352    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   922.952    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.952    
                         arrival time                        -931.676    
  -------------------------------------------------------------------
                         slack                                 -8.724    

Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 924.596 - 920.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 924.616 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   921.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   918.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   919.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   920.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   922.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   925.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   926.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   926.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215   931.674 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002   931.676    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   922.077    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   918.842 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   922.191    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.291 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.020 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.596    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.674    
                         clock uncertainty           -0.323   924.352    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   922.952    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.952    
                         arrival time                        -931.676    
  -------------------------------------------------------------------
                         slack                                 -8.724    

Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 924.596 - 920.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 924.616 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   921.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   918.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   919.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   920.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   922.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   925.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   926.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   926.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215   931.674 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002   931.676    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   922.077    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   918.842 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   922.191    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.291 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.020 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.596    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.674    
                         clock uncertainty           -0.323   924.352    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   922.952    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.952    
                         arrival time                        -931.676    
  -------------------------------------------------------------------
                         slack                                 -8.724    

Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 924.596 - 920.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 924.616 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   921.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   918.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   919.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   920.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   922.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   925.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   926.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   926.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215   931.674 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002   931.676    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   922.077    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   918.842 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   922.191    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.291 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.020 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.596    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.674    
                         clock uncertainty           -0.323   924.352    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   922.952    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.952    
                         arrival time                        -931.676    
  -------------------------------------------------------------------
                         slack                                 -8.724    

Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 924.596 - 920.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 924.616 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   921.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   918.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   919.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   920.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   922.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   925.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   926.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   926.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215   931.674 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002   931.676    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   922.077    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   918.842 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   922.191    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.291 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.020 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.596    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.674    
                         clock uncertainty           -0.323   924.352    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   922.952    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.952    
                         arrival time                        -931.676    
  -------------------------------------------------------------------
                         slack                                 -8.724    

Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 924.596 - 920.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 924.616 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   921.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   918.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   919.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   920.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   922.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   925.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   926.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   926.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215   931.674 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002   931.676    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   922.077    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   918.842 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   922.191    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.291 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.020 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.596    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.674    
                         clock uncertainty           -0.323   924.352    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   922.952    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.952    
                         arrival time                        -931.676    
  -------------------------------------------------------------------
                         slack                                 -8.724    

Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 924.596 - 920.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 924.616 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   921.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   918.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   919.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   920.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   922.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   925.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   926.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   926.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215   931.674 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002   931.676    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   922.077    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   918.842 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   922.191    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.291 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.020 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.596    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.674    
                         clock uncertainty           -0.323   924.352    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   922.952    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.952    
                         arrival time                        -931.676    
  -------------------------------------------------------------------
                         slack                                 -8.724    

Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 924.596 - 920.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 924.616 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   921.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   918.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   919.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   920.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   922.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   925.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   926.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   926.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215   931.674 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002   931.676    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   922.077    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   918.842 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   922.191    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.291 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.020 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.596    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.674    
                         clock uncertainty           -0.323   924.352    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   922.952    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.952    
                         arrival time                        -931.676    
  -------------------------------------------------------------------
                         slack                                 -8.724    

Slack (VIOLATED) :        -8.724ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_45m_clk_VGA_2 rise@920.563ns - clk_25m_clk_VGA rise@920.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 924.596 - 920.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 924.616 - 920.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    920.000   920.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   921.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   918.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   919.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   920.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   922.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   922.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   922.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   923.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   924.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   925.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   925.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   926.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   926.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   926.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   926.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   926.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   926.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   926.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   927.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215   931.674 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002   931.676    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    920.563   920.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   920.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   922.077    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   918.842 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   920.472    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   920.563 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   922.191    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   922.291 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   922.929    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   923.020 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   924.596    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   924.674    
                         clock uncertainty           -0.323   924.352    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   922.952    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        922.952    
                         arrival time                        -931.676    
  -------------------------------------------------------------------
                         slack                                 -8.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.323     2.270    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.178    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.323     2.270    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.178    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.323     2.270    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.178    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.323     2.270    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.178    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.323     2.270    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.178    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.323     2.270    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.178    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.323     2.270    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.178    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.323     2.270    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.178    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.323     2.270    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.178    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.339ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.323     2.270    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.178    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.025    





---------------------------------------------------------------------------------------------------
From Clock:  clk_36m_clk_VGA_1
  To Clock:  clk_45m_clk_VGA_2

Setup :          851  Failing Endpoints,  Worst Slack       -8.571ns,  Total Violation    -4777.998ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 410.793 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   407.275    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   403.818 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   408.118    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.242 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.963    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.059 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   410.667    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   411.951    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   412.075 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   412.075    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   412.476 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   412.476    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   412.590 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   412.590    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   412.924 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   413.509    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215   417.724 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002   417.726    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   408.274    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   405.039 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   408.388    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.488 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.126    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.217 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   410.793    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   410.872    
                         clock uncertainty           -0.316   410.556    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   409.156    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        409.156    
                         arrival time                        -417.726    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 410.793 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   407.275    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   403.818 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   408.118    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.242 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.963    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.059 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   410.667    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   411.951    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   412.075 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   412.075    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   412.476 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   412.476    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   412.590 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   412.590    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   412.924 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   413.509    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215   417.724 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002   417.726    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   408.274    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   405.039 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   408.388    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.488 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.126    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.217 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   410.793    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   410.872    
                         clock uncertainty           -0.316   410.556    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   409.156    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        409.156    
                         arrival time                        -417.726    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 410.793 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   407.275    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   403.818 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   408.118    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.242 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.963    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.059 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   410.667    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   411.951    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   412.075 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   412.075    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   412.476 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   412.476    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   412.590 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   412.590    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   412.924 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   413.509    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215   417.724 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002   417.726    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   408.274    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   405.039 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   408.388    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.488 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.126    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.217 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   410.793    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   410.872    
                         clock uncertainty           -0.316   410.556    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   409.156    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        409.156    
                         arrival time                        -417.726    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 410.793 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   407.275    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   403.818 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   408.118    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.242 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.963    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.059 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   410.667    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   411.951    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   412.075 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   412.075    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   412.476 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   412.476    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   412.590 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   412.590    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   412.924 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   413.509    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215   417.724 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002   417.726    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   408.274    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   405.039 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   408.388    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.488 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.126    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.217 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   410.793    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   410.872    
                         clock uncertainty           -0.316   410.556    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   409.156    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        409.156    
                         arrival time                        -417.726    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 410.793 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   407.275    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   403.818 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   408.118    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.242 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.963    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.059 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   410.667    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   411.951    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   412.075 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   412.075    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   412.476 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   412.476    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   412.590 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   412.590    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   412.924 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   413.509    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215   417.724 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002   417.726    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   408.274    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   405.039 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   408.388    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.488 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.126    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.217 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   410.793    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   410.872    
                         clock uncertainty           -0.316   410.556    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   409.156    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        409.156    
                         arrival time                        -417.726    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 410.793 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   407.275    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   403.818 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   408.118    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.242 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.963    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.059 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   410.667    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   411.951    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   412.075 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   412.075    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   412.476 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   412.476    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   412.590 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   412.590    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   412.924 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   413.509    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215   417.724 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002   417.726    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   408.274    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   405.039 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   408.388    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.488 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.126    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.217 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   410.793    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   410.872    
                         clock uncertainty           -0.316   410.556    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   409.156    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        409.156    
                         arrival time                        -417.726    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 410.793 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   407.275    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   403.818 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   408.118    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.242 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.963    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.059 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   410.667    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   411.951    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   412.075 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   412.075    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   412.476 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   412.476    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   412.590 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   412.590    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   412.924 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   413.509    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215   417.724 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002   417.726    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   408.274    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   405.039 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   408.388    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.488 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.126    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.217 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   410.793    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   410.872    
                         clock uncertainty           -0.316   410.556    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   409.156    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        409.156    
                         arrival time                        -417.726    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 410.793 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   407.275    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   403.818 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   408.118    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.242 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.963    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.059 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   410.667    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   411.951    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   412.075 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   412.075    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   412.476 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   412.476    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   412.590 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   412.590    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   412.924 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   413.509    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215   417.724 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002   417.726    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   408.274    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   405.039 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   408.388    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.488 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.126    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.217 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   410.793    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   410.872    
                         clock uncertainty           -0.316   410.556    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   409.156    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        409.156    
                         arrival time                        -417.726    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 410.793 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   407.275    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   403.818 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   408.118    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.242 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.963    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.059 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   410.667    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   411.951    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   412.075 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   412.075    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   412.476 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   412.476    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   412.590 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   412.590    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   412.924 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   413.509    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215   417.724 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002   417.726    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   408.274    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   405.039 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   408.388    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.488 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.126    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.217 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   410.793    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   410.872    
                         clock uncertainty           -0.316   410.556    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   409.156    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        409.156    
                         arrival time                        -417.726    
  -------------------------------------------------------------------
                         slack                                 -8.571    

Slack (VIOLATED) :        -8.571ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@406.761ns - clk_36m_clk_VGA_1 rise@405.634ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 410.793 - 406.761 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 410.667 - 405.634 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                    405.634   405.634 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   405.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641   407.275    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457   403.818 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719   405.538    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   405.634 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485   408.118    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124   408.242 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   408.963    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   409.059 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   410.667    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   411.123 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   411.951    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   412.075 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   412.075    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   412.476 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   412.476    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   412.590 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   412.590    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   412.924 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   413.509    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215   417.724 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002   417.726    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    406.761   406.761 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   406.761 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   408.274    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   405.039 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   406.670    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   406.761 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   408.388    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   408.488 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   409.126    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   409.217 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   410.793    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   410.872    
                         clock uncertainty           -0.316   410.556    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   409.156    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        409.156    
                         arrival time                        -417.726    
  -------------------------------------------------------------------
                         slack                                 -8.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.316     2.263    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.171    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.316     2.263    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.171    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.316     2.263    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.171    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.316     2.263    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.171    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.316     2.263    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.171    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.316     2.263    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.171    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.316     2.263    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.171    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.316     2.263    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.171    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.316     2.263    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.171    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.316     2.263    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.171    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  clk_85m_clk_VGA_3
  To Clock:  clk_45m_clk_VGA_2

Setup :          851  Failing Endpoints,  Worst Slack       -8.157ns,  Total Violation    -4426.478ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.157ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@192.676ns - clk_85m_clk_VGA_3 rise@191.549ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 196.709 - 192.676 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 196.183 - 191.549 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    191.549   191.549 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   191.549 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   193.357    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   189.435 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   191.453    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   191.549 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   193.634    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   193.758 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   194.479    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   194.575 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   196.183    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   196.639 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   197.467    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   197.591 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   197.591    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   197.992 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   197.992    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   198.106 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   198.106    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   198.440 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   199.025    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215   203.240 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002   203.242    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    192.676   192.676 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   192.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   194.189    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   190.955 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   192.585    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   192.676 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   194.304    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   194.404 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   195.042    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.133 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   196.709    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   196.787    
                         clock uncertainty           -0.303   196.485    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   195.085    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        195.085    
                         arrival time                        -203.242    
  -------------------------------------------------------------------
                         slack                                 -8.157    

Slack (VIOLATED) :        -8.157ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@192.676ns - clk_85m_clk_VGA_3 rise@191.549ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 196.709 - 192.676 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 196.183 - 191.549 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    191.549   191.549 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   191.549 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   193.357    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   189.435 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   191.453    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   191.549 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   193.634    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   193.758 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   194.479    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   194.575 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   196.183    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   196.639 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   197.467    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   197.591 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   197.591    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   197.992 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   197.992    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   198.106 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   198.106    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   198.440 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   199.025    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215   203.240 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002   203.242    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    192.676   192.676 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   192.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   194.189    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   190.955 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   192.585    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   192.676 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   194.304    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   194.404 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   195.042    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.133 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   196.709    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   196.787    
                         clock uncertainty           -0.303   196.485    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   195.085    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        195.085    
                         arrival time                        -203.242    
  -------------------------------------------------------------------
                         slack                                 -8.157    

Slack (VIOLATED) :        -8.157ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@192.676ns - clk_85m_clk_VGA_3 rise@191.549ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 196.709 - 192.676 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 196.183 - 191.549 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    191.549   191.549 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   191.549 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   193.357    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   189.435 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   191.453    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   191.549 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   193.634    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   193.758 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   194.479    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   194.575 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   196.183    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   196.639 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   197.467    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   197.591 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   197.591    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   197.992 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   197.992    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   198.106 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   198.106    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   198.440 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   199.025    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215   203.240 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002   203.242    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    192.676   192.676 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   192.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   194.189    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   190.955 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   192.585    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   192.676 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   194.304    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   194.404 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   195.042    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.133 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   196.709    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   196.787    
                         clock uncertainty           -0.303   196.485    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   195.085    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        195.085    
                         arrival time                        -203.242    
  -------------------------------------------------------------------
                         slack                                 -8.157    

Slack (VIOLATED) :        -8.157ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@192.676ns - clk_85m_clk_VGA_3 rise@191.549ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 196.709 - 192.676 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 196.183 - 191.549 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    191.549   191.549 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   191.549 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   193.357    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   189.435 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   191.453    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   191.549 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   193.634    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   193.758 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   194.479    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   194.575 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   196.183    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   196.639 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   197.467    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   197.591 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   197.591    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   197.992 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   197.992    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   198.106 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   198.106    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   198.440 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   199.025    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215   203.240 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002   203.242    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    192.676   192.676 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   192.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   194.189    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   190.955 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   192.585    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   192.676 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   194.304    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   194.404 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   195.042    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.133 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   196.709    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   196.787    
                         clock uncertainty           -0.303   196.485    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   195.085    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        195.085    
                         arrival time                        -203.242    
  -------------------------------------------------------------------
                         slack                                 -8.157    

Slack (VIOLATED) :        -8.157ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@192.676ns - clk_85m_clk_VGA_3 rise@191.549ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 196.709 - 192.676 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 196.183 - 191.549 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    191.549   191.549 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   191.549 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   193.357    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   189.435 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   191.453    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   191.549 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   193.634    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   193.758 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   194.479    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   194.575 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   196.183    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   196.639 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   197.467    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   197.591 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   197.591    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   197.992 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   197.992    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   198.106 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   198.106    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   198.440 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   199.025    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215   203.240 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002   203.242    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    192.676   192.676 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   192.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   194.189    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   190.955 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   192.585    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   192.676 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   194.304    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   194.404 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   195.042    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.133 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   196.709    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   196.787    
                         clock uncertainty           -0.303   196.485    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   195.085    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        195.085    
                         arrival time                        -203.242    
  -------------------------------------------------------------------
                         slack                                 -8.157    

Slack (VIOLATED) :        -8.157ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@192.676ns - clk_85m_clk_VGA_3 rise@191.549ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 196.709 - 192.676 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 196.183 - 191.549 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    191.549   191.549 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   191.549 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   193.357    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   189.435 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   191.453    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   191.549 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   193.634    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   193.758 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   194.479    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   194.575 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   196.183    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   196.639 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   197.467    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   197.591 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   197.591    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   197.992 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   197.992    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   198.106 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   198.106    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   198.440 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   199.025    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215   203.240 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002   203.242    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    192.676   192.676 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   192.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   194.189    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   190.955 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   192.585    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   192.676 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   194.304    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   194.404 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   195.042    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.133 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   196.709    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   196.787    
                         clock uncertainty           -0.303   196.485    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   195.085    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        195.085    
                         arrival time                        -203.242    
  -------------------------------------------------------------------
                         slack                                 -8.157    

Slack (VIOLATED) :        -8.157ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@192.676ns - clk_85m_clk_VGA_3 rise@191.549ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 196.709 - 192.676 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 196.183 - 191.549 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    191.549   191.549 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   191.549 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   193.357    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   189.435 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   191.453    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   191.549 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   193.634    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   193.758 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   194.479    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   194.575 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   196.183    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   196.639 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   197.467    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   197.591 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   197.591    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   197.992 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   197.992    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   198.106 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   198.106    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   198.440 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   199.025    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215   203.240 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002   203.242    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    192.676   192.676 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   192.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   194.189    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   190.955 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   192.585    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   192.676 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   194.304    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   194.404 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   195.042    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.133 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   196.709    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   196.787    
                         clock uncertainty           -0.303   196.485    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   195.085    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        195.085    
                         arrival time                        -203.242    
  -------------------------------------------------------------------
                         slack                                 -8.157    

Slack (VIOLATED) :        -8.157ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@192.676ns - clk_85m_clk_VGA_3 rise@191.549ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 196.709 - 192.676 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 196.183 - 191.549 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    191.549   191.549 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   191.549 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   193.357    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   189.435 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   191.453    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   191.549 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   193.634    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   193.758 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   194.479    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   194.575 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   196.183    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   196.639 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   197.467    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   197.591 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   197.591    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   197.992 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   197.992    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   198.106 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   198.106    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   198.440 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   199.025    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215   203.240 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002   203.242    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    192.676   192.676 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   192.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   194.189    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   190.955 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   192.585    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   192.676 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   194.304    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   194.404 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   195.042    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.133 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   196.709    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   196.787    
                         clock uncertainty           -0.303   196.485    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   195.085    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        195.085    
                         arrival time                        -203.242    
  -------------------------------------------------------------------
                         slack                                 -8.157    

Slack (VIOLATED) :        -8.157ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@192.676ns - clk_85m_clk_VGA_3 rise@191.549ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 196.709 - 192.676 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 196.183 - 191.549 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    191.549   191.549 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   191.549 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   193.357    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   189.435 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   191.453    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   191.549 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   193.634    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   193.758 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   194.479    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   194.575 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   196.183    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   196.639 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   197.467    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   197.591 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   197.591    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   197.992 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   197.992    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   198.106 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   198.106    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   198.440 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   199.025    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215   203.240 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002   203.242    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    192.676   192.676 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   192.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   194.189    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   190.955 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   192.585    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   192.676 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   194.304    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   194.404 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   195.042    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.133 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   196.709    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   196.787    
                         clock uncertainty           -0.303   196.485    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   195.085    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        195.085    
                         arrival time                        -203.242    
  -------------------------------------------------------------------
                         slack                                 -8.157    

Slack (VIOLATED) :        -8.157ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_45m_clk_VGA_2 rise@192.676ns - clk_85m_clk_VGA_3 rise@191.549ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.033ns = ( 196.709 - 192.676 ) 
    Source Clock Delay      (SCD):    4.633ns = ( 196.183 - 191.549 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    191.549   191.549 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   191.549 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.807   193.357    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.922   189.435 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           2.018   191.453    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096   191.549 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           2.085   193.634    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.124   193.758 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   194.479    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   194.575 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   196.183    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   196.639 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   197.467    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   197.591 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   197.591    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   197.992 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   197.992    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   198.106 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   198.106    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   198.440 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   199.025    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215   203.240 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002   203.242    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                    192.676   192.676 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   192.676 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.513   194.189    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.234   190.955 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.630   192.585    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   192.676 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.628   194.304    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.100   194.404 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   195.042    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.133 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   196.709    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   196.787    
                         clock uncertainty           -0.303   196.485    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   195.085    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        195.085    
                         arrival time                        -203.242    
  -------------------------------------------------------------------
                         slack                                 -8.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.303     2.250    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.158    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.303     2.250    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.158    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.303     2.250    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.158    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.303     2.250    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.158    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.303     2.250    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.158    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.303     2.250    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.158    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.303     2.250    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.158    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.303     2.250    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.158    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.303     2.250    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.158    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Path Group:             clk_45m_clk_VGA_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_45m_clk_VGA_2 rise@0.000ns - clk_85m_clk_VGA_3 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.622     0.622    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.296    -0.674 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.648    -0.026    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           0.721     0.721    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.766 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.032    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.058 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.707    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.208 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.210    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.826     0.826    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.394    -0.569 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.540    -0.029    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.902     0.902    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.056     0.958 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.257    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.286 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.201    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     1.947    
                         clock uncertainty            0.303     2.250    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.158    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.052    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25m_clk_VGA
  To Clock:  clk_85m_clk_VGA_3

Setup :          851  Failing Endpoints,  Worst Slack       -8.462ns,  Total Violation    -4685.265ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation       -3.971ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_85m_clk_VGA_3 rise@360.563ns - clk_25m_clk_VGA rise@360.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 364.849 - 360.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 364.616 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    360.000   360.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   361.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   358.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   359.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   360.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   362.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   362.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   362.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   363.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   364.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   365.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   365.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   366.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   366.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   366.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   366.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   366.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   366.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   366.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   367.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215   371.674 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002   371.676    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    360.563   360.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   362.243    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694   358.549 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923   360.472    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   360.563 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880   362.444    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   362.544 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   363.182    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   363.273 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   364.849    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   364.927    
                         clock uncertainty           -0.313   364.614    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400   363.214    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        363.214    
                         arrival time                        -371.676    
  -------------------------------------------------------------------
                         slack                                 -8.462    

Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_85m_clk_VGA_3 rise@360.563ns - clk_25m_clk_VGA rise@360.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 364.849 - 360.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 364.616 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    360.000   360.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   361.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   358.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   359.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   360.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   362.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   362.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   362.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   363.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   364.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   365.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   365.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   366.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   366.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   366.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   366.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   366.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   366.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   366.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   367.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215   371.674 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002   371.676    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    360.563   360.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   362.243    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694   358.549 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923   360.472    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   360.563 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880   362.444    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   362.544 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   363.182    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   363.273 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   364.849    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   364.927    
                         clock uncertainty           -0.313   364.614    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400   363.214    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        363.214    
                         arrival time                        -371.676    
  -------------------------------------------------------------------
                         slack                                 -8.462    

Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_85m_clk_VGA_3 rise@360.563ns - clk_25m_clk_VGA rise@360.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 364.849 - 360.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 364.616 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    360.000   360.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   361.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   358.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   359.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   360.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   362.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   362.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   362.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   363.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   364.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   365.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   365.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   366.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   366.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   366.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   366.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   366.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   366.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   366.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   367.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215   371.674 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002   371.676    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    360.563   360.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   362.243    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694   358.549 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923   360.472    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   360.563 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880   362.444    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   362.544 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   363.182    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   363.273 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   364.849    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   364.927    
                         clock uncertainty           -0.313   364.614    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400   363.214    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        363.214    
                         arrival time                        -371.676    
  -------------------------------------------------------------------
                         slack                                 -8.462    

Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_85m_clk_VGA_3 rise@360.563ns - clk_25m_clk_VGA rise@360.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 364.849 - 360.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 364.616 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    360.000   360.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   361.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   358.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   359.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   360.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   362.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   362.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   362.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   363.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   364.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   365.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   365.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   366.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   366.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   366.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   366.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   366.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   366.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   366.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   367.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215   371.674 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002   371.676    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    360.563   360.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   362.243    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694   358.549 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923   360.472    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   360.563 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880   362.444    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   362.544 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   363.182    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   363.273 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   364.849    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   364.927    
                         clock uncertainty           -0.313   364.614    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400   363.214    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        363.214    
                         arrival time                        -371.676    
  -------------------------------------------------------------------
                         slack                                 -8.462    

Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_85m_clk_VGA_3 rise@360.563ns - clk_25m_clk_VGA rise@360.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 364.849 - 360.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 364.616 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    360.000   360.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   361.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   358.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   359.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   360.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   362.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   362.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   362.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   363.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   364.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   365.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   365.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   366.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   366.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   366.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   366.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   366.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   366.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   366.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   367.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215   371.674 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002   371.676    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    360.563   360.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   362.243    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694   358.549 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923   360.472    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   360.563 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880   362.444    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   362.544 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   363.182    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   363.273 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   364.849    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   364.927    
                         clock uncertainty           -0.313   364.614    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400   363.214    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        363.214    
                         arrival time                        -371.676    
  -------------------------------------------------------------------
                         slack                                 -8.462    

Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_85m_clk_VGA_3 rise@360.563ns - clk_25m_clk_VGA rise@360.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 364.849 - 360.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 364.616 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    360.000   360.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   361.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   358.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   359.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   360.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   362.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   362.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   362.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   363.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   364.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   365.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   365.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   366.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   366.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   366.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   366.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   366.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   366.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   366.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   367.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215   371.674 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002   371.676    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    360.563   360.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   362.243    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694   358.549 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923   360.472    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   360.563 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880   362.444    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   362.544 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   363.182    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   363.273 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   364.849    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   364.927    
                         clock uncertainty           -0.313   364.614    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400   363.214    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        363.214    
                         arrival time                        -371.676    
  -------------------------------------------------------------------
                         slack                                 -8.462    

Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_85m_clk_VGA_3 rise@360.563ns - clk_25m_clk_VGA rise@360.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 364.849 - 360.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 364.616 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    360.000   360.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   361.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   358.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   359.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   360.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   362.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   362.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   362.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   363.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   364.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   365.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   365.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   366.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   366.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   366.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   366.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   366.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   366.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   366.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   367.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215   371.674 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002   371.676    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    360.563   360.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   362.243    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694   358.549 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923   360.472    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   360.563 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880   362.444    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   362.544 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   363.182    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   363.273 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   364.849    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   364.927    
                         clock uncertainty           -0.313   364.614    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400   363.214    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        363.214    
                         arrival time                        -371.676    
  -------------------------------------------------------------------
                         slack                                 -8.462    

Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_85m_clk_VGA_3 rise@360.563ns - clk_25m_clk_VGA rise@360.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 364.849 - 360.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 364.616 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    360.000   360.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   361.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   358.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   359.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   360.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   362.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   362.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   362.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   363.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   364.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   365.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   365.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   366.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   366.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   366.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   366.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   366.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   366.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   366.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   367.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215   371.674 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002   371.676    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    360.563   360.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   362.243    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694   358.549 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923   360.472    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   360.563 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880   362.444    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   362.544 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   363.182    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   363.273 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   364.849    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   364.927    
                         clock uncertainty           -0.313   364.614    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400   363.214    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        363.214    
                         arrival time                        -371.676    
  -------------------------------------------------------------------
                         slack                                 -8.462    

Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_85m_clk_VGA_3 rise@360.563ns - clk_25m_clk_VGA rise@360.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 364.849 - 360.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 364.616 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    360.000   360.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   361.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   358.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   359.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   360.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   362.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   362.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   362.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   363.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   364.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   365.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   365.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   366.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   366.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   366.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   366.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   366.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   366.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   366.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   367.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215   371.674 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002   371.676    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    360.563   360.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   362.243    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694   358.549 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923   360.472    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   360.563 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880   362.444    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   362.544 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   363.182    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   363.273 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   364.849    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   364.927    
                         clock uncertainty           -0.313   364.614    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400   363.214    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        363.214    
                         arrival time                        -371.676    
  -------------------------------------------------------------------
                         slack                                 -8.462    

Slack (VIOLATED) :        -8.462ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.563ns  (clk_85m_clk_VGA_3 rise@360.563ns - clk_25m_clk_VGA rise@360.000ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 364.849 - 360.563 ) 
    Source Clock Delay      (SCD):    4.616ns = ( 364.616 - 360.000 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                    360.000   360.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.622   361.622    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.426   358.196 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710   359.906    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   360.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           2.066   362.068    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.124   362.192 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720   362.912    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   363.008 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608   364.616    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456   365.072 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829   365.901    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124   366.025 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000   366.025    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   366.426 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000   366.426    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   366.540 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000   366.540    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   366.874 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585   367.459    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215   371.674 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002   371.676    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                    360.563   360.563 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   360.563 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680   362.243    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694   358.549 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923   360.472    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   360.563 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880   362.444    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100   362.544 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638   363.182    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   363.273 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576   364.849    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078   364.927    
                         clock uncertainty           -0.313   364.614    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400   363.214    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                        363.214    
                         arrival time                        -371.676    
  -------------------------------------------------------------------
                         slack                                 -8.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.313     2.377    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.285    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.313     2.377    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.285    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.313     2.377    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.285    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.313     2.377    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.285    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.313     2.377    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.285    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.313     2.377    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.285    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.313     2.377    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.285    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.313     2.377    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.285    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.313     2.377    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.285    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.083    

Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25m_clk_VGA  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_25m_clk_VGA rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.313ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.319ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m_clk_VGA rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.554     0.554    clock/clk_25/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.073    -0.519 r  clock/clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    clock/clk_25/inst/clk_25m_clk_VGA
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock/clk_25/inst/clkout1_buf/O
                         net (fo=1, routed)           0.712     0.714    clock/out_clk1
    SLICE_X52Y96         LUT6 (Prop_lut6_I5_O)        0.045     0.759 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.026    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.052 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.700    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.201 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.203    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.313     2.377    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.285    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                 -0.083    





---------------------------------------------------------------------------------------------------
From Clock:  clk_36m_clk_VGA_1
  To Clock:  clk_85m_clk_VGA_3

Setup :          851  Failing Endpoints,  Worst Slack       -7.181ns,  Total Violation    -3595.719ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.181ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_85m_clk_VGA_3 rise@56.338ns - clk_36m_clk_VGA_1 rise@54.085ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 60.623 - 56.338 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 59.117 - 54.085 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     54.085    54.085 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    54.085 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641    55.726    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    52.269 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    53.989    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    54.085 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485    56.569    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124    56.693 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    57.413    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.509 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    59.117    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    59.573 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    60.402    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    60.526 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    60.526    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.927 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    60.927    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.041    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.375 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    61.960    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215    66.175 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002    66.177    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     56.338    56.338 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    58.018    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    54.324 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    56.247    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    56.338 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    58.218    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    58.318 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    58.956    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.047 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    60.623    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    60.702    
                         clock uncertainty           -0.306    60.396    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    58.996    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         58.996    
                         arrival time                         -66.177    
  -------------------------------------------------------------------
                         slack                                 -7.181    

Slack (VIOLATED) :        -7.181ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_85m_clk_VGA_3 rise@56.338ns - clk_36m_clk_VGA_1 rise@54.085ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 60.623 - 56.338 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 59.117 - 54.085 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     54.085    54.085 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    54.085 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641    55.726    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    52.269 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    53.989    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    54.085 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485    56.569    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124    56.693 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    57.413    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.509 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    59.117    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    59.573 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    60.402    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    60.526 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    60.526    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.927 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    60.927    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.041    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.375 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    61.960    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215    66.175 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002    66.177    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     56.338    56.338 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    58.018    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    54.324 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    56.247    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    56.338 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    58.218    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    58.318 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    58.956    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.047 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    60.623    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    60.702    
                         clock uncertainty           -0.306    60.396    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    58.996    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         58.996    
                         arrival time                         -66.177    
  -------------------------------------------------------------------
                         slack                                 -7.181    

Slack (VIOLATED) :        -7.181ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_85m_clk_VGA_3 rise@56.338ns - clk_36m_clk_VGA_1 rise@54.085ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 60.623 - 56.338 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 59.117 - 54.085 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     54.085    54.085 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    54.085 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641    55.726    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    52.269 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    53.989    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    54.085 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485    56.569    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124    56.693 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    57.413    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.509 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    59.117    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    59.573 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    60.402    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    60.526 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    60.526    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.927 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    60.927    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.041    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.375 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    61.960    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215    66.175 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002    66.177    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     56.338    56.338 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    58.018    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    54.324 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    56.247    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    56.338 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    58.218    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    58.318 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    58.956    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.047 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    60.623    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    60.702    
                         clock uncertainty           -0.306    60.396    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    58.996    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         58.996    
                         arrival time                         -66.177    
  -------------------------------------------------------------------
                         slack                                 -7.181    

Slack (VIOLATED) :        -7.181ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_85m_clk_VGA_3 rise@56.338ns - clk_36m_clk_VGA_1 rise@54.085ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 60.623 - 56.338 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 59.117 - 54.085 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     54.085    54.085 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    54.085 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641    55.726    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    52.269 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    53.989    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    54.085 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485    56.569    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124    56.693 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    57.413    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.509 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    59.117    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    59.573 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    60.402    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    60.526 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    60.526    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.927 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    60.927    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.041    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.375 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    61.960    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215    66.175 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002    66.177    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     56.338    56.338 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    58.018    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    54.324 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    56.247    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    56.338 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    58.218    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    58.318 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    58.956    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.047 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    60.623    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    60.702    
                         clock uncertainty           -0.306    60.396    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    58.996    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         58.996    
                         arrival time                         -66.177    
  -------------------------------------------------------------------
                         slack                                 -7.181    

Slack (VIOLATED) :        -7.181ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_85m_clk_VGA_3 rise@56.338ns - clk_36m_clk_VGA_1 rise@54.085ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 60.623 - 56.338 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 59.117 - 54.085 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     54.085    54.085 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    54.085 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641    55.726    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    52.269 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    53.989    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    54.085 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485    56.569    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124    56.693 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    57.413    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.509 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    59.117    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    59.573 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    60.402    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    60.526 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    60.526    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.927 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    60.927    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.041    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.375 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    61.960    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215    66.175 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002    66.177    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     56.338    56.338 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    58.018    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    54.324 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    56.247    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    56.338 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    58.218    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    58.318 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    58.956    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.047 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    60.623    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    60.702    
                         clock uncertainty           -0.306    60.396    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    58.996    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         58.996    
                         arrival time                         -66.177    
  -------------------------------------------------------------------
                         slack                                 -7.181    

Slack (VIOLATED) :        -7.181ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_85m_clk_VGA_3 rise@56.338ns - clk_36m_clk_VGA_1 rise@54.085ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 60.623 - 56.338 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 59.117 - 54.085 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     54.085    54.085 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    54.085 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641    55.726    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    52.269 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    53.989    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    54.085 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485    56.569    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124    56.693 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    57.413    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.509 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    59.117    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    59.573 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    60.402    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    60.526 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    60.526    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.927 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    60.927    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.041    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.375 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    61.960    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215    66.175 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002    66.177    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     56.338    56.338 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    58.018    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    54.324 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    56.247    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    56.338 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    58.218    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    58.318 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    58.956    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.047 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    60.623    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    60.702    
                         clock uncertainty           -0.306    60.396    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    58.996    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         58.996    
                         arrival time                         -66.177    
  -------------------------------------------------------------------
                         slack                                 -7.181    

Slack (VIOLATED) :        -7.181ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_85m_clk_VGA_3 rise@56.338ns - clk_36m_clk_VGA_1 rise@54.085ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 60.623 - 56.338 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 59.117 - 54.085 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     54.085    54.085 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    54.085 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641    55.726    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    52.269 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    53.989    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    54.085 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485    56.569    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124    56.693 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    57.413    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.509 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    59.117    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    59.573 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    60.402    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    60.526 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    60.526    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.927 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    60.927    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.041    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.375 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    61.960    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215    66.175 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002    66.177    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     56.338    56.338 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    58.018    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    54.324 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    56.247    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    56.338 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    58.218    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    58.318 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    58.956    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.047 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    60.623    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    60.702    
                         clock uncertainty           -0.306    60.396    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    58.996    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         58.996    
                         arrival time                         -66.177    
  -------------------------------------------------------------------
                         slack                                 -7.181    

Slack (VIOLATED) :        -7.181ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_85m_clk_VGA_3 rise@56.338ns - clk_36m_clk_VGA_1 rise@54.085ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 60.623 - 56.338 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 59.117 - 54.085 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     54.085    54.085 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    54.085 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641    55.726    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    52.269 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    53.989    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    54.085 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485    56.569    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124    56.693 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    57.413    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.509 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    59.117    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    59.573 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    60.402    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    60.526 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    60.526    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.927 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    60.927    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.041    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.375 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    61.960    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215    66.175 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002    66.177    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     56.338    56.338 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    58.018    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    54.324 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    56.247    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    56.338 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    58.218    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    58.318 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    58.956    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.047 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    60.623    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    60.702    
                         clock uncertainty           -0.306    60.396    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    58.996    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         58.996    
                         arrival time                         -66.177    
  -------------------------------------------------------------------
                         slack                                 -7.181    

Slack (VIOLATED) :        -7.181ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_85m_clk_VGA_3 rise@56.338ns - clk_36m_clk_VGA_1 rise@54.085ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 60.623 - 56.338 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 59.117 - 54.085 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     54.085    54.085 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    54.085 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641    55.726    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    52.269 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    53.989    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    54.085 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485    56.569    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124    56.693 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    57.413    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.509 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    59.117    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    59.573 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    60.402    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    60.526 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    60.526    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.927 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    60.927    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.041    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.375 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    61.960    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215    66.175 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002    66.177    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     56.338    56.338 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    58.018    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    54.324 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    56.247    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    56.338 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    58.218    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    58.318 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    58.956    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.047 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    60.623    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    60.702    
                         clock uncertainty           -0.306    60.396    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    58.996    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         58.996    
                         arrival time                         -66.177    
  -------------------------------------------------------------------
                         slack                                 -7.181    

Slack (VIOLATED) :        -7.181ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.254ns  (clk_85m_clk_VGA_3 rise@56.338ns - clk_36m_clk_VGA_1 rise@54.085ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 60.623 - 56.338 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 59.117 - 54.085 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                     54.085    54.085 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    54.085 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641    55.726    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.457    52.269 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    53.989    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    54.085 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           2.485    56.569    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.124    56.693 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    57.413    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    57.509 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    59.117    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    59.573 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    60.402    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    60.526 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    60.526    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    60.927 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    60.927    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.041 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    61.041    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    61.375 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    61.960    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215    66.175 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002    66.177    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     56.338    56.338 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    56.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    58.018    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    54.324 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    56.247    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    56.338 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    58.218    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    58.318 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    58.956    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.047 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    60.623    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    60.702    
                         clock uncertainty           -0.306    60.396    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    58.996    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         58.996    
                         arrival time                         -66.177    
  -------------------------------------------------------------------
                         slack                                 -7.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.306     2.371    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.279    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.306     2.371    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.279    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.306     2.371    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.279    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.306     2.371    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.279    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.306     2.371    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.279    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.306     2.371    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.279    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.306     2.371    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.279    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.306     2.371    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.279    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.306     2.371    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.279    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_36m_clk_VGA_1  {rise@0.000ns fall@13.521ns period=27.042ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_36m_clk_VGA_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.305ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36m_clk_VGA_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.559     0.559    clock/clk_36/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.083    -0.525 r  clock/clk_36/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -0.026    clock/clk_36/inst/clk_36m_clk_VGA
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock/clk_36/inst/clkout3_buf/O
                         net (fo=1, routed)           0.856     0.856    clock/out_clk2
    SLICE_X52Y96         LUT6 (Prop_lut6_I4_O)        0.045     0.901 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     1.167    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.193 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.841    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.342 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.344    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.306     2.371    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.279    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_45m_clk_VGA_2
  To Clock:  clk_85m_clk_VGA_3

Setup :          851  Failing Endpoints,  Worst Slack       -7.601ns,  Total Violation    -3953.109ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.164ns,  Total Violation       -7.880ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_85m_clk_VGA_3 rise@22.535ns - clk_45m_clk_VGA_2 rise@21.408ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 26.821 - 22.535 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 25.738 - 21.408 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634    23.043    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    19.602 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    21.312    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782    23.190    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    23.314 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    24.034    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.130 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    25.738    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    26.194 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    27.023    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.147 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    27.147    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.548 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    27.548    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.662    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.996 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    28.581    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[0])
                                                      4.215    32.796 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002    32.798    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     22.535    22.535 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    22.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    24.215    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    20.521 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    22.444    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    22.535 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    24.415    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    24.515 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.153    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.244 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    26.821    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    26.899    
                         clock uncertainty           -0.303    26.596    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    25.196    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_85m_clk_VGA_3 rise@22.535ns - clk_45m_clk_VGA_2 rise@21.408ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 26.821 - 22.535 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 25.738 - 21.408 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634    23.043    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    19.602 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    21.312    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782    23.190    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    23.314 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    24.034    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.130 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    25.738    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    26.194 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    27.023    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.147 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    27.147    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.548 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    27.548    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.662    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.996 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    28.581    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[10])
                                                      4.215    32.796 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002    32.798    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     22.535    22.535 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    22.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    24.215    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    20.521 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    22.444    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    22.535 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    24.415    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    24.515 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.153    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.244 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    26.821    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    26.899    
                         clock uncertainty           -0.303    26.596    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    25.196    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_85m_clk_VGA_3 rise@22.535ns - clk_45m_clk_VGA_2 rise@21.408ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 26.821 - 22.535 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 25.738 - 21.408 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634    23.043    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    19.602 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    21.312    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782    23.190    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    23.314 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    24.034    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.130 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    25.738    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    26.194 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    27.023    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.147 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    27.147    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.548 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    27.548    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.662    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.996 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    28.581    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[11])
                                                      4.215    32.796 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002    32.798    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     22.535    22.535 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    22.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    24.215    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    20.521 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    22.444    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    22.535 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    24.415    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    24.515 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.153    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.244 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    26.821    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    26.899    
                         clock uncertainty           -0.303    26.596    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    25.196    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_85m_clk_VGA_3 rise@22.535ns - clk_45m_clk_VGA_2 rise@21.408ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 26.821 - 22.535 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 25.738 - 21.408 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634    23.043    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    19.602 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    21.312    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782    23.190    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    23.314 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    24.034    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.130 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    25.738    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    26.194 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    27.023    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.147 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    27.147    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.548 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    27.548    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.662    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.996 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    28.581    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[12])
                                                      4.215    32.796 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002    32.798    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     22.535    22.535 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    22.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    24.215    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    20.521 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    22.444    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    22.535 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    24.415    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    24.515 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.153    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.244 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    26.821    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    26.899    
                         clock uncertainty           -0.303    26.596    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    25.196    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_85m_clk_VGA_3 rise@22.535ns - clk_45m_clk_VGA_2 rise@21.408ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 26.821 - 22.535 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 25.738 - 21.408 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634    23.043    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    19.602 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    21.312    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782    23.190    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    23.314 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    24.034    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.130 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    25.738    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    26.194 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    27.023    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.147 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    27.147    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.548 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    27.548    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.662    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.996 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    28.581    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[13])
                                                      4.215    32.796 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002    32.798    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     22.535    22.535 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    22.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    24.215    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    20.521 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    22.444    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    22.535 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    24.415    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    24.515 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.153    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.244 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    26.821    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    26.899    
                         clock uncertainty           -0.303    26.596    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    25.196    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_85m_clk_VGA_3 rise@22.535ns - clk_45m_clk_VGA_2 rise@21.408ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 26.821 - 22.535 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 25.738 - 21.408 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634    23.043    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    19.602 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    21.312    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782    23.190    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    23.314 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    24.034    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.130 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    25.738    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    26.194 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    27.023    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.147 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    27.147    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.548 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    27.548    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.662    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.996 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    28.581    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[14])
                                                      4.215    32.796 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002    32.798    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     22.535    22.535 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    22.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    24.215    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    20.521 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    22.444    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    22.535 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    24.415    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    24.515 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.153    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.244 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    26.821    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    26.899    
                         clock uncertainty           -0.303    26.596    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    25.196    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_85m_clk_VGA_3 rise@22.535ns - clk_45m_clk_VGA_2 rise@21.408ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 26.821 - 22.535 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 25.738 - 21.408 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634    23.043    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    19.602 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    21.312    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782    23.190    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    23.314 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    24.034    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.130 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    25.738    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    26.194 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    27.023    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.147 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    27.147    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.548 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    27.548    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.662    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.996 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    28.581    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[15])
                                                      4.215    32.796 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002    32.798    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     22.535    22.535 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    22.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    24.215    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    20.521 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    22.444    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    22.535 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    24.415    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    24.515 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.153    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.244 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    26.821    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    26.899    
                         clock uncertainty           -0.303    26.596    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    25.196    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_85m_clk_VGA_3 rise@22.535ns - clk_45m_clk_VGA_2 rise@21.408ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 26.821 - 22.535 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 25.738 - 21.408 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634    23.043    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    19.602 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    21.312    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782    23.190    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    23.314 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    24.034    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.130 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    25.738    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    26.194 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    27.023    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.147 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    27.147    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.548 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    27.548    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.662    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.996 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    28.581    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[16])
                                                      4.215    32.796 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002    32.798    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     22.535    22.535 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    22.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    24.215    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    20.521 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    22.444    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    22.535 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    24.415    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    24.515 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.153    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.244 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    26.821    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    26.899    
                         clock uncertainty           -0.303    26.596    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    25.196    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_85m_clk_VGA_3 rise@22.535ns - clk_45m_clk_VGA_2 rise@21.408ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 26.821 - 22.535 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 25.738 - 21.408 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634    23.043    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    19.602 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    21.312    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782    23.190    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    23.314 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    24.034    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.130 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    25.738    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    26.194 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    27.023    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.147 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    27.147    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.548 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    27.548    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.662    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.996 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    28.581    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[17])
                                                      4.215    32.796 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002    32.798    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     22.535    22.535 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    22.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    24.215    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    20.521 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    22.444    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    22.535 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    24.415    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    24.515 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.153    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.244 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    26.821    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    26.899    
                         clock uncertainty           -0.303    26.596    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    25.196    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 -7.601    

Slack (VIOLATED) :        -7.601ns  (required time - arrival time)
  Source:                 syn/vc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.127ns  (clk_85m_clk_VGA_3 rise@22.535ns - clk_45m_clk_VGA_2 rise@21.408ns)
  Data Path Delay:        7.060ns  (logic 5.644ns (79.948%)  route 1.416ns (20.052%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.285ns = ( 26.821 - 22.535 ) 
    Source Clock Delay      (SCD):    4.330ns = ( 25.738 - 21.408 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                     21.408    21.408 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    21.408 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.634    23.043    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.441    19.602 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.710    21.312    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    21.408 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           1.782    23.190    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.124    23.314 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    24.034    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.130 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.608    25.738    syn/CLK
    SLICE_X55Y111        FDRE                                         r  syn/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDRE (Prop_fdre_C_Q)         0.456    26.194 r  syn/vc_reg[2]/Q
                         net (fo=21, routed)          0.829    27.023    syn/vc_reg__0[2]
    SLICE_X57Y111        LUT4 (Prop_lut4_I0_O)        0.124    27.147 r  syn/addr2_carry_i_3/O
                         net (fo=1, routed)           0.000    27.147    rgb/vc_reg[2]_2[3]
    SLICE_X57Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.548 r  rgb/addr2_carry/CO[3]
                         net (fo=1, routed)           0.000    27.548    rgb/addr2_carry_n_0
    SLICE_X57Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.662 r  rgb/addr2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.662    rgb/addr2_carry__0_n_0
    SLICE_X57Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.996 r  rgb/addr2_carry__1/O[1]
                         net (fo=1, routed)           0.585    28.581    rgb/A[9]
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[18])
                                                      4.215    32.796 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002    32.798    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                     22.535    22.535 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    22.535 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.680    24.215    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.694    20.521 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.923    22.444    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    22.535 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.880    24.415    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.100    24.515 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    25.153    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.244 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         1.576    26.821    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism              0.078    26.899    
                         clock uncertainty           -0.303    26.596    
    DSP48_X1Y45          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    25.196    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -32.798    
  -------------------------------------------------------------------
                         slack                                 -7.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[0]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_153
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.303     2.367    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.092     2.275    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[10]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_143
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.303     2.367    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.092     2.275    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[11]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_142
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.303     2.367    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.092     2.275    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[12]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_141
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.303     2.367    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.092     2.275    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[13]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_140
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.303     2.367    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.092     2.275    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[14]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_139
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.303     2.367    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.092     2.275    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[15]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_138
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.303     2.367    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.092     2.275    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[16]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_137
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.303     2.367    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.092     2.275    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[17]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_136
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.303     2.367    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.092     2.275    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.164    

Slack (VIOLATED) :        -0.164ns  (arrival time - required time)
  Source:                 rgb/addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_45m_clk_VGA_2  {rise@0.000ns fall@10.704ns period=21.408ns})
  Destination:            rgb/addr_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_85m_clk_VGA_3  {rise@0.000ns fall@5.634ns period=11.268ns})
  Path Group:             clk_85m_clk_VGA_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_85m_clk_VGA_3 rise@0.000ns - clk_45m_clk_VGA_2 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.501ns (99.602%)  route 0.002ns (0.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.149ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_45m_clk_VGA_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.556     0.556    clock/clk_45/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.077    -0.521 r  clock/clk_45/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.495    -0.026    clock/clk_45/inst/clk_45m_clk_VGA
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  clock/clk_45/inst/clkout4_buf/O
                         net (fo=1, routed)           0.623     0.623    clock/out_clk3
    SLICE_X52Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.668 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.934    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.960 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.648     1.608    rgb/mclk_BUFG
    DSP48_X1Y44          DSP48E1                                      r  rgb/addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y44          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.501     2.109 r  rgb/addr0/PCOUT[18]
                         net (fo=1, routed)           0.002     2.111    rgb/addr0_n_135
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_85m_clk_VGA_3 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.896     0.896    clock/clk_85/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.625    -0.729 r  clock/clk_85/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.700    -0.029    clock/clk_85/inst/clk_85m_clk_VGA
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clock/clk_85/inst/clkout5_buf/O
                         net (fo=1, routed)           1.019     1.019    clock/out_clk4
    SLICE_X52Y96         LUT6 (Prop_lut6_I0_O)        0.056     1.075 r  clock/mclk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299     1.374    mclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.403 r  mclk_BUFG_inst/O
                         net (fo=145, routed)         0.915     2.318    rgb/mclk_BUFG
    DSP48_X1Y45          DSP48E1                                      r  rgb/addr_reg/CLK
                         clock pessimism             -0.254     2.065    
                         clock uncertainty            0.303     2.367    
    DSP48_X1Y45          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.092     2.275    rgb/addr_reg
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                 -0.164    





