Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Aug 24 14:17:11 2022
| Host         : LAPTOP-M3DNELKA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-11   Warning           DSP output not registered                                         4           
TIMING-16  Warning           Large setup violation                                             36          
TIMING-18  Warning           Missing input or output delay                                     105         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (104)
7. checking multiple_clock (743)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (104)
---------------------------------
 There are 104 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (743)
--------------------------------
 There are 743 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.655      -76.242                    108                 2191        0.080        0.000                      0                 2191        3.000        0.000                       0                   750  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_mic_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_mic_clk_wiz_0_1   {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_mic_clk_wiz_0                                                                                                                                                       4.500        0.000                       0                     3  
  clk_sys_clk_wiz_0          -1.655      -76.242                    108                 1686        0.154        0.000                      0                 1686        4.500        0.000                       0                   743  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_mic_clk_wiz_0_1                                                                                                                                                     4.500        0.000                       0                     3  
  clk_sys_clk_wiz_0_1        -1.654      -76.150                    108                 1686        0.154        0.000                      0                 1686        4.500        0.000                       0                   743  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_mic_clk_wiz_0    clk_sys_clk_wiz_0          5.917        0.000                      0                    8        0.384        0.000                      0                    8  
clk_mic_clk_wiz_0_1  clk_sys_clk_wiz_0          5.917        0.000                      0                    8        0.384        0.000                      0                    8  
clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0         -1.655      -76.242                    108                 1686        0.080        0.000                      0                 1686  
clk_mic_clk_wiz_0    clk_sys_clk_wiz_0_1        5.917        0.000                      0                    8        0.384        0.000                      0                    8  
clk_sys_clk_wiz_0    clk_sys_clk_wiz_0_1       -1.655      -76.242                    108                 1686        0.080        0.000                      0                 1686  
clk_mic_clk_wiz_0_1  clk_sys_clk_wiz_0_1        5.918        0.000                      0                    8        0.385        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_mic_clk_wiz_0    clk_mic_clk_wiz_0          7.621        0.000                      0                    1        0.700        0.000                      0                    1  
**async_default**    clk_mic_clk_wiz_0_1  clk_mic_clk_wiz_0          7.621        0.000                      0                    1        0.626        0.000                      0                    1  
**async_default**    clk_mic_clk_wiz_0    clk_mic_clk_wiz_0_1        7.621        0.000                      0                    1        0.626        0.000                      0                    1  
**async_default**    clk_mic_clk_wiz_0_1  clk_mic_clk_wiz_0_1        7.622        0.000                      0                    1        0.700        0.000                      0                    1  
**async_default**    clk_sys_clk_wiz_0    clk_sys_clk_wiz_0          0.285        0.000                      0                  504        0.768        0.000                      0                  504  
**async_default**    clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0          0.285        0.000                      0                  504        0.694        0.000                      0                  504  
**async_default**    clk_sys_clk_wiz_0    clk_sys_clk_wiz_0_1        0.285        0.000                      0                  504        0.694        0.000                      0                  504  
**async_default**    clk_sys_clk_wiz_0_1  clk_sys_clk_wiz_0_1        0.286        0.000                      0                  504        0.768        0.000                      0                  504  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_sys_clk_wiz_0                           
(none)                clk_sys_clk_wiz_0_1                         
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_mic_clk_wiz_0     
(none)                                      clk_mic_clk_wiz_0_1   
(none)                                      clk_sys_clk_wiz_0     
(none)                                      clk_sys_clk_wiz_0_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_mic_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mic_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   CLOCK/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y58     input/read_en_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58     input/read_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58     input/read_en_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58     input/read_en_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58     input/read_en_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :          108  Failing Endpoints,  Worst Slack       -1.655ns,  Total Violation      -76.242ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.655ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.561ns  (logic 5.127ns (44.347%)  route 6.434ns (55.653%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.661 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.661    Series_recombination_loop/IMAGG[33]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 -1.655    

Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 5.119ns (44.308%)  route 6.434ns (55.692%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.653 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.653    Series_recombination_loop/IMAGG[35]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 5.043ns (43.939%)  route 6.434ns (56.061%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.577 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.577    Series_recombination_loop/IMAGG[34]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.551ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.457ns  (logic 5.023ns (43.842%)  route 6.434ns (56.158%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.557 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.557    Series_recombination_loop/IMAGG[32]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 -1.551    

Slack (VIOLATED) :        -1.538ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 5.010ns (43.778%)  route 6.434ns (56.222%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.544 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.544    Series_recombination_loop/IMAGG[29]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[29]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 -1.538    

Slack (VIOLATED) :        -1.530ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.002ns (43.738%)  route 6.434ns (56.262%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.536 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.536    Series_recombination_loop/IMAGG[31]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[31]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 -1.530    

Slack (VIOLATED) :        -1.490ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.512ns  (logic 5.513ns (47.891%)  route 5.999ns (52.109%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.475 f  Series_recombination_loop/FFT_outI_reg[27]_i_73/O[1]
                         net (fo=5, routed)           0.835     2.309    ord_diff[17]
    SLICE_X4Y41          LUT1 (Prop_lut1_I0_O)        0.303     2.612 r  FFT_outR[3]_i_91/O
                         net (fo=1, routed)           0.000     2.612    FFT_outR[3]_i_91_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.144 r  FFT_outR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.144    FFT_outR_reg[3]_i_74_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.478 f  FFT_outR_reg[3]_i_71/O[1]
                         net (fo=1, routed)           1.000     4.479    Series_recombination_loop/FFT_outR[3]_i_33_0[9]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.303     4.782 r  Series_recombination_loop/FFT_outR[3]_i_57/O
                         net (fo=1, routed)           0.452     5.234    Series_recombination_loop/FFT_outR[3]_i_57_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     5.358 f  Series_recombination_loop/FFT_outR[3]_i_33/O
                         net (fo=8, routed)           0.594     5.952    Series_recombination_loop/FFT_outR[3]_i_33_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     6.076 r  Series_recombination_loop/FFT_outR[3]_i_20/O
                         net (fo=103, routed)         0.961     7.037    Series_recombination_loop/FFT_outR[3]_i_20_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.153     7.190 r  Series_recombination_loop/FFT_outR[7]_i_17_comp/O
                         net (fo=1, routed)           0.962     8.152    Series_recombination_loop/FFT_outR[7]_i_17_n_0_repN
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.327     8.479 r  Series_recombination_loop/FFT_outR[7]_i_4_comp/O
                         net (fo=1, routed)           0.607     9.086    Series_recombination_loop/FFT_outR[7]_i_4_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.593 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.707    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.049    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.163 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.277 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.277    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.611 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.611    Series_recombination_loop/REALL[33]
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    Series_recombination_loop/clk_sys
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/C
                         clock pessimism              0.564     9.133    
                         clock uncertainty           -0.074     9.059    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062     9.121    Series_recombination_loop/FFT_outR_reg[33]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 -1.490    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.491ns  (logic 5.492ns (47.795%)  route 5.999ns (52.205%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.475 f  Series_recombination_loop/FFT_outI_reg[27]_i_73/O[1]
                         net (fo=5, routed)           0.835     2.309    ord_diff[17]
    SLICE_X4Y41          LUT1 (Prop_lut1_I0_O)        0.303     2.612 r  FFT_outR[3]_i_91/O
                         net (fo=1, routed)           0.000     2.612    FFT_outR[3]_i_91_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.144 r  FFT_outR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.144    FFT_outR_reg[3]_i_74_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.478 f  FFT_outR_reg[3]_i_71/O[1]
                         net (fo=1, routed)           1.000     4.479    Series_recombination_loop/FFT_outR[3]_i_33_0[9]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.303     4.782 r  Series_recombination_loop/FFT_outR[3]_i_57/O
                         net (fo=1, routed)           0.452     5.234    Series_recombination_loop/FFT_outR[3]_i_57_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     5.358 f  Series_recombination_loop/FFT_outR[3]_i_33/O
                         net (fo=8, routed)           0.594     5.952    Series_recombination_loop/FFT_outR[3]_i_33_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     6.076 r  Series_recombination_loop/FFT_outR[3]_i_20/O
                         net (fo=103, routed)         0.961     7.037    Series_recombination_loop/FFT_outR[3]_i_20_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.153     7.190 r  Series_recombination_loop/FFT_outR[7]_i_17_comp/O
                         net (fo=1, routed)           0.962     8.152    Series_recombination_loop/FFT_outR[7]_i_17_n_0_repN
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.327     8.479 r  Series_recombination_loop/FFT_outR[7]_i_4_comp/O
                         net (fo=1, routed)           0.607     9.086    Series_recombination_loop/FFT_outR[7]_i_4_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.593 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.707    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.049    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.163 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.277 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.277    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.590 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.590    Series_recombination_loop/REALL[35]
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    Series_recombination_loop/clk_sys
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/C
                         clock pessimism              0.564     9.133    
                         clock uncertainty           -0.074     9.059    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062     9.121    Series_recombination_loop/FFT_outR_reg[35]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.454ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.360ns  (logic 4.926ns (43.362%)  route 6.434ns (56.638%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.460 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.460    Series_recombination_loop/IMAGG[30]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[30]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                 -1.454    

Slack (VIOLATED) :        -1.434ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.340ns  (logic 4.906ns (43.262%)  route 6.434ns (56.738%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.440 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.440    Series_recombination_loop/IMAGG[28]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[28]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                 -1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 TWiddle1/TWout1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TWout2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y30          FDCE                                         r  TWiddle1/TWout1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/TWout1_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.333    TWiddle1/TWout1[9]
    SLICE_X11Y30         FDCE                                         r  TWiddle1/TWout2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.828    -0.827    TWiddle1/CLK
    SLICE_X11Y30         FDCE                                         r  TWiddle1/TWout2_reg[9]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.066    -0.487    TWiddle1/TWout2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.564    -0.583    TWiddle1/CLK
    SLICE_X8Y34          FDCE                                         r  TWiddle1/TW2out2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  TWiddle1/TW2out2_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.363    TWiddle1/TW2out2[11]
    SLICE_X8Y34          FDCE                                         r  TWiddle1/Twiddleout2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    TWiddle1/CLK
    SLICE_X8Y34          FDCE                                         r  TWiddle1/Twiddleout2_reg[11]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.064    -0.519    TWiddle1/Twiddleout2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 input/buffer_push_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  input/buffer_push_reg/Q
                         net (fo=3, routed)           0.110    -0.335    input/buffer_push_reg_n_0
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.045    -0.290 r  input/buffer_done_i_1/O
                         net (fo=1, routed)           0.000    -0.290    input/buffer_done_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/buffer_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/buffer_done_reg/C
                         clock pessimism              0.251    -0.573    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.120    -0.453    input/buffer_done_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 input/count2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/byte_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.227%)  route 0.113ns (37.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.565    -0.582    input/clk_sys
    SLICE_X13Y12         FDCE                                         r  input/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  input/count2_reg[6]/Q
                         net (fo=14, routed)          0.113    -0.328    input/count2_reg_n_0_[6]
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.045    -0.283 r  input/byte_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    input/byte_out[5]_i_1_n_0
    SLICE_X12Y12         FDCE                                         r  input/byte_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.834    -0.821    input/clk_sys
    SLICE_X12Y12         FDCE                                         r  input/byte_out_reg[5]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X12Y12         FDCE (Hold_fdce_C_D)         0.121    -0.448    input/byte_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X12Y6          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS6_reg[5]/Q
                         net (fo=4, routed)           0.266    -0.149    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.318    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X12Y6          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS6_reg[5]/Q
                         net (fo=4, routed)           0.266    -0.149    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.879    -0.776    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.502    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.319    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 input/shift_reg_buffer_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/shift_reg_buffer_reg[64]/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.563    -0.584    input/clk_sys
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.420 r  input/shift_reg_buffer_reg[0]/Q
                         net (fo=4, routed)           0.067    -0.353    input/shift_reg_buffer_reg_n_0_[0]
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[64]/C
                         clock pessimism              0.240    -0.584    
    SLICE_X8Y16          FDPE (Hold_fdpe_C_D)         0.060    -0.524    input/shift_reg_buffer_reg[64]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.823%)  route 0.270ns (62.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.567    -0.580    DFTBD_RAMs/clk_sys
    SLICE_X12Y8          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.416 r  DFTBD_RAMs/ADDRESS6_reg[4]/Q
                         net (fo=4, routed)           0.270    -0.147    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.318    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    TWiddle1/CLK
    SLICE_X9Y31          FDCE                                         r  TWiddle1/TW2out2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  TWiddle1/TW2out2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.329    TWiddle1/TW2out2[3]
    SLICE_X9Y33          FDCE                                         r  TWiddle1/Twiddleout2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    TWiddle1/CLK
    SLICE_X9Y33          FDCE                                         r  TWiddle1/Twiddleout2_reg[3]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X9Y33          FDCE (Hold_fdce_C_D)         0.070    -0.500    TWiddle1/Twiddleout2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 TWiddle1/Twiddleout2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/ARG__1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.365%)  route 0.200ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    TWiddle1/CLK
    SLICE_X11Y31         FDCE                                         r  TWiddle1/Twiddleout2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  TWiddle1/Twiddleout2_reg[8]/Q
                         net (fo=2, routed)           0.200    -0.245    Series_recombination_loop/ARG__0_0[8]
    DSP48_X0Y12          DSP48E1                                      r  Series_recombination_loop/ARG__1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.918    -0.737    Series_recombination_loop/clk_sys
    DSP48_X0Y12          DSP48E1                                      r  Series_recombination_loop/ARG__1/CLK
                         clock pessimism              0.254    -0.483    
    DSP48_X0Y12          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                      0.066    -0.417    Series_recombination_loop/ARG__1
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y13      Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      DFTBD_RAMs/DFTBD_RAM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0_1
  To Clock:  clk_mic_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mic_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   CLOCK/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y58     input/read_en_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58     input/read_en_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58     input/read_en_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58     input/read_en_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y58     input/read_en_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :          108  Failing Endpoints,  Worst Slack       -1.654ns,  Total Violation      -76.150ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.654ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.561ns  (logic 5.127ns (44.347%)  route 6.434ns (55.653%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.661 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.661    Series_recombination_loop/IMAGG[33]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.006    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 -1.654    

Slack (VIOLATED) :        -1.646ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 5.119ns (44.308%)  route 6.434ns (55.692%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.653 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.653    Series_recombination_loop/IMAGG[35]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.006    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                 -1.646    

Slack (VIOLATED) :        -1.570ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 5.043ns (43.939%)  route 6.434ns (56.061%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.577 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.577    Series_recombination_loop/IMAGG[34]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.006    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                 -1.570    

Slack (VIOLATED) :        -1.550ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.457ns  (logic 5.023ns (43.842%)  route 6.434ns (56.158%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.557 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.557    Series_recombination_loop/IMAGG[32]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.006    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 -1.550    

Slack (VIOLATED) :        -1.537ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 5.010ns (43.778%)  route 6.434ns (56.222%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.544 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.544    Series_recombination_loop/IMAGG[29]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.006    Series_recombination_loop/FFT_outI_reg[29]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 -1.537    

Slack (VIOLATED) :        -1.529ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.002ns (43.738%)  route 6.434ns (56.262%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.536 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.536    Series_recombination_loop/IMAGG[31]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.006    Series_recombination_loop/FFT_outI_reg[31]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 -1.529    

Slack (VIOLATED) :        -1.489ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.512ns  (logic 5.513ns (47.891%)  route 5.999ns (52.109%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.475 f  Series_recombination_loop/FFT_outI_reg[27]_i_73/O[1]
                         net (fo=5, routed)           0.835     2.309    ord_diff[17]
    SLICE_X4Y41          LUT1 (Prop_lut1_I0_O)        0.303     2.612 r  FFT_outR[3]_i_91/O
                         net (fo=1, routed)           0.000     2.612    FFT_outR[3]_i_91_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.144 r  FFT_outR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.144    FFT_outR_reg[3]_i_74_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.478 f  FFT_outR_reg[3]_i_71/O[1]
                         net (fo=1, routed)           1.000     4.479    Series_recombination_loop/FFT_outR[3]_i_33_0[9]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.303     4.782 r  Series_recombination_loop/FFT_outR[3]_i_57/O
                         net (fo=1, routed)           0.452     5.234    Series_recombination_loop/FFT_outR[3]_i_57_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     5.358 f  Series_recombination_loop/FFT_outR[3]_i_33/O
                         net (fo=8, routed)           0.594     5.952    Series_recombination_loop/FFT_outR[3]_i_33_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     6.076 r  Series_recombination_loop/FFT_outR[3]_i_20/O
                         net (fo=103, routed)         0.961     7.037    Series_recombination_loop/FFT_outR[3]_i_20_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.153     7.190 r  Series_recombination_loop/FFT_outR[7]_i_17_comp/O
                         net (fo=1, routed)           0.962     8.152    Series_recombination_loop/FFT_outR[7]_i_17_n_0_repN
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.327     8.479 r  Series_recombination_loop/FFT_outR[7]_i_4_comp/O
                         net (fo=1, routed)           0.607     9.086    Series_recombination_loop/FFT_outR[7]_i_4_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.593 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.707    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.049    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.163 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.277 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.277    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.611 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.611    Series_recombination_loop/REALL[33]
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    Series_recombination_loop/clk_sys
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/C
                         clock pessimism              0.564     9.133    
                         clock uncertainty           -0.074     9.060    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062     9.122    Series_recombination_loop/FFT_outR_reg[33]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 -1.489    

Slack (VIOLATED) :        -1.468ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.491ns  (logic 5.492ns (47.795%)  route 5.999ns (52.205%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.475 f  Series_recombination_loop/FFT_outI_reg[27]_i_73/O[1]
                         net (fo=5, routed)           0.835     2.309    ord_diff[17]
    SLICE_X4Y41          LUT1 (Prop_lut1_I0_O)        0.303     2.612 r  FFT_outR[3]_i_91/O
                         net (fo=1, routed)           0.000     2.612    FFT_outR[3]_i_91_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.144 r  FFT_outR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.144    FFT_outR_reg[3]_i_74_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.478 f  FFT_outR_reg[3]_i_71/O[1]
                         net (fo=1, routed)           1.000     4.479    Series_recombination_loop/FFT_outR[3]_i_33_0[9]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.303     4.782 r  Series_recombination_loop/FFT_outR[3]_i_57/O
                         net (fo=1, routed)           0.452     5.234    Series_recombination_loop/FFT_outR[3]_i_57_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     5.358 f  Series_recombination_loop/FFT_outR[3]_i_33/O
                         net (fo=8, routed)           0.594     5.952    Series_recombination_loop/FFT_outR[3]_i_33_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     6.076 r  Series_recombination_loop/FFT_outR[3]_i_20/O
                         net (fo=103, routed)         0.961     7.037    Series_recombination_loop/FFT_outR[3]_i_20_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.153     7.190 r  Series_recombination_loop/FFT_outR[7]_i_17_comp/O
                         net (fo=1, routed)           0.962     8.152    Series_recombination_loop/FFT_outR[7]_i_17_n_0_repN
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.327     8.479 r  Series_recombination_loop/FFT_outR[7]_i_4_comp/O
                         net (fo=1, routed)           0.607     9.086    Series_recombination_loop/FFT_outR[7]_i_4_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.593 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.707    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.049    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.163 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.277 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.277    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.590 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.590    Series_recombination_loop/REALL[35]
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    Series_recombination_loop/clk_sys
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/C
                         clock pessimism              0.564     9.133    
                         clock uncertainty           -0.074     9.060    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062     9.122    Series_recombination_loop/FFT_outR_reg[35]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                 -1.468    

Slack (VIOLATED) :        -1.453ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.360ns  (logic 4.926ns (43.362%)  route 6.434ns (56.638%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.460 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.460    Series_recombination_loop/IMAGG[30]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.006    Series_recombination_loop/FFT_outI_reg[30]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                 -1.453    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.340ns  (logic 4.906ns (43.262%)  route 6.434ns (56.738%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.440 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.440    Series_recombination_loop/IMAGG[28]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.897    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.006    Series_recombination_loop/FFT_outI_reg[28]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                 -1.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 TWiddle1/TWout1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TWout2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y30          FDCE                                         r  TWiddle1/TWout1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/TWout1_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.333    TWiddle1/TWout1[9]
    SLICE_X11Y30         FDCE                                         r  TWiddle1/TWout2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.828    -0.827    TWiddle1/CLK
    SLICE_X11Y30         FDCE                                         r  TWiddle1/TWout2_reg[9]/C
                         clock pessimism              0.274    -0.553    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.066    -0.487    TWiddle1/TWout2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.564    -0.583    TWiddle1/CLK
    SLICE_X8Y34          FDCE                                         r  TWiddle1/TW2out2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  TWiddle1/TW2out2_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.363    TWiddle1/TW2out2[11]
    SLICE_X8Y34          FDCE                                         r  TWiddle1/Twiddleout2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    TWiddle1/CLK
    SLICE_X8Y34          FDCE                                         r  TWiddle1/Twiddleout2_reg[11]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.064    -0.519    TWiddle1/Twiddleout2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 input/buffer_push_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  input/buffer_push_reg/Q
                         net (fo=3, routed)           0.110    -0.335    input/buffer_push_reg_n_0
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.045    -0.290 r  input/buffer_done_i_1/O
                         net (fo=1, routed)           0.000    -0.290    input/buffer_done_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/buffer_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/buffer_done_reg/C
                         clock pessimism              0.251    -0.573    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.120    -0.453    input/buffer_done_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 input/count2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/byte_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.227%)  route 0.113ns (37.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.565    -0.582    input/clk_sys
    SLICE_X13Y12         FDCE                                         r  input/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  input/count2_reg[6]/Q
                         net (fo=14, routed)          0.113    -0.328    input/count2_reg_n_0_[6]
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.045    -0.283 r  input/byte_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    input/byte_out[5]_i_1_n_0
    SLICE_X12Y12         FDCE                                         r  input/byte_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.834    -0.821    input/clk_sys
    SLICE_X12Y12         FDCE                                         r  input/byte_out_reg[5]/C
                         clock pessimism              0.252    -0.569    
    SLICE_X12Y12         FDCE (Hold_fdce_C_D)         0.121    -0.448    input/byte_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X12Y6          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS6_reg[5]/Q
                         net (fo=4, routed)           0.266    -0.149    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.318    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X12Y6          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS6_reg[5]/Q
                         net (fo=4, routed)           0.266    -0.149    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.879    -0.776    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.502    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.319    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 input/shift_reg_buffer_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/shift_reg_buffer_reg[64]/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.563    -0.584    input/clk_sys
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.420 r  input/shift_reg_buffer_reg[0]/Q
                         net (fo=4, routed)           0.067    -0.353    input/shift_reg_buffer_reg_n_0_[0]
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[64]/C
                         clock pessimism              0.240    -0.584    
    SLICE_X8Y16          FDPE (Hold_fdpe_C_D)         0.060    -0.524    input/shift_reg_buffer_reg[64]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.823%)  route 0.270ns (62.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.567    -0.580    DFTBD_RAMs/clk_sys
    SLICE_X12Y8          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.416 r  DFTBD_RAMs/ADDRESS6_reg[4]/Q
                         net (fo=4, routed)           0.270    -0.147    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.318    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    TWiddle1/CLK
    SLICE_X9Y31          FDCE                                         r  TWiddle1/TW2out2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  TWiddle1/TW2out2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.329    TWiddle1/TW2out2[3]
    SLICE_X9Y33          FDCE                                         r  TWiddle1/Twiddleout2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    TWiddle1/CLK
    SLICE_X9Y33          FDCE                                         r  TWiddle1/Twiddleout2_reg[3]/C
                         clock pessimism              0.254    -0.570    
    SLICE_X9Y33          FDCE (Hold_fdce_C_D)         0.070    -0.500    TWiddle1/Twiddleout2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 TWiddle1/Twiddleout2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/ARG__1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.365%)  route 0.200ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    TWiddle1/CLK
    SLICE_X11Y31         FDCE                                         r  TWiddle1/Twiddleout2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  TWiddle1/Twiddleout2_reg[8]/Q
                         net (fo=2, routed)           0.200    -0.245    Series_recombination_loop/ARG__0_0[8]
    DSP48_X0Y12          DSP48E1                                      r  Series_recombination_loop/ARG__1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.918    -0.737    Series_recombination_loop/clk_sys
    DSP48_X0Y12          DSP48E1                                      r  Series_recombination_loop/ARG__1/CLK
                         clock pessimism              0.254    -0.483    
    DSP48_X0Y12          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                      0.066    -0.417    Series_recombination_loop/ARG__1
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X0Y13      Series_recombination_loop/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9      DFTBD_RAMs/DFTBD_RAM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      DFTBD_RAMs/DFTBD_RAM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      DFTBD_RAMs/DFTBD_RAM3/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7      DFTBD_RAMs/DFTBD_RAM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      DFTBD_RAMs/DFTBD_RAM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13     DFTBD_RAMs/ADDRESS1_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12     DFTBD_RAMs/ADDRESS2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS3_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y13     DFTBD_RAMs/ADDRESS1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y12     DFTBD_RAMs/ADDRESS2_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y14     DFTBD_RAMs/ADDRESS2_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS3_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y12     DFTBD_RAMs/ADDRESS3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.670ns (21.743%)  route 2.411ns (78.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.476     2.168    input/count0
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X12Y60         FDRE (Setup_fdre_C_CE)      -0.377     8.311    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.863%)  route 2.166ns (77.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           2.166     1.771    input/read_en
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.124     1.895 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     1.895    input/buffer_push_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.436     8.484    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.399     8.883    
                         clock uncertainty           -0.194     8.689    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.029     8.718    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  6.823    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.642ns (24.017%)  route 2.031ns (75.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 f  input/read_en_reg/Q
                         net (fo=4, routed)           2.031     1.636    input/read_en
    SLICE_X12Y58         LUT3 (Prop_lut3_I2_O)        0.124     1.760 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.760    input/read_en2_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.436     8.484    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.399     8.883    
                         clock uncertainty           -0.194     8.689    
    SLICE_X12Y58         FDRE (Setup_fdre_C_D)        0.081     8.770    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  7.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.568%)  route 0.807ns (79.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.807     0.385    input/read_en
    SLICE_X12Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.430 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.430    input/read_en2_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.194    -0.075    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.121     0.046    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.904%)  route 0.841ns (80.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.841     0.419    input/read_en
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.464 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.464    input/buffer_push_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.194    -0.075    
    SLICE_X13Y58         FDCE (Hold_fdce_C_D)         0.091     0.016    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.207ns (18.361%)  route 0.920ns (81.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.541    input/count0
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X12Y60         FDRE (Hold_fdre_C_CE)       -0.083    -0.159    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.670ns (21.743%)  route 2.411ns (78.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.476     2.168    input/count0
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X12Y60         FDRE (Setup_fdre_C_CE)      -0.377     8.311    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.863%)  route 2.166ns (77.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           2.166     1.771    input/read_en
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.124     1.895 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     1.895    input/buffer_push_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.436     8.484    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.399     8.883    
                         clock uncertainty           -0.194     8.689    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.029     8.718    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  6.823    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.642ns (24.017%)  route 2.031ns (75.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 f  input/read_en_reg/Q
                         net (fo=4, routed)           2.031     1.636    input/read_en
    SLICE_X12Y58         LUT3 (Prop_lut3_I2_O)        0.124     1.760 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.760    input/read_en2_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.436     8.484    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.399     8.883    
                         clock uncertainty           -0.194     8.689    
    SLICE_X12Y58         FDRE (Setup_fdre_C_D)        0.081     8.770    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  7.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.568%)  route 0.807ns (79.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.807     0.385    input/read_en
    SLICE_X12Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.430 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.430    input/read_en2_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.194    -0.075    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.121     0.046    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.904%)  route 0.841ns (80.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.841     0.419    input/read_en
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.464 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.464    input/buffer_push_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.194    -0.075    
    SLICE_X13Y58         FDCE (Hold_fdce_C_D)         0.091     0.016    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.207ns (18.361%)  route 0.920ns (81.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.541    input/count0
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X12Y60         FDRE (Hold_fdre_C_CE)       -0.083    -0.159    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :          108  Failing Endpoints,  Worst Slack       -1.655ns,  Total Violation      -76.242ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.655ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.561ns  (logic 5.127ns (44.347%)  route 6.434ns (55.653%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.661 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.661    Series_recombination_loop/IMAGG[33]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 -1.655    

Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 5.119ns (44.308%)  route 6.434ns (55.692%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.653 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.653    Series_recombination_loop/IMAGG[35]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 5.043ns (43.939%)  route 6.434ns (56.061%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.577 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.577    Series_recombination_loop/IMAGG[34]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.551ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.457ns  (logic 5.023ns (43.842%)  route 6.434ns (56.158%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.557 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.557    Series_recombination_loop/IMAGG[32]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 -1.551    

Slack (VIOLATED) :        -1.538ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 5.010ns (43.778%)  route 6.434ns (56.222%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.544 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.544    Series_recombination_loop/IMAGG[29]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[29]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 -1.538    

Slack (VIOLATED) :        -1.530ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.002ns (43.738%)  route 6.434ns (56.262%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.536 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.536    Series_recombination_loop/IMAGG[31]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[31]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 -1.530    

Slack (VIOLATED) :        -1.490ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.512ns  (logic 5.513ns (47.891%)  route 5.999ns (52.109%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.475 f  Series_recombination_loop/FFT_outI_reg[27]_i_73/O[1]
                         net (fo=5, routed)           0.835     2.309    ord_diff[17]
    SLICE_X4Y41          LUT1 (Prop_lut1_I0_O)        0.303     2.612 r  FFT_outR[3]_i_91/O
                         net (fo=1, routed)           0.000     2.612    FFT_outR[3]_i_91_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.144 r  FFT_outR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.144    FFT_outR_reg[3]_i_74_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.478 f  FFT_outR_reg[3]_i_71/O[1]
                         net (fo=1, routed)           1.000     4.479    Series_recombination_loop/FFT_outR[3]_i_33_0[9]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.303     4.782 r  Series_recombination_loop/FFT_outR[3]_i_57/O
                         net (fo=1, routed)           0.452     5.234    Series_recombination_loop/FFT_outR[3]_i_57_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     5.358 f  Series_recombination_loop/FFT_outR[3]_i_33/O
                         net (fo=8, routed)           0.594     5.952    Series_recombination_loop/FFT_outR[3]_i_33_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     6.076 r  Series_recombination_loop/FFT_outR[3]_i_20/O
                         net (fo=103, routed)         0.961     7.037    Series_recombination_loop/FFT_outR[3]_i_20_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.153     7.190 r  Series_recombination_loop/FFT_outR[7]_i_17_comp/O
                         net (fo=1, routed)           0.962     8.152    Series_recombination_loop/FFT_outR[7]_i_17_n_0_repN
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.327     8.479 r  Series_recombination_loop/FFT_outR[7]_i_4_comp/O
                         net (fo=1, routed)           0.607     9.086    Series_recombination_loop/FFT_outR[7]_i_4_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.593 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.707    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.049    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.163 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.277 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.277    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.611 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.611    Series_recombination_loop/REALL[33]
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    Series_recombination_loop/clk_sys
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/C
                         clock pessimism              0.564     9.133    
                         clock uncertainty           -0.074     9.059    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062     9.121    Series_recombination_loop/FFT_outR_reg[33]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 -1.490    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.491ns  (logic 5.492ns (47.795%)  route 5.999ns (52.205%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.475 f  Series_recombination_loop/FFT_outI_reg[27]_i_73/O[1]
                         net (fo=5, routed)           0.835     2.309    ord_diff[17]
    SLICE_X4Y41          LUT1 (Prop_lut1_I0_O)        0.303     2.612 r  FFT_outR[3]_i_91/O
                         net (fo=1, routed)           0.000     2.612    FFT_outR[3]_i_91_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.144 r  FFT_outR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.144    FFT_outR_reg[3]_i_74_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.478 f  FFT_outR_reg[3]_i_71/O[1]
                         net (fo=1, routed)           1.000     4.479    Series_recombination_loop/FFT_outR[3]_i_33_0[9]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.303     4.782 r  Series_recombination_loop/FFT_outR[3]_i_57/O
                         net (fo=1, routed)           0.452     5.234    Series_recombination_loop/FFT_outR[3]_i_57_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     5.358 f  Series_recombination_loop/FFT_outR[3]_i_33/O
                         net (fo=8, routed)           0.594     5.952    Series_recombination_loop/FFT_outR[3]_i_33_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     6.076 r  Series_recombination_loop/FFT_outR[3]_i_20/O
                         net (fo=103, routed)         0.961     7.037    Series_recombination_loop/FFT_outR[3]_i_20_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.153     7.190 r  Series_recombination_loop/FFT_outR[7]_i_17_comp/O
                         net (fo=1, routed)           0.962     8.152    Series_recombination_loop/FFT_outR[7]_i_17_n_0_repN
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.327     8.479 r  Series_recombination_loop/FFT_outR[7]_i_4_comp/O
                         net (fo=1, routed)           0.607     9.086    Series_recombination_loop/FFT_outR[7]_i_4_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.593 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.707    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.049    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.163 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.277 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.277    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.590 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.590    Series_recombination_loop/REALL[35]
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    Series_recombination_loop/clk_sys
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/C
                         clock pessimism              0.564     9.133    
                         clock uncertainty           -0.074     9.059    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062     9.121    Series_recombination_loop/FFT_outR_reg[35]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.454ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.360ns  (logic 4.926ns (43.362%)  route 6.434ns (56.638%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.460 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.460    Series_recombination_loop/IMAGG[30]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[30]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                 -1.454    

Slack (VIOLATED) :        -1.434ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.340ns  (logic 4.906ns (43.262%)  route 6.434ns (56.738%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.440 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.440    Series_recombination_loop/IMAGG[28]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[28]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                 -1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 TWiddle1/TWout1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TWout2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y30          FDCE                                         r  TWiddle1/TWout1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/TWout1_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.333    TWiddle1/TWout1[9]
    SLICE_X11Y30         FDCE                                         r  TWiddle1/TWout2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.828    -0.827    TWiddle1/CLK
    SLICE_X11Y30         FDCE                                         r  TWiddle1/TWout2_reg[9]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.066    -0.413    TWiddle1/TWout2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.564    -0.583    TWiddle1/CLK
    SLICE_X8Y34          FDCE                                         r  TWiddle1/TW2out2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  TWiddle1/TW2out2_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.363    TWiddle1/TW2out2[11]
    SLICE_X8Y34          FDCE                                         r  TWiddle1/Twiddleout2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    TWiddle1/CLK
    SLICE_X8Y34          FDCE                                         r  TWiddle1/Twiddleout2_reg[11]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.064    -0.445    TWiddle1/Twiddleout2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 input/buffer_push_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  input/buffer_push_reg/Q
                         net (fo=3, routed)           0.110    -0.335    input/buffer_push_reg_n_0
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.045    -0.290 r  input/buffer_done_i_1/O
                         net (fo=1, routed)           0.000    -0.290    input/buffer_done_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/buffer_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/buffer_done_reg/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.120    -0.379    input/buffer_done_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 input/count2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/byte_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.227%)  route 0.113ns (37.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.565    -0.582    input/clk_sys
    SLICE_X13Y12         FDCE                                         r  input/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  input/count2_reg[6]/Q
                         net (fo=14, routed)          0.113    -0.328    input/count2_reg_n_0_[6]
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.045    -0.283 r  input/byte_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    input/byte_out[5]_i_1_n_0
    SLICE_X12Y12         FDCE                                         r  input/byte_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.834    -0.821    input/clk_sys
    SLICE_X12Y12         FDCE                                         r  input/byte_out_reg[5]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X12Y12         FDCE (Hold_fdce_C_D)         0.121    -0.374    input/byte_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X12Y6          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS6_reg[5]/Q
                         net (fo=4, routed)           0.266    -0.149    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
                         clock uncertainty            0.074    -0.426    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.243    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X12Y6          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS6_reg[5]/Q
                         net (fo=4, routed)           0.266    -0.149    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.879    -0.776    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.502    
                         clock uncertainty            0.074    -0.427    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.244    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 input/shift_reg_buffer_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/shift_reg_buffer_reg[64]/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.563    -0.584    input/clk_sys
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.420 r  input/shift_reg_buffer_reg[0]/Q
                         net (fo=4, routed)           0.067    -0.353    input/shift_reg_buffer_reg_n_0_[0]
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[64]/C
                         clock pessimism              0.240    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X8Y16          FDPE (Hold_fdpe_C_D)         0.060    -0.450    input/shift_reg_buffer_reg[64]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.823%)  route 0.270ns (62.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.567    -0.580    DFTBD_RAMs/clk_sys
    SLICE_X12Y8          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.416 r  DFTBD_RAMs/ADDRESS6_reg[4]/Q
                         net (fo=4, routed)           0.270    -0.147    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
                         clock uncertainty            0.074    -0.426    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.243    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    TWiddle1/CLK
    SLICE_X9Y31          FDCE                                         r  TWiddle1/TW2out2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  TWiddle1/TW2out2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.329    TWiddle1/TW2out2[3]
    SLICE_X9Y33          FDCE                                         r  TWiddle1/Twiddleout2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    TWiddle1/CLK
    SLICE_X9Y33          FDCE                                         r  TWiddle1/Twiddleout2_reg[3]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X9Y33          FDCE (Hold_fdce_C_D)         0.070    -0.426    TWiddle1/Twiddleout2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 TWiddle1/Twiddleout2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/ARG__1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.365%)  route 0.200ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    TWiddle1/CLK
    SLICE_X11Y31         FDCE                                         r  TWiddle1/Twiddleout2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  TWiddle1/Twiddleout2_reg[8]/Q
                         net (fo=2, routed)           0.200    -0.245    Series_recombination_loop/ARG__0_0[8]
    DSP48_X0Y12          DSP48E1                                      r  Series_recombination_loop/ARG__1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.918    -0.737    Series_recombination_loop/clk_sys
    DSP48_X0Y12          DSP48E1                                      r  Series_recombination_loop/ARG__1/CLK
                         clock pessimism              0.254    -0.483    
                         clock uncertainty            0.074    -0.408    
    DSP48_X0Y12          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                      0.066    -0.342    Series_recombination_loop/ARG__1
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             5.917ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.275    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.275    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.917    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.670ns (21.743%)  route 2.411ns (78.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.476     2.168    input/count0
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.688    
    SLICE_X12Y60         FDRE (Setup_fdre_C_CE)      -0.377     8.311    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.311    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.823ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.863%)  route 2.166ns (77.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           2.166     1.771    input/read_en
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.124     1.895 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     1.895    input/buffer_push_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.436     8.484    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.399     8.883    
                         clock uncertainty           -0.194     8.689    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.029     8.718    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                          8.718    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  6.823    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.642ns (24.017%)  route 2.031ns (75.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 f  input/read_en_reg/Q
                         net (fo=4, routed)           2.031     1.636    input/read_en
    SLICE_X12Y58         LUT3 (Prop_lut3_I2_O)        0.124     1.760 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.760    input/read_en2_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.436     8.484    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.399     8.883    
                         clock uncertainty           -0.194     8.689    
    SLICE_X12Y58         FDRE (Setup_fdre_C_D)        0.081     8.770    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  7.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.568%)  route 0.807ns (79.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.807     0.385    input/read_en
    SLICE_X12Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.430 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.430    input/read_en2_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.194    -0.075    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.121     0.046    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.904%)  route 0.841ns (80.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.841     0.419    input/read_en
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.464 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.464    input/buffer_push_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.194    -0.075    
    SLICE_X13Y58         FDCE (Hold_fdce_C_D)         0.091     0.016    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.207ns (18.361%)  route 0.920ns (81.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.541    input/count0
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X12Y60         FDRE (Hold_fdre_C_CE)       -0.083    -0.159    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.182    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.784    





---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :          108  Failing Endpoints,  Worst Slack       -1.655ns,  Total Violation      -76.242ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.655ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.561ns  (logic 5.127ns (44.347%)  route 6.434ns (55.653%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.661 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.661    Series_recombination_loop/IMAGG[33]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[33]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[33]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                 -1.655    

Slack (VIOLATED) :        -1.647ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 5.119ns (44.308%)  route 6.434ns (55.692%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.653 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.653    Series_recombination_loop/IMAGG[35]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[35]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[35]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.653    
  -------------------------------------------------------------------
                         slack                                 -1.647    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 5.043ns (43.939%)  route 6.434ns (56.061%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.577 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.577    Series_recombination_loop/IMAGG[34]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[34]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[34]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.551ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.457ns  (logic 5.023ns (43.842%)  route 6.434ns (56.158%))
  Logic Levels:           24  (CARRY4=17 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.338 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.338    Series_recombination_loop/FFT_outI_reg[31]_i_1_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.557 r  Series_recombination_loop/FFT_outI_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.557    Series_recombination_loop/IMAGG[32]
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y52          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[32]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[32]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 -1.551    

Slack (VIOLATED) :        -1.538ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.444ns  (logic 5.010ns (43.778%)  route 6.434ns (56.222%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.544 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.544    Series_recombination_loop/IMAGG[29]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[29]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[29]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.544    
  -------------------------------------------------------------------
                         slack                                 -1.538    

Slack (VIOLATED) :        -1.530ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.436ns  (logic 5.002ns (43.738%)  route 6.434ns (56.262%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.536 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.536    Series_recombination_loop/IMAGG[31]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[31]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[31]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 -1.530    

Slack (VIOLATED) :        -1.490ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.512ns  (logic 5.513ns (47.891%)  route 5.999ns (52.109%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.475 f  Series_recombination_loop/FFT_outI_reg[27]_i_73/O[1]
                         net (fo=5, routed)           0.835     2.309    ord_diff[17]
    SLICE_X4Y41          LUT1 (Prop_lut1_I0_O)        0.303     2.612 r  FFT_outR[3]_i_91/O
                         net (fo=1, routed)           0.000     2.612    FFT_outR[3]_i_91_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.144 r  FFT_outR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.144    FFT_outR_reg[3]_i_74_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.478 f  FFT_outR_reg[3]_i_71/O[1]
                         net (fo=1, routed)           1.000     4.479    Series_recombination_loop/FFT_outR[3]_i_33_0[9]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.303     4.782 r  Series_recombination_loop/FFT_outR[3]_i_57/O
                         net (fo=1, routed)           0.452     5.234    Series_recombination_loop/FFT_outR[3]_i_57_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     5.358 f  Series_recombination_loop/FFT_outR[3]_i_33/O
                         net (fo=8, routed)           0.594     5.952    Series_recombination_loop/FFT_outR[3]_i_33_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     6.076 r  Series_recombination_loop/FFT_outR[3]_i_20/O
                         net (fo=103, routed)         0.961     7.037    Series_recombination_loop/FFT_outR[3]_i_20_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.153     7.190 r  Series_recombination_loop/FFT_outR[7]_i_17_comp/O
                         net (fo=1, routed)           0.962     8.152    Series_recombination_loop/FFT_outR[7]_i_17_n_0_repN
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.327     8.479 r  Series_recombination_loop/FFT_outR[7]_i_4_comp/O
                         net (fo=1, routed)           0.607     9.086    Series_recombination_loop/FFT_outR[7]_i_4_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.593 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.707    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.049    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.163 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.277 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.277    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.611 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[1]
                         net (fo=1, routed)           0.000    10.611    Series_recombination_loop/REALL[33]
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    Series_recombination_loop/clk_sys
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[33]/C
                         clock pessimism              0.564     9.133    
                         clock uncertainty           -0.074     9.059    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062     9.121    Series_recombination_loop/FFT_outR_reg[33]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 -1.490    

Slack (VIOLATED) :        -1.469ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outR_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.491ns  (logic 5.492ns (47.795%)  route 5.999ns (52.205%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.475 f  Series_recombination_loop/FFT_outI_reg[27]_i_73/O[1]
                         net (fo=5, routed)           0.835     2.309    ord_diff[17]
    SLICE_X4Y41          LUT1 (Prop_lut1_I0_O)        0.303     2.612 r  FFT_outR[3]_i_91/O
                         net (fo=1, routed)           0.000     2.612    FFT_outR[3]_i_91_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.144 r  FFT_outR_reg[3]_i_74/CO[3]
                         net (fo=1, routed)           0.000     3.144    FFT_outR_reg[3]_i_74_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.478 f  FFT_outR_reg[3]_i_71/O[1]
                         net (fo=1, routed)           1.000     4.479    Series_recombination_loop/FFT_outR[3]_i_33_0[9]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.303     4.782 r  Series_recombination_loop/FFT_outR[3]_i_57/O
                         net (fo=1, routed)           0.452     5.234    Series_recombination_loop/FFT_outR[3]_i_57_n_0
    SLICE_X2Y42          LUT6 (Prop_lut6_I5_O)        0.124     5.358 f  Series_recombination_loop/FFT_outR[3]_i_33/O
                         net (fo=8, routed)           0.594     5.952    Series_recombination_loop/FFT_outR[3]_i_33_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I2_O)        0.124     6.076 r  Series_recombination_loop/FFT_outR[3]_i_20/O
                         net (fo=103, routed)         0.961     7.037    Series_recombination_loop/FFT_outR[3]_i_20_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.153     7.190 r  Series_recombination_loop/FFT_outR[7]_i_17_comp/O
                         net (fo=1, routed)           0.962     8.152    Series_recombination_loop/FFT_outR[7]_i_17_n_0_repN
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.327     8.479 r  Series_recombination_loop/FFT_outR[7]_i_4_comp/O
                         net (fo=1, routed)           0.607     9.086    Series_recombination_loop/FFT_outR[7]_i_4_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.593 r  Series_recombination_loop/FFT_outR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.593    Series_recombination_loop/FFT_outR_reg[7]_i_1_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.707 r  Series_recombination_loop/FFT_outR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.707    Series_recombination_loop/FFT_outR_reg[11]_i_1_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.821 r  Series_recombination_loop/FFT_outR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.821    Series_recombination_loop/FFT_outR_reg[15]_i_1_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.935 r  Series_recombination_loop/FFT_outR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.935    Series_recombination_loop/FFT_outR_reg[19]_i_1_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.049 r  Series_recombination_loop/FFT_outR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.049    Series_recombination_loop/FFT_outR_reg[23]_i_1_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.163 r  Series_recombination_loop/FFT_outR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.163    Series_recombination_loop/FFT_outR_reg[27]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.277 r  Series_recombination_loop/FFT_outR_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.277    Series_recombination_loop/FFT_outR_reg[31]_i_1_n_0
    SLICE_X5Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.590 r  Series_recombination_loop/FFT_outR_reg[35]_i_2/O[3]
                         net (fo=1, routed)           0.000    10.590    Series_recombination_loop/REALL[35]
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    Series_recombination_loop/clk_sys
    SLICE_X5Y49          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[35]/C
                         clock pessimism              0.564     9.133    
                         clock uncertainty           -0.074     9.059    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.062     9.121    Series_recombination_loop/FFT_outR_reg[35]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                 -1.469    

Slack (VIOLATED) :        -1.454ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.360ns  (logic 4.926ns (43.362%)  route 6.434ns (56.638%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.460 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.460    Series_recombination_loop/IMAGG[30]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[30]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[30]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.460    
  -------------------------------------------------------------------
                         slack                                 -1.454    

Slack (VIOLATED) :        -1.434ns  (required time - arrival time)
  Source:                 Series_recombination_loop/order_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/FFT_outI_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.340ns  (logic 4.906ns (43.262%)  route 6.434ns (56.738%))
  Logic Levels:           23  (CARRY4=16 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.566    -0.901    Series_recombination_loop/clk_sys
    SLICE_X9Y36          FDRE                                         r  Series_recombination_loop/order_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.456    -0.445 r  Series_recombination_loop/order_reg[0]/Q
                         net (fo=28, routed)          0.587     0.143    Series_recombination_loop/order_R_OBUF[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.124     0.267 r  Series_recombination_loop/FFT_outR[35]_i_48/O
                         net (fo=1, routed)           0.000     0.267    Series_recombination_loop/FFT_outR[35]_i_48_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     0.799 r  Series_recombination_loop/FFT_outR_reg[35]_i_29/CO[3]
                         net (fo=1, routed)           0.000     0.799    Series_recombination_loop/FFT_outR_reg[35]_i_29_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.913 r  Series_recombination_loop/FFT_outR_reg[35]_i_62/CO[3]
                         net (fo=1, routed)           0.000     0.913    Series_recombination_loop/FFT_outR_reg[35]_i_62_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  Series_recombination_loop/FFT_outI_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.027    Series_recombination_loop/FFT_outI_reg[19]_i_31_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  Series_recombination_loop/FFT_outI_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000     1.141    Series_recombination_loop/FFT_outI_reg[27]_i_52_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.255 r  Series_recombination_loop/FFT_outI_reg[27]_i_73/CO[3]
                         net (fo=1, routed)           0.000     1.255    Series_recombination_loop/FFT_outI_reg[27]_i_73_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.369 r  Series_recombination_loop/FFT_outI_reg[27]_i_75/CO[3]
                         net (fo=1, routed)           0.000     1.369    Series_recombination_loop/FFT_outI_reg[27]_i_75_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.703 f  Series_recombination_loop/FFT_outI_reg[27]_i_57/O[1]
                         net (fo=5, routed)           0.619     2.322    Series_recombination_loop/order_reg[30]_0[12]
    SLICE_X10Y42         LUT2 (Prop_lut2_I1_O)        0.303     2.625 r  Series_recombination_loop/FFT_outR[35]_i_57/O
                         net (fo=1, routed)           0.000     2.625    Series_recombination_loop/FFT_outR[35]_i_57_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.138 r  Series_recombination_loop/FFT_outR_reg[35]_i_30/CO[3]
                         net (fo=517, routed)         1.486     4.624    Series_recombination_loop/FFT_outR_reg[35]_i_30_n_0
    SLICE_X15Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.748 f  Series_recombination_loop/FFT_outI[15]_i_42/O
                         net (fo=4, routed)           0.985     5.733    Series_recombination_loop/FFT_outI[15]_i_42_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     5.857 f  Series_recombination_loop/FFT_outI[11]_i_43/O
                         net (fo=2, routed)           0.674     6.532    Series_recombination_loop/FFT_outI[11]_i_43_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I3_O)        0.124     6.656 r  Series_recombination_loop/FFT_outI[3]_i_27/O
                         net (fo=1, routed)           0.919     7.575    Series_recombination_loop/FFT_outI[3]_i_27_n_0
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.124     7.699 r  Series_recombination_loop/FFT_outI[3]_i_17/O
                         net (fo=3, routed)           1.162     8.861    Series_recombination_loop/FFT_outI[3]_i_17_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  Series_recombination_loop/FFT_outI[3]_i_7/O
                         net (fo=1, routed)           0.000     8.985    Series_recombination_loop/FFT_outI[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.518 r  Series_recombination_loop/FFT_outI_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.518    Series_recombination_loop/FFT_outI_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.635 r  Series_recombination_loop/FFT_outI_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    Series_recombination_loop/FFT_outI_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  Series_recombination_loop/FFT_outI_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    Series_recombination_loop/FFT_outI_reg[11]_i_1_n_0
    SLICE_X8Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  Series_recombination_loop/FFT_outI_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    Series_recombination_loop/FFT_outI_reg[15]_i_1_n_0
    SLICE_X8Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  Series_recombination_loop/FFT_outI_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    Series_recombination_loop/FFT_outI_reg[19]_i_1_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  Series_recombination_loop/FFT_outI_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.104    Series_recombination_loop/FFT_outI_reg[23]_i_1_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.221 r  Series_recombination_loop/FFT_outI_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.221    Series_recombination_loop/FFT_outI_reg[27]_i_1_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.440 r  Series_recombination_loop/FFT_outI_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.440    Series_recombination_loop/IMAGG[28]
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.438     8.486    Series_recombination_loop/clk_sys
    SLICE_X8Y51          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[28]/C
                         clock pessimism              0.485     8.971    
                         clock uncertainty           -0.074     8.896    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.109     9.005    Series_recombination_loop/FFT_outI_reg[28]
  -------------------------------------------------------------------
                         required time                          9.005    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                 -1.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 TWiddle1/TWout1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/TWout2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.560    -0.587    TWiddle1/CLK
    SLICE_X9Y30          FDCE                                         r  TWiddle1/TWout1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  TWiddle1/TWout1_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.333    TWiddle1/TWout1[9]
    SLICE_X11Y30         FDCE                                         r  TWiddle1/TWout2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.828    -0.827    TWiddle1/CLK
    SLICE_X11Y30         FDCE                                         r  TWiddle1/TWout2_reg[9]/C
                         clock pessimism              0.274    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.066    -0.413    TWiddle1/TWout2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.564    -0.583    TWiddle1/CLK
    SLICE_X8Y34          FDCE                                         r  TWiddle1/TW2out2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.164    -0.419 r  TWiddle1/TW2out2_reg[11]/Q
                         net (fo=1, routed)           0.056    -0.363    TWiddle1/TW2out2[11]
    SLICE_X8Y34          FDCE                                         r  TWiddle1/Twiddleout2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    TWiddle1/CLK
    SLICE_X8Y34          FDCE                                         r  TWiddle1/Twiddleout2_reg[11]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X8Y34          FDCE (Hold_fdce_C_D)         0.064    -0.445    TWiddle1/Twiddleout2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 input/buffer_push_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  input/buffer_push_reg/Q
                         net (fo=3, routed)           0.110    -0.335    input/buffer_push_reg_n_0
    SLICE_X12Y58         LUT4 (Prop_lut4_I0_O)        0.045    -0.290 r  input/buffer_done_i_1/O
                         net (fo=1, routed)           0.000    -0.290    input/buffer_done_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/buffer_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/buffer_done_reg/C
                         clock pessimism              0.251    -0.573    
                         clock uncertainty            0.074    -0.499    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.120    -0.379    input/buffer_done_reg
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 input/count2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/byte_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.227%)  route 0.113ns (37.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.565    -0.582    input/clk_sys
    SLICE_X13Y12         FDCE                                         r  input/count2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  input/count2_reg[6]/Q
                         net (fo=14, routed)          0.113    -0.328    input/count2_reg_n_0_[6]
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.045    -0.283 r  input/byte_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    input/byte_out[5]_i_1_n_0
    SLICE_X12Y12         FDCE                                         r  input/byte_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.834    -0.821    input/clk_sys
    SLICE_X12Y12         FDCE                                         r  input/byte_out_reg[5]/C
                         clock pessimism              0.252    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X12Y12         FDCE (Hold_fdce_C_D)         0.121    -0.374    input/byte_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X12Y6          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS6_reg[5]/Q
                         net (fo=4, routed)           0.266    -0.149    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
                         clock uncertainty            0.074    -0.426    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.243    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.117%)  route 0.266ns (61.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    DFTBD_RAMs/clk_sys
    SLICE_X12Y6          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.415 r  DFTBD_RAMs/ADDRESS6_reg[5]/Q
                         net (fo=4, routed)           0.266    -0.149    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.879    -0.776    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.274    -0.502    
                         clock uncertainty            0.074    -0.427    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.244    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 input/shift_reg_buffer_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/shift_reg_buffer_reg[64]/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.563    -0.584    input/clk_sys
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDPE (Prop_fdpe_C_Q)         0.164    -0.420 r  input/shift_reg_buffer_reg[0]/Q
                         net (fo=4, routed)           0.067    -0.353    input/shift_reg_buffer_reg_n_0_[0]
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X8Y16          FDPE                                         r  input/shift_reg_buffer_reg[64]/C
                         clock pessimism              0.240    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X8Y16          FDPE (Hold_fdpe_C_D)         0.060    -0.450    input/shift_reg_buffer_reg[64]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DFTBD_RAMs/ADDRESS6_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.823%)  route 0.270ns (62.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.567    -0.580    DFTBD_RAMs/clk_sys
    SLICE_X12Y8          FDCE                                         r  DFTBD_RAMs/ADDRESS6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDCE (Prop_fdce_C_Q)         0.164    -0.416 r  DFTBD_RAMs/ADDRESS6_reg[4]/Q
                         net (fo=4, routed)           0.270    -0.147    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.880    -0.775    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y3          RAMB18E1                                     r  DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.274    -0.501    
                         clock uncertainty            0.074    -0.426    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.243    DFTBD_RAMs/DFTBD_RAM6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 TWiddle1/TW2out2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWiddle1/Twiddleout2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    TWiddle1/CLK
    SLICE_X9Y31          FDCE                                         r  TWiddle1/TW2out2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  TWiddle1/TW2out2_reg[3]/Q
                         net (fo=1, routed)           0.116    -0.329    TWiddle1/TW2out2[3]
    SLICE_X9Y33          FDCE                                         r  TWiddle1/Twiddleout2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    TWiddle1/CLK
    SLICE_X9Y33          FDCE                                         r  TWiddle1/Twiddleout2_reg[3]/C
                         clock pessimism              0.254    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X9Y33          FDCE (Hold_fdce_C_D)         0.070    -0.426    TWiddle1/Twiddleout2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 TWiddle1/Twiddleout2_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/ARG__1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.365%)  route 0.200ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.561    -0.586    TWiddle1/CLK
    SLICE_X11Y31         FDCE                                         r  TWiddle1/Twiddleout2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  TWiddle1/Twiddleout2_reg[8]/Q
                         net (fo=2, routed)           0.200    -0.245    Series_recombination_loop/ARG__0_0[8]
    DSP48_X0Y12          DSP48E1                                      r  Series_recombination_loop/ARG__1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.918    -0.737    Series_recombination_loop/clk_sys
    DSP48_X0Y12          DSP48E1                                      r  Series_recombination_loop/ARG__1/CLK
                         clock pessimism              0.254    -0.483    
                         clock uncertainty            0.074    -0.408    
    DSP48_X0Y12          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                      0.066    -0.342    Series_recombination_loop/ARG__1
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mic_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.689    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.276    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.689    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.276    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.689    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.276    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.689    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.276    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             5.918ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.670ns (20.485%)  route 2.601ns (79.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.665     2.358    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.689    
    SLICE_X13Y60         FDRE (Setup_fdre_C_CE)      -0.413     8.276    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.276    
                         arrival time                          -2.358    
  -------------------------------------------------------------------
                         slack                                  5.918    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.670ns (21.743%)  route 2.411ns (78.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           1.936     1.541    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.152     1.693 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.476     2.168    input/count0
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.435     8.483    input/clk_sys
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.399     8.882    
                         clock uncertainty           -0.194     8.689    
    SLICE_X12Y60         FDRE (Setup_fdre_C_CE)      -0.377     8.312    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.642ns (22.863%)  route 2.166ns (77.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 r  input/read_en_reg/Q
                         net (fo=4, routed)           2.166     1.771    input/read_en
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.124     1.895 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     1.895    input/buffer_push_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.436     8.484    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.399     8.883    
                         clock uncertainty           -0.194     8.690    
    SLICE_X13Y58         FDCE (Setup_fdce_C_D)        0.029     8.719    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -1.895    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             7.011ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.642ns (24.017%)  route 2.031ns (75.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 f  input/read_en_reg/Q
                         net (fo=4, routed)           2.031     1.636    input/read_en
    SLICE_X12Y58         LUT3 (Prop_lut3_I2_O)        0.124     1.760 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.760    input/read_en2_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.436     8.484    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.399     8.883    
                         clock uncertainty           -0.194     8.690    
    SLICE_X12Y58         FDRE (Setup_fdre_C_D)        0.081     8.771    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                          8.771    
                         arrival time                          -1.760    
  -------------------------------------------------------------------
                         slack                                  7.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.209ns (20.568%)  route 0.807ns (79.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.807     0.385    input/read_en
    SLICE_X12Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.430 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     0.430    input/read_en2_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.194    -0.076    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.121     0.045    input/read_en2_reg
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/buffer_push_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.904%)  route 0.841ns (80.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.841     0.419    input/read_en
    SLICE_X13Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.464 r  input/buffer_push_i_1/O
                         net (fo=1, routed)           0.000     0.464    input/buffer_push_i_1_n_0
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C
                         clock pessimism              0.555    -0.270    
                         clock uncertainty            0.194    -0.076    
    SLICE_X13Y58         FDCE (Hold_fdce_C_D)         0.091     0.015    input/buffer_push_reg
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.464    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.127ns  (logic 0.207ns (18.361%)  route 0.920ns (81.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.170     0.541    input/count0
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X12Y60         FDRE                                         r  input/count_reg[4]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.077    
    SLICE_X12Y60         FDRE (Hold_fdre_C_CE)       -0.083    -0.160    input/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[0]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.077    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.183    input/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[1]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.077    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.183    input/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[2]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.077    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.183    input/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[3]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.077    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.183    input/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.207ns (17.429%)  route 0.981ns (82.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 r  input/read_en_reg/Q
                         net (fo=4, routed)           0.751     0.329    input/read_en
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.043     0.372 r  input/count[5]_i_1/O
                         net (fo=6, routed)           0.230     0.602    input/count0
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.830    -0.825    input/clk_sys
    SLICE_X13Y60         FDRE                                         r  input/count_reg[5]/C
                         clock pessimism              0.555    -0.271    
                         clock uncertainty            0.194    -0.077    
    SLICE_X13Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.183    input/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.785    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_mic_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_mic_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.666ns (37.392%)  route 1.115ns (62.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.535     0.140    input/read_en
    SLICE_X14Y58         LUT2 (Prop_lut2_I0_O)        0.148     0.288 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.580     0.868    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.436     8.484    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.603     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X14Y58         FDCE (Recov_fdce_C_CLR)     -0.523     8.490    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  7.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mic_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.207ns (36.499%)  route 0.360ns (63.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.177    -0.245    input/read_en
    SLICE_X14Y58         LUT2 (Prop_lut2_I0_O)        0.043    -0.202 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.183    -0.019    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.831    -0.824    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.238    -0.586    
    SLICE_X14Y58         FDCE (Remov_fdce_C_CLR)     -0.133    -0.719    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.700    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mic_clk_wiz_0_1
  To Clock:  clk_mic_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_mic_clk_wiz_0 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.666ns (37.392%)  route 1.115ns (62.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.535     0.140    input/read_en
    SLICE_X14Y58         LUT2 (Prop_lut2_I0_O)        0.148     0.288 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.580     0.868    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.436     8.484    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.603     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X14Y58         FDCE (Recov_fdce_C_CLR)     -0.523     8.490    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  7.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mic_clk_wiz_0 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.207ns (36.499%)  route 0.360ns (63.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.177    -0.245    input/read_en
    SLICE_X14Y58         LUT2 (Prop_lut2_I0_O)        0.043    -0.202 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.183    -0.019    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.831    -0.824    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X14Y58         FDCE (Remov_fdce_C_CLR)     -0.133    -0.645    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.626    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mic_clk_wiz_0
  To Clock:  clk_mic_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.621ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_mic_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.666ns (37.392%)  route 1.115ns (62.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.535     0.140    input/read_en
    SLICE_X14Y58         LUT2 (Prop_lut2_I0_O)        0.148     0.288 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.580     0.868    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.436     8.484    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.603     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X14Y58         FDCE (Recov_fdce_C_CLR)     -0.523     8.490    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  7.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mic_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.207ns (36.499%)  route 0.360ns (63.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.177    -0.245    input/read_en
    SLICE_X14Y58         LUT2 (Prop_lut2_I0_O)        0.043    -0.202 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.183    -0.019    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.831    -0.824    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.238    -0.586    
                         clock uncertainty            0.074    -0.512    
    SLICE_X14Y58         FDCE (Remov_fdce_C_CLR)     -0.133    -0.645    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.626    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_mic_clk_wiz_0_1
  To Clock:  clk_mic_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_mic_clk_wiz_0_1 rise@10.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.666ns (37.392%)  route 1.115ns (62.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 8.484 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.554    -0.913    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.518    -0.395 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.535     0.140    input/read_en
    SLICE_X14Y58         LUT2 (Prop_lut2_I0_O)        0.148     0.288 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.580     0.868    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.436     8.484    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.603     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X14Y58         FDCE (Recov_fdce_C_CLR)     -0.523     8.490    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                  7.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 input/read_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mic_clk_wiz_0_1 rise@0.000ns - clk_mic_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.207ns (36.499%)  route 0.360ns (63.501%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.561    -0.586    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.422 f  input/read_en_reg/Q
                         net (fo=4, routed)           0.177    -0.245    input/read_en
    SLICE_X14Y58         LUT2 (Prop_lut2_I0_O)        0.043    -0.202 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.183    -0.019    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.831    -0.824    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C
                         clock pessimism              0.238    -0.586    
    SLICE_X14Y58         FDCE (Remov_fdce_C_CLR)     -0.133    -0.719    input/read_en_reg
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.700    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[12]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[12]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[13]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[13]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[14]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[14]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[15]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[15]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[10]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[10]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[11]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[11]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[8]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[8]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[9]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[9]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 0.773ns (8.671%)  route 8.142ns (91.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178     8.003    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[4]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[4]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 0.773ns (8.671%)  route 8.142ns (91.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178     8.003    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[5]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[5]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[28]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[29]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[29]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[30]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[30]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[31]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[31]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[24]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[24]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[25]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[25]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[26]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[26]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[27]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[27]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[20]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.209ns (20.092%)  route 0.831ns (79.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.530     0.455    Series_recombination_loop/temp20
    SLICE_X10Y34         FDCE                                         f  Series_recombination_loop/temp2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X10Y34         FDCE                                         r  Series_recombination_loop/temp2_reg[20]/C
                         clock pessimism              0.508    -0.315    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.382    Series_recombination_loop/temp2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[21]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.209ns (20.092%)  route 0.831ns (79.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.530     0.455    Series_recombination_loop/temp20
    SLICE_X10Y34         FDCE                                         f  Series_recombination_loop/temp2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X10Y34         FDCE                                         r  Series_recombination_loop/temp2_reg[21]/C
                         clock pessimism              0.508    -0.315    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.382    Series_recombination_loop/temp2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.837    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[12]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[12]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[13]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[13]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[14]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[14]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[15]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[15]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[10]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[10]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[11]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[11]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[8]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[8]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[9]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[9]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 0.773ns (8.671%)  route 8.142ns (91.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178     8.003    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[4]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[4]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 0.773ns (8.671%)  route 8.142ns (91.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178     8.003    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[5]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[5]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[28]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[29]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[29]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[30]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[30]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[31]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[31]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[24]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[24]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[25]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[25]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[26]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[26]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[27]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[27]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[20]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.209ns (20.092%)  route 0.831ns (79.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.530     0.455    Series_recombination_loop/temp20
    SLICE_X10Y34         FDCE                                         f  Series_recombination_loop/temp2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X10Y34         FDCE                                         r  Series_recombination_loop/temp2_reg[20]/C
                         clock pessimism              0.508    -0.315    
                         clock uncertainty            0.074    -0.241    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.308    Series_recombination_loop/temp2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[21]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.209ns (20.092%)  route 0.831ns (79.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.530     0.455    Series_recombination_loop/temp20
    SLICE_X10Y34         FDCE                                         f  Series_recombination_loop/temp2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X10Y34         FDCE                                         r  Series_recombination_loop/temp2_reg[21]/C
                         clock pessimism              0.508    -0.315    
                         clock uncertainty            0.074    -0.241    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.308    Series_recombination_loop/temp2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.763    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[12]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[12]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[13]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[13]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[14]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[14]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[15]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[15]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[10]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[10]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[11]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[11]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[8]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[8]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[9]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[9]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 0.773ns (8.671%)  route 8.142ns (91.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178     8.003    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[4]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[4]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 0.773ns (8.671%)  route 8.142ns (91.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178     8.003    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[5]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.980    
    SLICE_X58Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.575    DFTBD_RAMs/DFTBDI11_reg[5]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[28]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[29]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[29]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[30]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[30]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[31]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[31]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[24]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[24]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[25]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[25]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[26]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[26]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[27]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[27]/C
                         clock pessimism              0.508    -0.314    
                         clock uncertainty            0.074    -0.240    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.307    Series_recombination_loop/temp2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[20]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.209ns (20.092%)  route 0.831ns (79.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.530     0.455    Series_recombination_loop/temp20
    SLICE_X10Y34         FDCE                                         f  Series_recombination_loop/temp2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X10Y34         FDCE                                         r  Series_recombination_loop/temp2_reg[20]/C
                         clock pessimism              0.508    -0.315    
                         clock uncertainty            0.074    -0.241    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.308    Series_recombination_loop/temp2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[21]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.209ns (20.092%)  route 0.831ns (79.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.530     0.455    Series_recombination_loop/temp20
    SLICE_X10Y34         FDCE                                         f  Series_recombination_loop/temp2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X10Y34         FDCE                                         r  Series_recombination_loop/temp2_reg[21]/C
                         clock pessimism              0.508    -0.315    
                         clock uncertainty            0.074    -0.241    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.308    Series_recombination_loop/temp2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.763    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  clk_sys_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[12]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.576    DFTBD_RAMs/DFTBDI11_reg[12]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[13]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.576    DFTBD_RAMs/DFTBDI11_reg[13]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[14]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.576    DFTBD_RAMs/DFTBDI11_reg[14]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 0.773ns (8.400%)  route 8.429ns (91.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464     8.290    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[15]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X58Y5          FDCE (Recov_fdce_C_CLR)     -0.405     8.576    DFTBD_RAMs/DFTBDI11_reg[15]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[10]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.576    DFTBD_RAMs/DFTBDI11_reg[10]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[11]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.576    DFTBD_RAMs/DFTBDI11_reg[11]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[8]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.576    DFTBD_RAMs/DFTBDI11_reg[8]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 0.773ns (8.529%)  route 8.290ns (91.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326     8.151    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[9]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X58Y4          FDCE (Recov_fdce_C_CLR)     -0.405     8.576    DFTBD_RAMs/DFTBDI11_reg[9]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 0.773ns (8.671%)  route 8.142ns (91.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178     8.003    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[4]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X58Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.576    DFTBD_RAMs/DFTBDI11_reg[4]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI11_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0_1 rise@10.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 0.773ns (8.671%)  route 8.142ns (91.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.555    -0.912    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478    -0.434 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=14, routed)          0.964     0.530    Series_recombination_loop/FFT_RESETs
    SLICE_X13Y55         LUT2 (Prop_lut2_I1_O)        0.295     0.825 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178     8.003    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521     8.570    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[5]/C
                         clock pessimism              0.485     9.054    
                         clock uncertainty           -0.074     8.981    
    SLICE_X58Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.576    DFTBD_RAMs/DFTBDI11_reg[5]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[28]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[28]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[29]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[29]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[30]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[30]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[31]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.209ns (21.503%)  route 0.763ns (78.497%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.462     0.387    Series_recombination_loop/temp20
    SLICE_X10Y36         FDCE                                         f  Series_recombination_loop/temp2_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y36         FDCE                                         r  Series_recombination_loop/temp2_reg[31]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[24]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[24]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[25]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[25]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[26]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[26]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.822ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[27]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.209ns (20.363%)  route 0.817ns (79.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.516     0.441    Series_recombination_loop/temp20
    SLICE_X10Y35         FDCE                                         f  Series_recombination_loop/temp2_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.833    -0.822    Series_recombination_loop/clk_sys
    SLICE_X10Y35         FDCE                                         r  Series_recombination_loop/temp2_reg[27]/C
                         clock pessimism              0.508    -0.314    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.381    Series_recombination_loop/temp2_reg[27]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[20]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.209ns (20.092%)  route 0.831ns (79.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.530     0.455    Series_recombination_loop/temp20
    SLICE_X10Y34         FDCE                                         f  Series_recombination_loop/temp2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X10Y34         FDCE                                         r  Series_recombination_loop/temp2_reg[20]/C
                         clock pessimism              0.508    -0.315    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.382    Series_recombination_loop/temp2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/temp2_reg[21]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0_1 rise@0.000ns - clk_sys_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.209ns (20.092%)  route 0.831ns (79.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.562    -0.585    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/DFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  Series_recombination_loop/DFT_RESET_reg/Q
                         net (fo=43, routed)          0.301    -0.120    Series_recombination_loop/DFT_RESET_reg_n_0
    SLICE_X13Y58         LUT3 (Prop_lut3_I2_O)        0.045    -0.075 f  Series_recombination_loop/temp2[36]_i_2/O
                         net (fo=74, routed)          0.530     0.455    Series_recombination_loop/temp20
    SLICE_X10Y34         FDCE                                         f  Series_recombination_loop/temp2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.832    -0.823    Series_recombination_loop/clk_sys
    SLICE_X10Y34         FDCE                                         r  Series_recombination_loop/temp2_reg[21]/C
                         clock pessimism              0.508    -0.315    
    SLICE_X10Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.382    Series_recombination_loop/temp2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.837    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 3.075ns (40.043%)  route 4.605ns (59.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y41          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[2]/Q
                         net (fo=1, routed)           4.605     4.230    outR_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         2.619     6.850 r  outR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.850    outR[2]
    R8                                                                r  outR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.063ns (40.046%)  route 4.586ns (59.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y41          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[0]/Q
                         net (fo=1, routed)           4.586     4.211    outR_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.607     6.818 r  outR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.818    outR[0]
    U8                                                                r  outR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 3.071ns (40.193%)  route 4.569ns (59.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y41          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[1]/Q
                         net (fo=1, routed)           4.569     4.195    outR_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         2.615     6.810 r  outR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.810    outR[1]
    T8                                                                r  outR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 3.091ns (40.479%)  route 4.544ns (59.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.637    -0.830    Series_recombination_loop/clk_sys
    SLICE_X5Y43          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Series_recombination_loop/FFT_outR_reg[8]/Q
                         net (fo=1, routed)           4.544     4.171    outR_OBUF[8]
    U9                   OBUF (Prop_obuf_I_O)         2.635     6.805 r  outR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.805    outR[8]
    U9                                                                r  outR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.510ns  (logic 3.083ns (41.051%)  route 4.427ns (58.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y42          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[4]/Q
                         net (fo=1, routed)           4.427     4.053    outR_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.627     6.680 r  outR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.680    outR[4]
    R7                                                                r  outR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 3.086ns (41.186%)  route 4.407ns (58.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y42          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[6]/Q
                         net (fo=1, routed)           4.407     4.033    outR_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.630     6.663 r  outR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.663    outR[6]
    U7                                                                r  outR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 3.093ns (41.282%)  route 4.399ns (58.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.637    -0.830    Series_recombination_loop/clk_sys
    SLICE_X5Y43          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Series_recombination_loop/FFT_outR_reg[10]/Q
                         net (fo=1, routed)           4.399     4.026    outR_OBUF[10]
    V7                   OBUF (Prop_obuf_I_O)         2.637     6.662 r  outR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.662    outR[10]
    V7                                                                r  outR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 3.085ns (41.202%)  route 4.402ns (58.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y42          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[5]/Q
                         net (fo=1, routed)           4.402     4.028    outR_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.629     6.657 r  outR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.657    outR[5]
    U6                                                                r  outR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.486ns  (logic 3.090ns (41.273%)  route 4.396ns (58.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.637    -0.830    Series_recombination_loop/clk_sys
    SLICE_X5Y43          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Series_recombination_loop/FFT_outR_reg[9]/Q
                         net (fo=1, routed)           4.396     4.023    outR_OBUF[9]
    V6                   OBUF (Prop_obuf_I_O)         2.634     6.657 r  outR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.657    outR[9]
    V6                                                                r  outR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 3.061ns (41.265%)  route 4.358ns (58.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.637    -0.830    Series_recombination_loop/clk_sys
    SLICE_X5Y44          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Series_recombination_loop/FFT_outR_reg[13]/Q
                         net (fo=1, routed)           4.358     3.984    outR_OBUF[13]
    N6                   OBUF (Prop_obuf_I_O)         2.605     6.589 r  outR_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.589    outR[13]
    N6                                                                r  outR[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.276ns (70.207%)  route 0.541ns (29.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X11Y37         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=13, routed)          0.541     0.100    order_R_OBUF[5]
    M13                  OBUF (Prop_obuf_I_O)         1.135     1.235 r  order_R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.235    order_R[5]
    M13                                                               r  order_R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.280ns (69.268%)  route 0.568ns (30.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y44          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[0]/Q
                         net (fo=1, routed)           0.568     0.153    outI_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.116     1.268 r  outI_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.268    outI[0]
    K16                                                               r  outI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.291ns (68.563%)  route 0.592ns (31.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X11Y37         FDRE                                         r  Series_recombination_loop/order_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/order_reg[8]/Q
                         net (fo=5, routed)           0.592     0.151    order_R_OBUF[8]
    R12                  OBUF (Prop_obuf_I_O)         1.150     1.301 r  order_R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.301    order_R[8]
    R12                                                               r  order_R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.319ns (70.153%)  route 0.561ns (29.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y44          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[1]/Q
                         net (fo=1, routed)           0.561     0.146    outI_OBUF[1]
    J15                  OBUF (Prop_obuf_I_O)         1.155     1.302 r  outI_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.302    outI[1]
    J15                                                               r  outI[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.325ns (68.818%)  route 0.600ns (31.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y45          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[5]/Q
                         net (fo=1, routed)           0.600     0.185    outI_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.161     1.346 r  outI_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.346    outI[5]
    F18                                                               r  outI[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.317ns (68.175%)  route 0.615ns (31.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y44          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[2]/Q
                         net (fo=1, routed)           0.615     0.199    outI_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.153     1.352 r  outI_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.352    outI[2]
    K15                                                               r  outI[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.283ns (66.357%)  route 0.651ns (33.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X11Y39         FDRE                                         r  Series_recombination_loop/order_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/order_reg[13]/Q
                         net (fo=5, routed)           0.651     0.210    order_R_OBUF[13]
    M14                  OBUF (Prop_obuf_I_O)         1.142     1.352 r  order_R_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.352    order_R[13]
    M14                                                               r  order_R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.326ns (68.546%)  route 0.609ns (31.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y45          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[6]/Q
                         net (fo=1, routed)           0.609     0.193    outI_OBUF[6]
    G18                  OBUF (Prop_obuf_I_O)         1.162     1.355 r  outI_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.355    outI[6]
    G18                                                               r  outI[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.297ns (66.826%)  route 0.644ns (33.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X11Y36         FDRE                                         r  Series_recombination_loop/order_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Series_recombination_loop/order_reg[3]/Q
                         net (fo=35, routed)          0.644     0.201    order_R_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         1.156     1.357 r  order_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.357    order_R[3]
    T18                                                               r  order_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.331ns (68.601%)  route 0.609ns (31.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y45          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[7]/Q
                         net (fo=1, routed)           0.609     0.194    outI_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         1.167     1.361 r  outI_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.361    outI[7]
    D18                                                               r  outI[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0_1
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 3.075ns (40.043%)  route 4.605ns (59.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y41          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[2]/Q
                         net (fo=1, routed)           4.605     4.230    outR_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         2.619     6.850 r  outR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.850    outR[2]
    R8                                                                r  outR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 3.063ns (40.046%)  route 4.586ns (59.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y41          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[0]/Q
                         net (fo=1, routed)           4.586     4.211    outR_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.607     6.818 r  outR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.818    outR[0]
    U8                                                                r  outR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 3.071ns (40.193%)  route 4.569ns (59.807%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y41          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[1]/Q
                         net (fo=1, routed)           4.569     4.195    outR_OBUF[1]
    T8                   OBUF (Prop_obuf_I_O)         2.615     6.810 r  outR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.810    outR[1]
    T8                                                                r  outR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 3.091ns (40.479%)  route 4.544ns (59.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.637    -0.830    Series_recombination_loop/clk_sys
    SLICE_X5Y43          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Series_recombination_loop/FFT_outR_reg[8]/Q
                         net (fo=1, routed)           4.544     4.171    outR_OBUF[8]
    U9                   OBUF (Prop_obuf_I_O)         2.635     6.805 r  outR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.805    outR[8]
    U9                                                                r  outR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.510ns  (logic 3.083ns (41.051%)  route 4.427ns (58.949%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y42          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[4]/Q
                         net (fo=1, routed)           4.427     4.053    outR_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         2.627     6.680 r  outR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.680    outR[4]
    R7                                                                r  outR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.493ns  (logic 3.086ns (41.186%)  route 4.407ns (58.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y42          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[6]/Q
                         net (fo=1, routed)           4.407     4.033    outR_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         2.630     6.663 r  outR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.663    outR[6]
    U7                                                                r  outR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.492ns  (logic 3.093ns (41.282%)  route 4.399ns (58.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.637    -0.830    Series_recombination_loop/clk_sys
    SLICE_X5Y43          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Series_recombination_loop/FFT_outR_reg[10]/Q
                         net (fo=1, routed)           4.399     4.026    outR_OBUF[10]
    V7                   OBUF (Prop_obuf_I_O)         2.637     6.662 r  outR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.662    outR[10]
    V7                                                                r  outR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 3.085ns (41.202%)  route 4.402ns (58.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.636    -0.831    Series_recombination_loop/clk_sys
    SLICE_X5Y42          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  Series_recombination_loop/FFT_outR_reg[5]/Q
                         net (fo=1, routed)           4.402     4.028    outR_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         2.629     6.657 r  outR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.657    outR[5]
    U6                                                                r  outR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.486ns  (logic 3.090ns (41.273%)  route 4.396ns (58.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.637    -0.830    Series_recombination_loop/clk_sys
    SLICE_X5Y43          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Series_recombination_loop/FFT_outR_reg[9]/Q
                         net (fo=1, routed)           4.396     4.023    outR_OBUF[9]
    V6                   OBUF (Prop_obuf_I_O)         2.634     6.657 r  outR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.657    outR[9]
    V6                                                                r  outR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outR_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outR[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.419ns  (logic 3.061ns (41.265%)  route 4.358ns (58.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.637    -0.830    Series_recombination_loop/clk_sys
    SLICE_X5Y44          FDRE                                         r  Series_recombination_loop/FFT_outR_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Series_recombination_loop/FFT_outR_reg[13]/Q
                         net (fo=1, routed)           4.358     3.984    outR_OBUF[13]
    N6                   OBUF (Prop_obuf_I_O)         2.605     6.589 r  outR_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.589    outR[13]
    N6                                                                r  outR[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.817ns  (logic 1.276ns (70.207%)  route 0.541ns (29.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X11Y37         FDRE                                         r  Series_recombination_loop/order_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/order_reg[5]/Q
                         net (fo=13, routed)          0.541     0.100    order_R_OBUF[5]
    M13                  OBUF (Prop_obuf_I_O)         1.135     1.235 r  order_R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.235    order_R[5]
    M13                                                               r  order_R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.280ns (69.268%)  route 0.568ns (30.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y44          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[0]/Q
                         net (fo=1, routed)           0.568     0.153    outI_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.116     1.268 r  outI_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.268    outI[0]
    K16                                                               r  outI[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.291ns (68.563%)  route 0.592ns (31.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X11Y37         FDRE                                         r  Series_recombination_loop/order_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/order_reg[8]/Q
                         net (fo=5, routed)           0.592     0.151    order_R_OBUF[8]
    R12                  OBUF (Prop_obuf_I_O)         1.150     1.301 r  order_R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.301    order_R[8]
    R12                                                               r  order_R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.319ns (70.153%)  route 0.561ns (29.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y44          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[1]/Q
                         net (fo=1, routed)           0.561     0.146    outI_OBUF[1]
    J15                  OBUF (Prop_obuf_I_O)         1.155     1.302 r  outI_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.302    outI[1]
    J15                                                               r  outI[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.325ns (68.818%)  route 0.600ns (31.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y45          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[5]/Q
                         net (fo=1, routed)           0.600     0.185    outI_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.161     1.346 r  outI_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.346    outI[5]
    F18                                                               r  outI[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.317ns (68.175%)  route 0.615ns (31.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y44          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[2]/Q
                         net (fo=1, routed)           0.615     0.199    outI_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.153     1.352 r  outI_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.352    outI[2]
    K15                                                               r  outI[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.283ns (66.357%)  route 0.651ns (33.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.566    -0.581    Series_recombination_loop/clk_sys
    SLICE_X11Y39         FDRE                                         r  Series_recombination_loop/order_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Series_recombination_loop/order_reg[13]/Q
                         net (fo=5, routed)           0.651     0.210    order_R_OBUF[13]
    M14                  OBUF (Prop_obuf_I_O)         1.142     1.352 r  order_R_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.352    order_R[13]
    M14                                                               r  order_R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.935ns  (logic 1.326ns (68.546%)  route 0.609ns (31.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y45          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[6]/Q
                         net (fo=1, routed)           0.609     0.193    outI_OBUF[6]
    G18                  OBUF (Prop_obuf_I_O)         1.162     1.355 r  outI_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.355    outI[6]
    G18                                                               r  outI[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/order_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            order_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.297ns (66.826%)  route 0.644ns (33.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.564    -0.583    Series_recombination_loop/clk_sys
    SLICE_X11Y36         FDRE                                         r  Series_recombination_loop/order_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Series_recombination_loop/order_reg[3]/Q
                         net (fo=35, routed)          0.644     0.201    order_R_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         1.156     1.357 r  order_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.357    order_R[3]
    T18                                                               r  order_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Series_recombination_loop/FFT_outI_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outI[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.331ns (68.601%)  route 0.609ns (31.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.568    -0.579    Series_recombination_loop/clk_sys
    SLICE_X8Y45          FDRE                                         r  Series_recombination_loop/FFT_outI_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Series_recombination_loop/FFT_outI_reg[7]/Q
                         net (fo=1, routed)           0.609     0.194    outI_OBUF[7]
    D18                  OBUF (Prop_obuf_I_O)         1.167     1.361 r  outI_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.361    outI[7]
    D18                                                               r  outI[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_mic_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.771ns  (logic 1.617ns (23.879%)  route 5.154ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  rst_IBUF_inst/O
                         net (fo=27, routed)          4.574     6.041    input/rst_IBUF
    SLICE_X14Y58         LUT2 (Prop_lut2_I1_O)        0.150     6.191 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.580     6.771    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.436    -1.516    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.545ns  (logic 1.591ns (24.308%)  route 4.954ns (75.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.574     6.041    input/rst_IBUF
    SLICE_X14Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.165 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.379     6.545    input/E
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.436    -1.516    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.280ns (12.323%)  route 1.991ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.874     2.109    input/rst_IBUF
    SLICE_X14Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.154 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.116     2.271    input/E
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.831    -0.824    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.336ns  (logic 0.279ns (11.936%)  route 2.057ns (88.064%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.874     2.109    input/rst_IBUF
    SLICE_X14Y58         LUT2 (Prop_lut2_I1_O)        0.044     2.153 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.183     2.336    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.831    -0.824    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_mic_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CLR
                            (recovery check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.771ns  (logic 1.617ns (23.879%)  route 5.154ns (76.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  rst_IBUF_inst/O
                         net (fo=27, routed)          4.574     6.041    input/rst_IBUF
    SLICE_X14Y58         LUT2 (Prop_lut2_I1_O)        0.150     6.191 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.580     6.771    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.436    -1.516    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.545ns  (logic 1.591ns (24.308%)  route 4.954ns (75.692%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.574     6.041    input/rst_IBUF
    SLICE_X14Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.165 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.379     6.545    input/E
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           1.436    -1.516    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.271ns  (logic 0.280ns (12.323%)  route 1.991ns (87.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.874     2.109    input/rst_IBUF
    SLICE_X14Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.154 r  input/read_en_i_1/O
                         net (fo=1, routed)           0.116     2.271    input/E
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.831    -0.824    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en_reg/CLR
                            (removal check against rising-edge clock clk_mic_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.336ns  (logic 0.279ns (11.936%)  route 2.057ns (88.064%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.874     2.109    input/rst_IBUF
    SLICE_X14Y58         LUT2 (Prop_lut2_I1_O)        0.044     2.153 f  input/read_en_i_2/O
                         net (fo=1, routed)           0.183     2.336    input/read_en_i_2_n_0
    SLICE_X14Y58         FDCE                                         f  input/read_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_mic_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_mic_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout2_buf/O
                         net (fo=1, routed)           0.831    -0.824    input/MCLK
    SLICE_X14Y58         FDCE                                         r  input/read_en_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay           811 Endpoints
Min Delay           811 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.179ns  (logic 1.591ns (12.071%)  route 11.588ns (87.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464    13.179    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.179ns  (logic 1.591ns (12.071%)  route 11.588ns (87.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464    13.179    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.179ns  (logic 1.591ns (12.071%)  route 11.588ns (87.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464    13.179    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.179ns  (logic 1.591ns (12.071%)  route 11.588ns (87.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464    13.179    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.040ns  (logic 1.591ns (12.199%)  route 11.450ns (87.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326    13.040    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.040ns  (logic 1.591ns (12.199%)  route 11.450ns (87.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326    13.040    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.040ns  (logic 1.591ns (12.199%)  route 11.450ns (87.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326    13.040    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.040ns  (logic 1.591ns (12.199%)  route 11.450ns (87.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326    13.040    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.892ns  (logic 1.591ns (12.340%)  route 11.301ns (87.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178    12.892    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.892ns  (logic 1.591ns (12.340%)  route 11.301ns (87.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178    12.892    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/FFT_ready_reg/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.235ns (12.854%)  route 1.592ns (87.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.592     1.827    input/rst_IBUF
    SLICE_X14Y55         FDPE                                         f  input/FFT_ready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.823    input/clk_sys
    SLICE_X14Y55         FDPE                                         r  input/FFT_ready_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.325ns (16.628%)  route 1.629ns (83.372%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.540     1.774    Series_recombination_loop/rst_IBUF
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  Series_recombination_loop/FSM_onehot_state[1]_i_3/O
                         net (fo=2, routed)           0.089     1.908    Series_recombination_loop/state0
    SLICE_X12Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.953 r  Series_recombination_loop/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.953    Series_recombination_loop/FSM_onehot_state[0]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.823    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.957ns  (logic 0.329ns (16.799%)  route 1.629ns (83.201%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.540     1.774    Series_recombination_loop/rst_IBUF
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  Series_recombination_loop/FSM_onehot_state[1]_i_3/O
                         net (fo=2, routed)           0.089     1.908    Series_recombination_loop/state0
    SLICE_X12Y55         LUT5 (Prop_lut5_I3_O)        0.049     1.957 r  Series_recombination_loop/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.957    Series_recombination_loop/FSM_onehot_state[1]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.823    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/buffer_push_reg/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.235ns (11.971%)  route 1.727ns (88.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.727     1.962    input/rst_IBUF
    SLICE_X13Y58         FDCE                                         f  input/buffer_push_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FFT_begin_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.280ns (14.087%)  route 1.707ns (85.913%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.707     1.941    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.986 r  Series_recombination_loop/FFT_begin_i_1/O
                         net (fo=1, routed)           0.000     1.986    Series_recombination_loop/FFT_begin_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  Series_recombination_loop/FFT_begin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.823    Series_recombination_loop/clk_sys
    SLICE_X13Y55         FDRE                                         r  Series_recombination_loop/FFT_begin_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.280ns (14.073%)  route 1.708ns (85.927%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.708     1.943    input/rst_IBUF
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.988 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.988    input/read_en2_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FFT_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.280ns (13.836%)  route 1.743ns (86.164%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.627     1.861    Series_recombination_loop/rst_IBUF
    SLICE_X12Y55         LUT5 (Prop_lut5_I2_O)        0.045     1.906 r  Series_recombination_loop/FFT_RESET_i_1/O
                         net (fo=1, routed)           0.116     2.022    Series_recombination_loop/FFT_RESET_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.823    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/orderi_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.280ns (13.758%)  route 1.754ns (86.242%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.420     1.655    Series_recombination_loop/rst_IBUF
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.700 r  Series_recombination_loop/orderi[31]_i_2/O
                         net (fo=32, routed)          0.334     2.034    Series_recombination_loop/orderi[31]_i_2_n_0
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.838    -0.817    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/orderi_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.280ns (13.758%)  route 1.754ns (86.242%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.420     1.655    Series_recombination_loop/rst_IBUF
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.700 r  Series_recombination_loop/orderi[31]_i_2/O
                         net (fo=32, routed)          0.334     2.034    Series_recombination_loop/orderi[31]_i_2_n_0
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.838    -0.817    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/orderi_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.280ns (13.758%)  route 1.754ns (86.242%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.420     1.655    Series_recombination_loop/rst_IBUF
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.700 r  Series_recombination_loop/orderi[31]_i_2/O
                         net (fo=32, routed)          0.334     2.034    Series_recombination_loop/orderi[31]_i_2_n_0
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.838    -0.817    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0_1

Max Delay           811 Endpoints
Min Delay           811 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.179ns  (logic 1.591ns (12.071%)  route 11.588ns (87.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464    13.179    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.179ns  (logic 1.591ns (12.071%)  route 11.588ns (87.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464    13.179    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.179ns  (logic 1.591ns (12.071%)  route 11.588ns (87.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464    13.179    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.179ns  (logic 1.591ns (12.071%)  route 11.588ns (87.929%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.464    13.179    DFTBD_RAMs/AR[0]
    SLICE_X58Y5          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y5          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[10]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.040ns  (logic 1.591ns (12.199%)  route 11.450ns (87.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326    13.040    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[11]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.040ns  (logic 1.591ns (12.199%)  route 11.450ns (87.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326    13.040    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[8]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.040ns  (logic 1.591ns (12.199%)  route 11.450ns (87.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326    13.040    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[9]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.040ns  (logic 1.591ns (12.199%)  route 11.450ns (87.801%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.326    13.040    DFTBD_RAMs/AR[0]
    SLICE_X58Y4          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y4          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[4]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.892ns  (logic 1.591ns (12.340%)  route 11.301ns (87.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178    12.892    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI11_reg[5]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.892ns  (logic 1.591ns (12.340%)  route 11.301ns (87.660%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=27, routed)          4.124     5.590    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.714 f  Series_recombination_loop/count2[4]_i_2__0/O
                         net (fo=430, routed)         7.178    12.892    DFTBD_RAMs/AR[0]
    SLICE_X58Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI11_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         1.521    -1.430    DFTBD_RAMs/clk_sys
    SLICE_X58Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI11_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/FFT_ready_reg/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.827ns  (logic 0.235ns (12.854%)  route 1.592ns (87.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.592     1.827    input/rst_IBUF
    SLICE_X14Y55         FDPE                                         f  input/FFT_ready_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.823    input/clk_sys
    SLICE_X14Y55         FDPE                                         r  input/FFT_ready_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.325ns (16.628%)  route 1.629ns (83.372%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.540     1.774    Series_recombination_loop/rst_IBUF
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  Series_recombination_loop/FSM_onehot_state[1]_i_3/O
                         net (fo=2, routed)           0.089     1.908    Series_recombination_loop/state0
    SLICE_X12Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.953 r  Series_recombination_loop/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.953    Series_recombination_loop/FSM_onehot_state[0]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.823    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.957ns  (logic 0.329ns (16.799%)  route 1.629ns (83.201%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.540     1.774    Series_recombination_loop/rst_IBUF
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  Series_recombination_loop/FSM_onehot_state[1]_i_3/O
                         net (fo=2, routed)           0.089     1.908    Series_recombination_loop/state0
    SLICE_X12Y55         LUT5 (Prop_lut5_I3_O)        0.049     1.957 r  Series_recombination_loop/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.957    Series_recombination_loop/FSM_onehot_state[1]_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.823    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/buffer_push_reg/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.235ns (11.971%)  route 1.727ns (88.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.727     1.962    input/rst_IBUF
    SLICE_X13Y58         FDCE                                         f  input/buffer_push_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X13Y58         FDCE                                         r  input/buffer_push_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FFT_begin_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.280ns (14.087%)  route 1.707ns (85.913%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.707     1.941    Series_recombination_loop/rst_IBUF
    SLICE_X13Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.986 r  Series_recombination_loop/FFT_begin_i_1/O
                         net (fo=1, routed)           0.000     1.986    Series_recombination_loop/FFT_begin_i_1_n_0
    SLICE_X13Y55         FDRE                                         r  Series_recombination_loop/FFT_begin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.823    Series_recombination_loop/clk_sys
    SLICE_X13Y55         FDRE                                         r  Series_recombination_loop/FFT_begin_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            input/read_en2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.988ns  (logic 0.280ns (14.073%)  route 1.708ns (85.927%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.708     1.943    input/rst_IBUF
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.988 r  input/read_en2_i_1/O
                         net (fo=1, routed)           0.000     1.988    input/read_en2_i_1_n_0
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.824    input/clk_sys
    SLICE_X12Y58         FDRE                                         r  input/read_en2_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/FFT_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.022ns  (logic 0.280ns (13.836%)  route 1.743ns (86.164%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rst_IBUF_inst/O
                         net (fo=27, routed)          1.627     1.861    Series_recombination_loop/rst_IBUF
    SLICE_X12Y55         LUT5 (Prop_lut5_I2_O)        0.045     1.906 r  Series_recombination_loop/FFT_RESET_i_1/O
                         net (fo=1, routed)           0.116     2.022    Series_recombination_loop/FFT_RESET_i_1_n_0
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.831    -0.823    Series_recombination_loop/clk_sys
    SLICE_X12Y55         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/orderi_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.280ns (13.758%)  route 1.754ns (86.242%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.420     1.655    Series_recombination_loop/rst_IBUF
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.700 r  Series_recombination_loop/orderi[31]_i_2/O
                         net (fo=32, routed)          0.334     2.034    Series_recombination_loop/orderi[31]_i_2_n_0
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.838    -0.817    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/orderi_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.280ns (13.758%)  route 1.754ns (86.242%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.420     1.655    Series_recombination_loop/rst_IBUF
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.700 r  Series_recombination_loop/orderi[31]_i_2/O
                         net (fo=32, routed)          0.334     2.034    Series_recombination_loop/orderi[31]_i_2_n_0
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.838    -0.817    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/orderi_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.280ns (13.758%)  route 1.754ns (86.242%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_IBUF_inst/O
                         net (fo=27, routed)          1.420     1.655    Series_recombination_loop/rst_IBUF
    SLICE_X9Y55          LUT5 (Prop_lut5_I2_O)        0.045     1.700 r  Series_recombination_loop/orderi[31]_i_2/O
                         net (fo=32, routed)          0.334     2.034    Series_recombination_loop/orderi[31]_i_2_n_0
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=742, routed)         0.838    -0.817    Series_recombination_loop/clk_sys
    SLICE_X8Y43          FDRE                                         r  Series_recombination_loop/orderi_reg[31]/C





