<profile>

<section name = "Vitis HLS Report for 'equalizer'" level="0">
<item name = "Date">Wed Mar 27 17:45:56 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">Audio_Equalizer_Vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">168, 168, 1.680 us, 1.680 us, 169, 169, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243">equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop, 45, 45, 0.450 us, 0.450 us, 45, 45, no</column>
<column name="grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254">equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop, 45, 45, 0.450 us, 0.450 us, 45, 45, no</column>
<column name="grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264">equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop, 45, 45, 0.450 us, 0.450 us, 45, 45, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 121, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 9, 2527, 2663, -</column>
<column name="Memory">3, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 541, -</column>
<column name="Register">-, -, 699, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 4, 3, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 240, 424, 0</column>
<column name="grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264">equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop, 0, 0, 358, 257, 0</column>
<column name="grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243">equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop, 0, 0, 358, 257, 0</column>
<column name="grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254">equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop, 0, 0, 358, 257, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="mul_32s_32s_32_2_1_U16">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U17">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32s_32s_32_2_1_U18">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="lowfreq_shift_reg_U">lowfreq_shift_reg_RAM_AUTO_1R1W, 1, 0, 0, 0, 33, 32, 1, 1056</column>
<column name="midfreq_shift_reg_U">lowfreq_shift_reg_RAM_AUTO_1R1W, 1, 0, 0, 0, 33, 32, 1, 1056</column>
<column name="highfreq_shift_reg_U">lowfreq_shift_reg_RAM_AUTO_1R1W, 1, 0, 0, 0, 33, 32, 1, 1056</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="SIGNAL_OUT_TDATA_int_regslice">+, 0, 0, 39, 32, 32</column>
<column name="lowfreq_accumulate_fu_369_p2">+, 0, 0, 39, 32, 32</column>
<column name="midfreq_accumulate_fu_382_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state34">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="SIGNAL_IN_TDATA_blk_n">9, 2, 1, 2</column>
<column name="SIGNAL_OUT_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">155, 35, 1, 35</column>
<column name="gmem_ARADDR">37, 7, 64, 448</column>
<column name="gmem_ARLEN">25, 5, 32, 160</column>
<column name="gmem_ARVALID">25, 5, 1, 5</column>
<column name="gmem_RREADY">25, 5, 1, 5</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_391_ce">20, 4, 1, 4</column>
<column name="grp_fu_391_p0">25, 5, 32, 160</column>
<column name="grp_fu_391_p1">25, 5, 32, 160</column>
<column name="highfreq_shift_reg_address0">14, 3, 6, 18</column>
<column name="highfreq_shift_reg_ce0">14, 3, 1, 3</column>
<column name="highfreq_shift_reg_d0">14, 3, 32, 96</column>
<column name="highfreq_shift_reg_we0">14, 3, 1, 3</column>
<column name="lowfreq_shift_reg_address0">14, 3, 6, 18</column>
<column name="lowfreq_shift_reg_ce0">14, 3, 1, 3</column>
<column name="lowfreq_shift_reg_d0">14, 3, 32, 96</column>
<column name="lowfreq_shift_reg_we0">14, 3, 1, 3</column>
<column name="midfreq_shift_reg_address0">14, 3, 6, 18</column>
<column name="midfreq_shift_reg_ce0">14, 3, 1, 3</column>
<column name="midfreq_shift_reg_d0">14, 3, 32, 96</column>
<column name="midfreq_shift_reg_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">34, 0, 34, 0</column>
<column name="gmem_addr_1_read_reg_503">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_476">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_513">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_482">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_488">32, 0, 32, 0</column>
<column name="gmem_addr_reg_470">64, 0, 64, 0</column>
<column name="grp_equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop_fu_264_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop_fu_243_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop_fu_254_ap_start_reg">1, 0, 1, 0</column>
<column name="highfreq_coefs_read_reg_401">64, 0, 64, 0</column>
<column name="lowfreq_accumulate_reg_498">32, 0, 32, 0</column>
<column name="lowfreq_coefs_read_reg_411">64, 0, 64, 0</column>
<column name="midfreq_coefs_read_reg_406">64, 0, 64, 0</column>
<column name="mul_ln49_reg_493">32, 0, 32, 0</column>
<column name="mul_ln59_reg_508">32, 0, 32, 0</column>
<column name="mul_ln69_reg_521">32, 0, 32, 0</column>
<column name="tmp_data_V_reg_434">32, 0, 32, 0</column>
<column name="tmp_dest_V_reg_465">6, 0, 6, 0</column>
<column name="tmp_id_V_reg_460">5, 0, 5, 0</column>
<column name="tmp_keep_V_reg_440">4, 0, 4, 0</column>
<column name="tmp_last_V_reg_455">1, 0, 1, 0</column>
<column name="tmp_strb_V_reg_445">4, 0, 4, 0</column>
<column name="tmp_user_V_reg_450">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, equalizer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, equalizer, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, equalizer, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, equalizer, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, equalizer, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, equalizer, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="SIGNAL_IN_TDATA">in, 32, axis, SIGNAL_IN_V_data_V, pointer</column>
<column name="SIGNAL_IN_TVALID">in, 1, axis, SIGNAL_IN_V_dest_V, pointer</column>
<column name="SIGNAL_IN_TREADY">out, 1, axis, SIGNAL_IN_V_dest_V, pointer</column>
<column name="SIGNAL_IN_TDEST">in, 6, axis, SIGNAL_IN_V_dest_V, pointer</column>
<column name="SIGNAL_IN_TKEEP">in, 4, axis, SIGNAL_IN_V_keep_V, pointer</column>
<column name="SIGNAL_IN_TSTRB">in, 4, axis, SIGNAL_IN_V_strb_V, pointer</column>
<column name="SIGNAL_IN_TUSER">in, 2, axis, SIGNAL_IN_V_user_V, pointer</column>
<column name="SIGNAL_IN_TLAST">in, 1, axis, SIGNAL_IN_V_last_V, pointer</column>
<column name="SIGNAL_IN_TID">in, 5, axis, SIGNAL_IN_V_id_V, pointer</column>
<column name="SIGNAL_OUT_TDATA">out, 32, axis, SIGNAL_OUT_V_data_V, pointer</column>
<column name="SIGNAL_OUT_TVALID">out, 1, axis, SIGNAL_OUT_V_dest_V, pointer</column>
<column name="SIGNAL_OUT_TREADY">in, 1, axis, SIGNAL_OUT_V_dest_V, pointer</column>
<column name="SIGNAL_OUT_TDEST">out, 6, axis, SIGNAL_OUT_V_dest_V, pointer</column>
<column name="SIGNAL_OUT_TKEEP">out, 4, axis, SIGNAL_OUT_V_keep_V, pointer</column>
<column name="SIGNAL_OUT_TSTRB">out, 4, axis, SIGNAL_OUT_V_strb_V, pointer</column>
<column name="SIGNAL_OUT_TUSER">out, 2, axis, SIGNAL_OUT_V_user_V, pointer</column>
<column name="SIGNAL_OUT_TLAST">out, 1, axis, SIGNAL_OUT_V_last_V, pointer</column>
<column name="SIGNAL_OUT_TID">out, 5, axis, SIGNAL_OUT_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
