============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:38:43 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[15]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_9_s_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) DATA_PATH_SF_0_s_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     470            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     570          100     
                                              
             Setup:-      11                  
       Uncertainty:-      50                  
     Required Time:=     509                  
      Launch Clock:-     100                  
         Data Path:-     409                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_9_s_reg[15]/CK                    -       -      R     (arrival)    393    -     0     0     100    (-,-) 
  DATA_PATH_SF_9_s_reg[15]/Q                     -       CK->Q  F     DFFRHQX4       6 13.2    23    53     153    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1035/Y       -       A->Y   R     INVX3          2  6.7    17    14     167    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1019__5526/Y -       B->Y   F     NAND2X4        2  7.1    26    19     186    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g995/Y        -       A->Y   R     INVX2          1  5.0    19    15     201    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g944__5526/Y  -       A2->Y  F     OAI31X4        1  4.9    29    19     220    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g920__5122/Y  -       B0->Y  R     AOI2BB1X4      1  4.9    20    18     238    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g912__4319/Y  -       B0->Y  F     OAI21X4        1  4.7    23    20     258    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g907__6417/Y  -       B0->Y  R     AOI21X4        1  5.0    22    18     276    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g906__7410/Y  -       B->Y   F     NOR2X4         1  5.5    14    12     288    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g905__1666/Y  -       B->Y   R     NOR2X6         2  5.4    16    13     301    (-,-) 
  g9397__8246/Y                                  -       A1N->Y R     AOI2BB1X4      1  5.0    20    26     327    (-,-) 
  g9393__1617/Y                                  -       B->Y   F     NOR2X4         1  3.8    18    10     337    (-,-) 
  g9388__4319/Y                                  -       B->Y   F     OR2X8         33 67.0    59    57     394    (-,-) 
  g9362__1617/Y                                  -       S0->Y  F     CLKMX2X2       2  5.2    22    44     439    (-,-) 
  g9239__5526/Y                                  -       A1->Y  R     AOI22X1        1  3.4    56    35     474    (-,-) 
  g9206__2398/Y                                  -       B0->Y  F     OAI2BB1X1      1  3.3    41    35     509    (-,-) 
  DATA_PATH_SF_0_s_reg[15]/D                     <<<     -      F     DFFRHQX1       1    -     -     0     509    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

