<paper id="1513300473"><title>Verifiying Safety Properties of a Power PC Microprocessor Using Symbolic Model Checking without BDDs</title><year>1999</year><authors><author org="(University of Karlsruhe)" id="2242438494">Armin Biere</author><author org="Carnegie Mellon University,;" id="2129477832">Edmund M. Clarke</author><author org="University of Texas at Austin" id="2305330528">Richard Raimi</author><author org="Carnegie Mellon University,;" id="2130671571">Yunshan Zhu</author></authors><n_citation>126</n_citation><doc_type>Conference</doc_type><references><reference>1501731334</reference><reference>1578895382</reference><reference>1593428110</reference><reference>1787074469</reference><reference>1866896089</reference><reference>1999997889</reference><reference>2009965218</reference><reference>2024148935</reference><reference>2041152728</reference><reference>2062897452</reference><reference>2080267935</reference><reference>2108016168</reference><reference>2114092850</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-48683-6_8</doi><keywords><keyword weight="0.53413">Kripke structure</keyword><keyword weight="0.66696">Abstraction model checking</keyword><keyword weight="0.67717">Model checking</keyword><keyword weight="0.46428">Programming language</keyword><keyword weight="0.45669">Computer science</keyword><keyword weight="0.49044">Microprocessor</keyword><keyword weight="0.44581">Algorithm</keyword><keyword weight="0.57337">PowerPC</keyword><keyword weight="0.50033">Bounded function</keyword><keyword weight="0.51814">Formal verification</keyword><keyword weight="0.67742">Symbolic trajectory evaluation</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>In [1] Bounded Model Checking with the aid of satisfiability solving (SAT) was introduced as an alternative to symbolic model checking with BDDs. In this paper we show how bounded model checking can take advantage of specialized optimizations. We present a bounded version of the cone of influence reduction. We have successfully applied this idea in checking safety properties of a PowerPC microprocessor at Motorolau0027s Somerset PowerPC design center. Based on that experience, we propose a verification methodology that we feel can bring model checking into the mainstream of industrial chip design.</abstract></paper>