
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1009882260                       # Number of ticks simulated
final_tick                               391109195997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188074                       # Simulator instruction rate (inst/s)
host_op_rate                                   239381                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32264                       # Simulator tick rate (ticks/s)
host_mem_usage                               67369428                       # Number of bytes of host memory used
host_seconds                                 31300.39                       # Real time elapsed on the host
sim_insts                                  5886774908                       # Number of instructions simulated
sim_ops                                    7492708379                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        57216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        57472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::total               215808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           15360                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       112256                       # Number of bytes written to this memory
system.physmem.bytes_written::total            112256                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          449                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1686                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             877                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  877                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30419388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     56656110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     56909604                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               213696199                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           15209694                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         111157513                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              111157513                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         111157513                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30419388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     56656110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     56909604                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              324853711                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162257                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        88084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1897418                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130299                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121144                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110665                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2265907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.586058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.908505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042816     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7938      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16463      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6804      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36138      1.59%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32604      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6371      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13306      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103467      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2265907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466722                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1886269                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       132673                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          736                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24074                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24074                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888691                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        21722                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6432                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323221                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2499                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6226344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6226344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308430                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318392                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255683                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123727                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2265907                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.554164                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.348679                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1817649     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       135258      5.97%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110319      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48100      2.12%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60136      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57560      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32598      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2741      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1546      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2265907                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3144     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24316     86.32%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          709      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792026     63.08%     63.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298434     23.77%     87.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154163     12.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255683                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.518496                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28169                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022433                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4806516                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442328                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1283852                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15731                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24074                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100648                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318551                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           34                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308430                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12868                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245657                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297379                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451501                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163037                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.514356                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243291                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243167                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673062                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331686                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143145                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2241833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524374                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344153                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1814263     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156763      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73420      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72012      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19632      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83662      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6482      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4603      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10996      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2241833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3549540                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2661492                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.421781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.421781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148853                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449842                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567992                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          169267                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       138073                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        18138                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        68992                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           64177                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           16721                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          796                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1637990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1000635                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             169267                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        80898                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               205167                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          56860                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        104788                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           102576                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18154                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      1986019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.973177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1780852     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10779      0.54%     90.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           17144      0.86%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           25747      1.30%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           10847      0.55%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           12707      0.64%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           13249      0.67%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9448      0.48%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          105246      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      1986019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.069894                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.413181                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1617104                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       126307                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           203575                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1255                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         37775                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        27424                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1213126                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1084                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         37775                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1621254                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          53758                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        59845                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           200778                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12606                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1210385                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          437                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2554                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         6383                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          744                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      1656642                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5641441                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5641441                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1359173                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          297469                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          266                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          142                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            37403                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       122978                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        67482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         3372                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        12970                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1205920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          266                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1122920                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1866                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       189307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       439879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      1986019                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.565413                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.251993                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1507526     75.91%     75.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       194280      9.78%     85.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       107115      5.39%     91.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        70259      3.54%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        64478      3.25%     97.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        19841      1.00%     98.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        14303      0.72%     99.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         5038      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3179      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      1986019                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            314     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1143     41.85%     53.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1274     46.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       924889     82.36%     82.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20643      1.84%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          124      0.01%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       111288      9.91%     94.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        65976      5.88%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1122920                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.463675                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2731                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002432                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4236456                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1395553                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1101881                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1125651                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         5360                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        26702                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         4498                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          884                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         37775                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          42041                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1464                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1206186                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       122978                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        67482                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          142                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           780                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         9647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        11349                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        20996                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1106227                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       105316                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        16693                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              171173                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          149811                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             65857                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.456782                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1101990                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1101881                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           652544                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1656776                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.454988                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.393864                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       814309                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       993077                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       213968                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        18441                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      1948244                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.509729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.358259                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1545907     79.35%     79.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       191621      9.84%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        79436      4.08%     93.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        40560      2.08%     95.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        30595      1.57%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        17354      0.89%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        10772      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8870      0.46%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        23129      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      1948244                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       814309                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        993077                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                159260                       # Number of memory references committed
system.switch_cpus1.commit.loads                96276                       # Number of loads committed
system.switch_cpus1.commit.membars                124                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            137886                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           897870                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        19367                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        23129                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3132160                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2451870                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 435762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             814309                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               993077                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       814309                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.974032                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.974032                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.336244                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.336244                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5020972                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1507102                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1148593                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           248                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          188685                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       154779                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        20454                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        77317                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           71897                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           19067                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          911                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1809705                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1076109                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             188685                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        90964                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               235656                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          58374                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        103506                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines           113116                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        20179                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2186466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.602337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.950251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1950810     89.22%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           24981      1.14%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           29705      1.36%     91.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           15968      0.73%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           17817      0.81%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           10641      0.49%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6987      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           18156      0.83%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          111401      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2186466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077912                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.444346                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1794323                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       119497                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           233487                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1954                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         37202                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        30370                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1312319                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2050                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         37202                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1797662                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          16619                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        94269                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           232145                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8566                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1310448                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1948                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4136                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1824753                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6098630                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6098630                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1528470                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          296281                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          342                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          194                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24393                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       125425                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        67262                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1708                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        14260                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1306787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          344                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1226791                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1467                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       178810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       416686                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2186466                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.561084                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.253412                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1669591     76.36%     76.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       207998      9.51%     85.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       111581      5.10%     90.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        77473      3.54%     94.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        67739      3.10%     97.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        33979      1.55%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         8474      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         5531      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4100      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2186466                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            323     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1109     42.09%     54.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1203     45.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1027935     83.79%     83.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        18971      1.55%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          148      0.01%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       113162      9.22%     94.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        66575      5.43%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1226791                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506566                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               2635                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002148                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4644150                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1485985                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1204462                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1229426                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3236                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        24065                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1732                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         37202                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          12316                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1166                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1307138                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       125425                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        67262                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          194                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           774                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11241                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        11826                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        23067                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1206845                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       106202                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        19946                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              172738                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          168423                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             66536                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.498330                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1204561                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1204462                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           717096                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1877024                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.497346                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382039                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       897447                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1101222                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       205926                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        20379                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2149264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.512372                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.329366                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1699179     79.06%     79.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       208989      9.72%     88.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        87441      4.07%     92.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        52394      2.44%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        36182      1.68%     96.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        23531      1.09%     98.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        12428      0.58%     98.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9742      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        19378      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2149264                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       897447                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1101222                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                166889                       # Number of memory references committed
system.switch_cpus2.commit.loads               101359                       # Number of loads committed
system.switch_cpus2.commit.membars                150                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            157660                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           992730                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        22400                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        19378                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3437021                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2651506                       # The number of ROB writes
system.switch_cpus2.timesIdled                  29890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 235315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             897447                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1101222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       897447                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.698523                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.698523                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.370573                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.370573                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5443160                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1675308                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1223765                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          196637                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       161047                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20667                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        79667                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           75464                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19906                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          947                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1882385                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1102011                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             196637                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        95370                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               228970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          57645                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         51275                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           116578                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20511                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2199366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615576                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.962450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1970396     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10648      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16695      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22400      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           23441      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           19852      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10668      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           16522      0.75%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          108744      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2199366                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081195                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.455042                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1862936                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        71134                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           228351                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         36569                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        32087                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1350923                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         36569                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1868521                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          13299                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        45728                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           223128                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12119                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1349161                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1693                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5269                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1884249                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6274185                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6274185                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1600401                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          283830                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            38200                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       126878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        67330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          767                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15005                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1345903                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1266898                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       167894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       411159                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples      2199366                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.576029                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269995                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1665081     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       218625      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       111025      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        84582      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        66201      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        26710      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17138      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         8737      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1267      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2199366                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1066208     84.16%     84.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        18906      1.49%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       114568      9.04%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        67059      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1266898                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.523127                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4735685                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1514120                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1246085                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1269167                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2603                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        22943                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         36569                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          10387                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1233                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1346219                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       126878                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        67330                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11293                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        23474                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1247976                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       107707                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        18922                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              174752                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          176859                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             67045                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.515313                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1246151                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1246085                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           716516                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1932315                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.514532                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370807                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       933038                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1148105                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       198097                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20737                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2162797                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.530843                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.378739                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1692132     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       233071     10.78%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        88312      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        41872      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        35067      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        20536      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        18316      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         7978      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        25513      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2162797                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       933038                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1148105                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                170043                       # Number of memory references committed
system.switch_cpus3.commit.loads               103928                       # Number of loads committed
system.switch_cpus3.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            165600                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1034388                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23641                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        25513                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3483486                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2728999                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 222415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             933038                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1148105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       933038                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.595587                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.595587                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.385269                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.385269                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5615082                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1737558                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1250890                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          168918                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       137774                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        18167                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        69185                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           64313                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           16741                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          783                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1635719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts                999203                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             168918                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        81054                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               205028                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          56734                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         89615                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           102473                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        18167                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      1968288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.979089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1763260     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           10787      0.55%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           17289      0.88%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           25662      1.30%     92.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           10832      0.55%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           12814      0.65%     93.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           13344      0.68%     94.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9400      0.48%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          104900      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      1968288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.069749                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.412590                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1615096                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       110884                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           203406                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1273                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         37626                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        27381                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1210945                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         37626                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1619212                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          50137                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        48145                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           200650                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12515                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1208138                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          413                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          2638                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6332                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents          672                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1653594                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5631324                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5631324                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1357492                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          296102                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          257                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          133                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            36939                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       122346                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        67378                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3381                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        12982                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1203652                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          257                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1121448                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1836                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       188178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       435459                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      1968288                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569758                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.255302                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1490111     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       194333      9.87%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       106941      5.43%     91.01% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        70414      3.58%     94.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        64205      3.26%     97.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        19911      1.01%     98.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        14158      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         5052      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         3163      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      1968288                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            300     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1128     41.82%     52.95% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1269     47.05%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       923740     82.37%     82.37% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20599      1.84%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          124      0.01%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       111017      9.90%     94.12% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        65968      5.88%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1121448                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.463067                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2697                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002405                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4215717                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1392150                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1100629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1124145                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         5432                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        26169                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         4464                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          892                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         37626                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          38744                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1479                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1203909                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          351                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       122346                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        67378                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          133                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           781                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         9764                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        11257                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        21021                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1104872                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       105091                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        16576                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              170955                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          149703                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             65864                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.456223                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1100744                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1100629                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           651688                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1654352                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.454471                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.393923                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       813347                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       991897                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       212927                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          248                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        18460                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      1930662                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.513760                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363398                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1528945     79.19%     79.19% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       191357      9.91%     89.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        79229      4.10%     93.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        40562      2.10%     95.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        30472      1.58%     96.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        17291      0.90%     97.78% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        10798      0.56%     98.34% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8799      0.46%     98.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        23209      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      1930662                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       813347                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        991897                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                159091                       # Number of memory references committed
system.switch_cpus4.commit.loads                96177                       # Number of loads committed
system.switch_cpus4.commit.membars                124                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            137715                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           896813                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        19343                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        23209                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3112277                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2447279                       # The number of ROB writes
system.switch_cpus4.timesIdled                  29499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 453493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             813347                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               991897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       813347                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.977550                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.977550                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.335847                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.335847                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5014938                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1505079                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1147076                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           248                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          196685                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       161090                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        20674                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        79687                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           75483                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           19913                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          947                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1882881                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1102299                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             196685                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        95396                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               229031                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          57666                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         51836                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           116609                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        20518                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2200498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.962229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         1971467     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           10651      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16699      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           22405      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           23450      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           19855      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           10673      0.49%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16525      0.75%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          108773      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2200498                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081215                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.455160                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1863433                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        71695                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           228411                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         36583                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        32092                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1351275                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         36583                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1869018                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          14011                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        45571                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           223189                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        12124                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1349517                       # Number of instructions processed by rename
system.switch_cpus5.rename.IQFullEvents          1695                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         5272                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1884770                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6275865                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6275865                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1600812                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          283952                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            38202                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       126914                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        67344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15011                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1346252                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1267242                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       167958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       411253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2200498                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.575889                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269882                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1666073     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       218681      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       111054      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        84601      3.84%     94.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        66219      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        26720      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17145      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         8736      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1269      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2200498                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1066491     84.16%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        18914      1.49%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       114607      9.04%     94.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        67073      5.29%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1267242                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.523269                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4737505                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1514533                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1246416                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1269511                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2610                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        22956                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         36583                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          11097                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1232                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1346568                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       126914                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        67344                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11299                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        12184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        23483                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1248305                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       107738                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        18937                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              174797                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          176901                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             67059                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.515449                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1246482                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1246416                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           716727                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1932888                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.514669                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.370806                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       933280                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1148400                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       198167                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        20744                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2163915                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.530705                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.378596                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1693135     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       233126     10.77%     89.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        88333      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        41882      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        35075      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20541      0.95%     97.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        18324      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         7979      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        25520      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2163915                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       933280                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1148400                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                170088                       # Number of memory references committed
system.switch_cpus5.commit.loads               103954                       # Number of loads committed
system.switch_cpus5.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            165638                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1034656                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23647                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        25520                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3484962                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2729727                       # The number of ROB writes
system.switch_cpus5.timesIdled                  30163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 221283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             933280                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1148400                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       933280                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.594914                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.594914                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.385369                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.385369                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5616596                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1738041                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1251219                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          196422                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       160866                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        20641                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        79595                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           75392                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           19887                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          947                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1880297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1100799                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             196422                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        95279                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               228723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          57576                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         50346                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           116447                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        20485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2196059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.615825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.962784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1967336     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           10629      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           16681      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           22382      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           23423      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           19828      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           10658      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           16504      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          108618      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2196059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081106                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.454541                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1860866                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        70188                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           228104                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          373                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         36526                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32053                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1349428                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         36526                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1866442                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          14049                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        44044                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           222889                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12107                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1347670                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1697                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         5261                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1882137                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6267271                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6267271                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1598601                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          283518                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            38140                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       126746                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        67258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          768                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        14987                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1344409                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1265494                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       167693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       410744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.issued_per_cycle::samples      2196059                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576257                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270173                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1662353     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       218394      9.94%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       110902      5.05%     90.69% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        84501      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        66115      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        26685      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        17121      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         8722      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1266      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2196059                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            301     13.28%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           821     36.22%     49.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1145     50.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1065004     84.16%     84.16% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        18882      1.49%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       114464      9.05%     94.71% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        66987      5.29%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1265494                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.522547                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2267                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001791                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4729563                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1512425                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1244701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1267761                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2603                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        22915                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         36526                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          11136                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1228                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1344725                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       126746                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        67258                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12166                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        23444                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1246589                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       107604                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        18900                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              174577                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          176667                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             66973                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.514741                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1244767                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1244701                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           715724                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1930109                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.513961                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.370821                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       932013                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1146851                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       197868                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        20711                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2159533                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.531064                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378981                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1689382     78.23%     78.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       232815     10.78%     89.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        88212      4.08%     93.09% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        41835      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        35028      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        20512      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        18294      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         7969      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        25486      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2159533                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       932013                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1146851                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                169876                       # Number of memory references committed
system.switch_cpus6.commit.loads               103828                       # Number of loads committed
system.switch_cpus6.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            165413                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1033271                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23618                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        25486                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3478766                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2725979                       # The number of ROB writes
system.switch_cpus6.timesIdled                  30122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 225722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             932013                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1146851                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       932013                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.598441                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.598441                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.384846                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.384846                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5608917                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1735589                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1249536                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          197121                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       161435                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20724                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        79858                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           75648                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19970                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          949                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1887105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1104678                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             197121                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        95618                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               229535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          57802                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         46471                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           116877                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2199947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.964389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1970412     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10674      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16732      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           22470      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           23485      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           19901      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           10697      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16571      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          109005      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2199947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081395                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.456143                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1867646                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        66343                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           228912                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         36669                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        32169                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1354243                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         36669                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1873236                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          13249                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        40968                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           223685                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12138                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1352485                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          1698                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1888939                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6289661                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6289661                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1604306                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          284633                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            38250                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       127210                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        67481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15050                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1349212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1270042                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       168367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       412179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2199947                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577306                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271142                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1664369     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       219126      9.96%     85.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       111286      5.06%     90.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        84821      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66359      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        26777      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17177      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         8758      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1274      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2199947                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1068839     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18959      1.49%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       114877      9.05%     94.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        67210      5.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1270042                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.524425                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001787                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4742554                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1517902                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1249151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1272311                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2614                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        23021                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1214                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         36669                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10337                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1228                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1349528                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       127210                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        67481                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23538                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1251047                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       107984                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18995                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              175180                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          177297                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             67196                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516581                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1249217                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1249151                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           718294                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1937037                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.515798                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370821                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       935301                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1150919                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       198614                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20794                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2163278                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532025                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380048                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1691478     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       233620     10.80%     88.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        88523      4.09%     93.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        41977      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        35151      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        20590      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        18372      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8000      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25567      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2163278                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       935301                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1150919                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                170456                       # Number of memory references committed
system.switch_cpus7.commit.loads               104189                       # Number of loads committed
system.switch_cpus7.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            166009                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1036941                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        23709                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25567                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3487244                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2735739                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 221834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             935301                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1150919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       935301                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.589307                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.589307                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.386204                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.386204                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5628924                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1741875                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1253923                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           316                       # number of misc regfile writes
system.l20.replacements                           254                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          218652                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4350                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.264828                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.551807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.110228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   131.368501                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3938.969463                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.032072                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.961662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          460                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l20.Writeback_hits::total                  202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          460                       # number of demand (read+write) hits
system.l20.demand_hits::total                     460                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          460                       # number of overall hits
system.l20.overall_hits::total                    460                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          240                       # number of demand (read+write) misses
system.l20.demand_misses::total                   254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          240                       # number of overall misses
system.l20.overall_misses::total                  254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4806325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124644933                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129451258                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4806325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124644933                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129451258                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4806325                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124644933                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129451258                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.355742                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.355742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.355742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519353.887500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 509650.622047                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519353.887500                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 509650.622047                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519353.887500                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 509650.622047                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  69                       # number of writebacks
system.l20.writebacks::total                       69                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107405139                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    111203894                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107405139                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    111203894                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107405139                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    111203894                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.355742                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.355742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.355742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447521.412500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 437810.606299                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447521.412500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 437810.606299                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447521.412500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 437810.606299                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           462                       # number of replacements
system.l21.tagsinuse                      4090.097724                       # Cycle average of tags in use
system.l21.total_refs                          310804                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4552                       # Sample count of references to valid blocks.
system.l21.avg_refs                         68.278559                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          304.257047                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.694357                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   203.581740                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3569.564580                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.074282                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003099                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.049703                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.871476                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998559                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          467                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    467                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             462                       # number of Writeback hits
system.l21.Writeback_hits::total                  462                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          467                       # number of demand (read+write) hits
system.l21.demand_hits::total                     467                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          467                       # number of overall hits
system.l21.overall_hits::total                    467                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          405                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  418                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           42                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 42                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          447                       # number of demand (read+write) misses
system.l21.demand_misses::total                   460                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          447                       # number of overall misses
system.l21.overall_misses::total                  460                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5443288                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    218796759                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      224240047                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data     19301531                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     19301531                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5443288                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    238098290                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       243541578                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5443288                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    238098290                       # number of overall miss cycles
system.l21.overall_miss_latency::total      243541578                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          872                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                885                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          462                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              462                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           42                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               42                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          914                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 927                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          914                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                927                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.464450                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.472316                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.489059                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.496224                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.489059                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.496224                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 418714.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 540238.911111                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 536459.442584                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 459560.261905                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 459560.261905                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 418714.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 532658.366890                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 529438.213043                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 418714.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 532658.366890                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 529438.213043                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 269                       # number of writebacks
system.l21.writebacks::total                      269                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          405                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             418                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           42                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            42                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          447                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              460                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          447                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             460                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4503138                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    189575555                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    194078693                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data     16265681                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total     16265681                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4503138                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    205841236                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    210344374                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4503138                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    205841236                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    210344374                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.464450                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.472316                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.489059                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.496224                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.489059                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.496224                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 346395.230769                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 468087.790123                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 464303.093301                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 387278.119048                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 387278.119048                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 346395.230769                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 460494.935123                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 457270.378261                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 346395.230769                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 460494.935123                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 457270.378261                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           146                       # number of replacements
system.l22.tagsinuse                      4094.492357                       # Cycle average of tags in use
system.l22.total_refs                          254729                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l22.avg_refs                         60.049269                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          245.108276                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.389209                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    64.452816                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3766.542055                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.059841                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004490                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.015736                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.919566                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999632                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          403                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    404                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l22.Writeback_hits::total                  238                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          406                       # number of demand (read+write) hits
system.l22.demand_hits::total                     407                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          406                       # number of overall hits
system.l22.overall_hits::total                    407                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          122                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          122                       # number of demand (read+write) misses
system.l22.demand_misses::total                   146                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          122                       # number of overall misses
system.l22.overall_misses::total                  146                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     26706995                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     72448641                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       99155636                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     26706995                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     72448641                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        99155636                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     26706995                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     72448641                       # number of overall miss cycles
system.l22.overall_miss_latency::total       99155636                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          525                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                550                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          528                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 553                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          528                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                553                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.232381                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.265455                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.231061                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.264014                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.231061                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.264014                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1112791.458333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 593841.319672                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 679148.191781                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1112791.458333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 593841.319672                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 679148.191781                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1112791.458333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 593841.319672                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 679148.191781                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  95                       # number of writebacks
system.l22.writebacks::total                       95                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          122                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          122                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          122                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     24983795                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     63689041                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     88672836                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     24983795                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     63689041                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     88672836                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     24983795                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     63689041                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     88672836                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.232381                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.265455                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.231061                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.264014                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.231061                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.264014                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1040991.458333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 522041.319672                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 607348.191781                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1040991.458333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 522041.319672                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 607348.191781                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1040991.458333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 522041.319672                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 607348.191781                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            91                       # number of replacements
system.l23.tagsinuse                      4095.046506                       # Cycle average of tags in use
system.l23.total_refs                          188576                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l23.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          104.191364                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.603469                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    39.434911                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.inst                    1                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3936.816762                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.025437                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003321                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.009628                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.inst            0.000244                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.961137                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999767                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          306                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l23.Writeback_hits::total                   95                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          306                       # number of demand (read+write) hits
system.l23.demand_hits::total                     306                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          306                       # number of overall hits
system.l23.overall_hits::total                    306                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           77                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           77                       # number of demand (read+write) misses
system.l23.demand_misses::total                    91                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           77                       # number of overall misses
system.l23.overall_misses::total                   91                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6611589                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     34806746                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       41418335                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6611589                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     34806746                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        41418335                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6611589                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     34806746                       # number of overall miss cycles
system.l23.overall_miss_latency::total       41418335                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          383                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          383                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          383                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.201044                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.201044                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.201044                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 452035.662338                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 455146.538462                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 452035.662338                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 455146.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 472256.357143                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 452035.662338                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 455146.538462                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  44                       # number of writebacks
system.l23.writebacks::total                       44                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           77                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           77                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           77                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     29273694                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     34879833                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     29273694                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     34879833                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5606139                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     29273694                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     34879833                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.201044                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 380177.844156                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 383294.868132                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 380177.844156                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 383294.868132                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 400438.500000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 380177.844156                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 383294.868132                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           463                       # number of replacements
system.l24.tagsinuse                      4089.953708                       # Cycle average of tags in use
system.l24.total_refs                          310799                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4554                       # Sample count of references to valid blocks.
system.l24.avg_refs                         68.247475                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          304.642346                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.696530                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   204.537041                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3568.077792                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.074376                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003100                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.049936                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.871113                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.998524                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          467                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    467                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             461                       # number of Writeback hits
system.l24.Writeback_hits::total                  461                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          467                       # number of demand (read+write) hits
system.l24.demand_hits::total                     467                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          467                       # number of overall hits
system.l24.overall_hits::total                    467                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          403                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  416                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data           46                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                 46                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          449                       # number of demand (read+write) misses
system.l24.demand_misses::total                   462                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          449                       # number of overall misses
system.l24.overall_misses::total                  462                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      4327739                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    216548018                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      220875757                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data     18804040                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total     18804040                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      4327739                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    235352058                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       239679797                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      4327739                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    235352058                       # number of overall miss cycles
system.l24.overall_miss_latency::total      239679797                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          870                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                883                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          461                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              461                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           46                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               46                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          916                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 929                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          916                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                929                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.463218                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.471121                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.490175                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.497309                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.490175                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.497309                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst       332903                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 537339.995037                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 530951.338942                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 408783.478261                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 408783.478261                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst       332903                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 524169.394209                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 518787.439394                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst       332903                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 524169.394209                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 518787.439394                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 268                       # number of writebacks
system.l24.writebacks::total                      268                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          403                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             416                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data           46                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total            46                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          449                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              462                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          449                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             462                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      3394339                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    187602035                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    190996374                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data     15498121                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total     15498121                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      3394339                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    203100156                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    206494495                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      3394339                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    203100156                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    206494495                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.463218                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.471121                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.490175                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.497309                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.490175                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.497309                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       261103                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 465513.734491                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 459125.899038                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 336915.673913                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 336915.673913                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst       261103                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 452338.877506                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 446957.781385                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst       261103                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 452338.877506                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 446957.781385                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                            91                       # number of replacements
system.l25.tagsinuse                      4095.047467                       # Cycle average of tags in use
system.l25.total_refs                          188576                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l25.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          104.192065                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.604305                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    39.453316                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.inst                    1                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3936.797781                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003321                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.009632                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.inst            0.000244                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.961132                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999767                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          306                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l25.Writeback_hits::total                   95                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          306                       # number of demand (read+write) hits
system.l25.demand_hits::total                     306                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          306                       # number of overall hits
system.l25.overall_hits::total                    306                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data           77                       # number of ReadReq misses
system.l25.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data           77                       # number of demand (read+write) misses
system.l25.demand_misses::total                    91                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data           77                       # number of overall misses
system.l25.overall_misses::total                   91                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      7186219                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     34651701                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       41837920                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      7186219                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     34651701                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        41837920                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      7186219                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     34651701                       # number of overall miss cycles
system.l25.overall_miss_latency::total       41837920                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          383                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          383                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          383                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.201044                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.201044                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.201044                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 513301.357143                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 450022.090909                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 459757.362637                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 513301.357143                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 450022.090909                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 459757.362637                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 513301.357143                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 450022.090909                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 459757.362637                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  44                       # number of writebacks
system.l25.writebacks::total                       44                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data           77                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data           77                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data           77                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      6180978                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     29122253                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     35303231                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      6180978                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     29122253                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     35303231                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      6180978                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     29122253                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     35303231                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.201044                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.201044                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 441498.428571                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 378211.077922                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 387947.593407                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 441498.428571                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 378211.077922                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 387947.593407                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 441498.428571                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 378211.077922                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 387947.593407                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                            91                       # number of replacements
system.l26.tagsinuse                      4095.046011                       # Cycle average of tags in use
system.l26.total_refs                          188576                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l26.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          104.190999                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    13.602533                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    39.417811                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.inst                    1                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3936.834668                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.025437                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003321                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.009623                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.inst            0.000244                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.961141                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999767                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          306                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l26.Writeback_hits::total                   95                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          306                       # number of demand (read+write) hits
system.l26.demand_hits::total                     306                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          306                       # number of overall hits
system.l26.overall_hits::total                    306                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           14                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data           77                       # number of ReadReq misses
system.l26.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           14                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data           77                       # number of demand (read+write) misses
system.l26.demand_misses::total                    91                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           14                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data           77                       # number of overall misses
system.l26.overall_misses::total                   91                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6879027                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     36755307                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       43634334                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6879027                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     36755307                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        43634334                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6879027                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     36755307                       # number of overall miss cycles
system.l26.overall_miss_latency::total       43634334                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           14                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          383                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           14                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          383                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           14                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          383                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.201044                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.201044                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.201044                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 491359.071429                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 477341.649351                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 479498.175824                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 491359.071429                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 477341.649351                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 479498.175824                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 491359.071429                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 477341.649351                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 479498.175824                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  44                       # number of writebacks
system.l26.writebacks::total                       44                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data           77                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data           77                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data           77                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5873074                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     31220160                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     37093234                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5873074                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     31220160                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     37093234                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5873074                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     31220160                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     37093234                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.201044                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.201044                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 419505.285714                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 405456.623377                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 407617.956044                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 419505.285714                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 405456.623377                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 407617.956044                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 419505.285714                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 405456.623377                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 407617.956044                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            91                       # number of replacements
system.l27.tagsinuse                      4095.048383                       # Cycle average of tags in use
system.l27.total_refs                          188576                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l27.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          104.192753                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.604848                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    39.564832                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.inst                    1                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3936.685949                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003321                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.009659                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.inst            0.000244                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.961105                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999768                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          306                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l27.Writeback_hits::total                   95                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          306                       # number of demand (read+write) hits
system.l27.demand_hits::total                     306                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          306                       # number of overall hits
system.l27.overall_hits::total                    306                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           77                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           77                       # number of demand (read+write) misses
system.l27.demand_misses::total                    91                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           77                       # number of overall misses
system.l27.overall_misses::total                   91                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6952538                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     33295698                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       40248236                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6952538                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     33295698                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        40248236                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6952538                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     33295698                       # number of overall miss cycles
system.l27.overall_miss_latency::total       40248236                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          383                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          383                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          383                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.201044                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.201044                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.201044                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 496609.857143                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 432411.662338                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 442288.307692                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 496609.857143                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 432411.662338                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 442288.307692                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 496609.857143                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 432411.662338                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 442288.307692                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  44                       # number of writebacks
system.l27.writebacks::total                       44                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           77                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           77                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           77                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5947056                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     27761487                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     33708543                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5947056                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     27761487                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     33708543                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5947056                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     27761487                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     33708543                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 424789.714286                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 360538.792208                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 370423.549451                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 424789.714286                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 360538.792208                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 370423.549451                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 424789.714286                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 360538.792208                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 370423.549451                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.109230                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118480                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.813285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.109230                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110648                       # number of overall hits
system.cpu0.icache.overall_hits::total         110648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5425873                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5425873                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110665                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       319169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       319169                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231204                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294174.899582                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.658499                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.341501                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280506                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280506                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           78                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433444                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433444                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433444                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433444                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2511                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638766053                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638766053                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638766053                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638766053                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638766053                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638766053                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435955                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435955                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435955                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435955                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 254387.117881                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 254387.117881                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 254387.117881                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 254387.117881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 254387.117881                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 254387.117881                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu0.dcache.writebacks::total              202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157904009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157904009                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157904009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157904009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157904009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157904009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225577.155714                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 225577.155714                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 225577.155714                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 225577.155714                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 225577.155714                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 225577.155714                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.693426                       # Cycle average of tags in use
system.cpu1.icache.total_refs               735393546                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1464927.382470                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.693426                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020342                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.803996                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       102559                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         102559                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       102559                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          102559                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       102559                       # number of overall hits
system.cpu1.icache.overall_hits::total         102559                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6282408                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6282408                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6282408                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6282408                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6282408                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6282408                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       102576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       102576                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       102576                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       102576                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       102576                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       102576                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000166                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000166                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000166                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000166                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000166                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000166                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 369553.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 369553.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 369553.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 369553.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 369553.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 369553.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5551188                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5551188                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5551188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5551188                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5551188                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5551188                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 427014.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 427014.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 427014.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   914                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               122579553                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1170                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              104768.848718                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   187.621664                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    68.378336                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.732897                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.267103                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        77188                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          77188                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        62327                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         62327                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          126                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          124                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       139515                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          139515                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       139515                       # number of overall hits
system.cpu1.dcache.overall_hits::total         139515                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2157                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2157                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          324                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          324                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2481                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2481                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2481                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    691150552                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    691150552                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    158523279                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    158523279                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    849673831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    849673831                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    849673831                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    849673831                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        79345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        79345                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        62651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        62651                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       141996                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       141996                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       141996                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       141996                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027185                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027185                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005172                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005172                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017472                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017472                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017472                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017472                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 320422.138155                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 320422.138155                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 489269.379630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 489269.379630                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 342472.322048                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 342472.322048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 342472.322048                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 342472.322048                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          462                       # number of writebacks
system.cpu1.dcache.writebacks::total              462                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1285                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1285                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          282                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1567                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1567                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1567                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          872                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          914                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          914                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          914                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    253369799                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    253369799                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     19650131                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     19650131                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    273019930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    273019930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    273019930                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    273019930                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010990                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010990                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006437                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006437                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006437                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006437                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 290561.696101                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 290561.696101                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 467860.261905                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 467860.261905                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 298708.894967                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.870087                       # Cycle average of tags in use
system.cpu2.icache.total_refs               732328227                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1444434.372781                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    18.870087                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.030241                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.802676                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       113078                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         113078                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       113078                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          113078                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       113078                       # number of overall hits
system.cpu2.icache.overall_hits::total         113078                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     45035992                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45035992                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     45035992                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45035992                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     45035992                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45035992                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       113116                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       113116                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       113116                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       113116                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       113116                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       113116                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000336                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000336                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000336                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000336                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000336                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000336                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1185157.684211                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1185157.684211                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1185157.684211                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1185157.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1185157.684211                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1185157.684211                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     26971793                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     26971793                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     26971793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     26971793                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     26971793                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     26971793                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1078871.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1078871.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1078871.720000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   528                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               115428939                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   784                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              147230.789541                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   158.735948                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    97.264052                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.620062                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.379938                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        77418                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          77418                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        65142                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         65142                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          160                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          150                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          150                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       142560                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          142560                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       142560                       # number of overall hits
system.cpu2.dcache.overall_hits::total         142560                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1746                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1746                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           63                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1809                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1809                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1809                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1809                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    419553010                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    419553010                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     23885956                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     23885956                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    443438966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    443438966                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    443438966                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    443438966                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        79164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        79164                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        65205                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        65205                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          150                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       144369                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       144369                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       144369                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       144369                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.022055                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022055                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000966                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000966                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012530                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012530                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012530                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012530                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 240293.820160                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 240293.820160                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 379142.158730                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 379142.158730                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 245129.334439                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 245129.334439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 245129.334439                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 245129.334439                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       199084                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       199084                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu2.dcache.writebacks::total              238                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1221                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1221                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1281                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1281                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1281                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          525                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          525                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          528                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          528                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          528                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          528                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     99938100                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     99938100                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       197238                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       197238                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    100135338                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    100135338                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    100135338                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    100135338                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006632                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006632                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003657                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003657                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003657                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003657                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 190358.285714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 190358.285714                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        65746                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        65746                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 189650.261364                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               488.602474                       # Cycle average of tags in use
system.cpu3.icache.total_refs               731810228                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1496544.433538                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.602474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.021799                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.783017                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       116562                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         116562                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       116562                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          116562                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       116562                       # number of overall hits
system.cpu3.icache.overall_hits::total         116562                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7581314                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7581314                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7581314                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7581314                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7581314                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7581314                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       116578                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       116578                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       116578                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       116578                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       116578                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       116578                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000137                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 473832.125000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 473832.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 473832.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 473832.125000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6728520                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6728520                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6728520                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6728520                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 480608.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 480608.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   383                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               110536122                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              172982.976526                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   141.935625                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   114.064375                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.554436                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.445564                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        78847                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          78847                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        65817                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         65817                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          158                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       144664                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          144664                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       144664                       # number of overall hits
system.cpu3.dcache.overall_hits::total         144664                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1269                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1269                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1269                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1269                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    224505149                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    224505149                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    224505149                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    224505149                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    224505149                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    224505149                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        80116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        80116                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        65817                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        65817                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       145933                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       145933                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       145933                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       145933                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015840                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015840                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008696                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008696                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008696                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008696                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 176915.011032                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 176915.011032                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 176915.011032                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 176915.011032                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 176915.011032                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 176915.011032                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu3.dcache.writebacks::total               95                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          886                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          886                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          886                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          886                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          886                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          886                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          383                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          383                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     55259373                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     55259373                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     55259373                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     55259373                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     55259373                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     55259373                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004781                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 144280.347258                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 144280.347258                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 144280.347258                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 144280.347258                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 144280.347258                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 144280.347258                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               501.695603                       # Cycle average of tags in use
system.cpu4.icache.total_refs               735393442                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1464927.175299                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.695603                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          489                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.020346                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.783654                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.803999                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       102455                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         102455                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       102455                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          102455                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       102455                       # number of overall hits
system.cpu4.icache.overall_hits::total         102455                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           18                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           18                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           18                       # number of overall misses
system.cpu4.icache.overall_misses::total           18                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5605169                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5605169                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5605169                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5605169                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5605169                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5605169                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       102473                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       102473                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       102473                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       102473                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       102473                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       102473                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000176                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000176                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000176                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000176                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000176                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000176                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 311398.277778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 311398.277778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 311398.277778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 311398.277778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 311398.277778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 311398.277778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            5                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            5                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4437839                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4437839                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4437839                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4437839                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4437839                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4437839                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 341372.230769                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 341372.230769                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 341372.230769                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   916                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               122579226                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1172                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              104589.783276                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   188.049883                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    67.950117                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.734570                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.265430                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        76970                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          76970                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        62219                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         62219                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          125                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          125                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          124                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          124                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       139189                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          139189                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       139189                       # number of overall hits
system.cpu4.dcache.overall_hits::total         139189                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2095                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2095                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          362                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          362                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         2457                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          2457                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         2457                       # number of overall misses
system.cpu4.dcache.overall_misses::total         2457                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    646832211                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    646832211                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    155105814                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    155105814                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    801938025                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    801938025                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    801938025                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    801938025                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        79065                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        79065                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        62581                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        62581                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       141646                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       141646                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       141646                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       141646                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.026497                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026497                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.005785                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.005785                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.017346                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.017346                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.017346                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.017346                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 308750.458711                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 308750.458711                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 428469.099448                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 428469.099448                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 326389.102564                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 326389.102564                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 326389.102564                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 326389.102564                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          461                       # number of writebacks
system.cpu4.dcache.writebacks::total              461                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1225                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1225                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          316                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          316                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1541                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1541                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1541                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1541                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          870                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          870                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          916                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          916                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          916                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          916                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    251101210                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    251101210                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     19185840                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     19185840                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    270287050                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    270287050                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    270287050                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    270287050                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.011004                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.011004                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000735                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000735                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.006467                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.006467                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.006467                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.006467                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 288622.080460                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 288622.080460                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 417083.478261                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 417083.478261                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 295073.198690                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 295073.198690                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 295073.198690                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 295073.198690                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               488.603309                       # Cycle average of tags in use
system.cpu5.icache.total_refs               731810259                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1496544.496933                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.603309                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021800                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.783018                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       116593                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         116593                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       116593                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          116593                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       116593                       # number of overall hits
system.cpu5.icache.overall_hits::total         116593                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           16                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           16                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           16                       # number of overall misses
system.cpu5.icache.overall_misses::total           16                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8245330                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8245330                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8245330                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8245330                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8245330                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8245330                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       116609                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       116609                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       116609                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       116609                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       116609                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       116609                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000137                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 515333.125000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 515333.125000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 515333.125000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 515333.125000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 515333.125000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 515333.125000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            2                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            2                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7303154                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7303154                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7303154                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7303154                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7303154                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7303154                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 521653.857143                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 521653.857143                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 521653.857143                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   383                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               110536160                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              172983.035994                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   141.985282                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   114.014718                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.554630                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.445370                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        78866                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          78866                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        65836                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         65836                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          158                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          158                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       144702                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          144702                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       144702                       # number of overall hits
system.cpu5.dcache.overall_hits::total         144702                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1268                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1268                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1268                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    224703465                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    224703465                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    224703465                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    224703465                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    224703465                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    224703465                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        80134                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        80134                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        65836                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        65836                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       145970                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       145970                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       145970                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       145970                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015823                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015823                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008687                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008687                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008687                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008687                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 177210.934543                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 177210.934543                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 177210.934543                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 177210.934543                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 177210.934543                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 177210.934543                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu5.dcache.writebacks::total               95                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          885                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          885                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          885                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          383                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          383                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          383                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     55091646                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     55091646                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     55091646                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     55091646                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     55091646                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     55091646                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004779                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002624                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002624                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002624                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002624                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 143842.417755                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 143842.417755                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 143842.417755                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               488.601537                       # Cycle average of tags in use
system.cpu6.icache.total_refs               731810097                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1496544.165644                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    13.601537                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.021797                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.783015                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       116431                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         116431                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       116431                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          116431                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       116431                       # number of overall hits
system.cpu6.icache.overall_hits::total         116431                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           16                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           16                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           16                       # number of overall misses
system.cpu6.icache.overall_misses::total           16                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8012366                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8012366                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8012366                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8012366                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8012366                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8012366                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       116447                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       116447                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       116447                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       116447                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       116447                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       116447                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000137                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000137                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 500772.875000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 500772.875000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 500772.875000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 500772.875000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 500772.875000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 500772.875000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            2                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            2                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            2                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           14                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           14                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6995227                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6995227                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6995227                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6995227                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6995227                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6995227                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 499659.071429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 499659.071429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 499659.071429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 499659.071429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 499659.071429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 499659.071429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   383                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               110535983                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              172982.758998                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   141.903141                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   114.096859                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.554309                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.445691                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        78775                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          78775                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        65750                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         65750                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          158                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          158                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       144525                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          144525                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       144525                       # number of overall hits
system.cpu6.dcache.overall_hits::total         144525                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1268                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1268                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1268                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    239750844                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    239750844                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    239750844                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    239750844                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    239750844                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    239750844                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        80043                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        80043                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        65750                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        65750                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       145793                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       145793                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       145793                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       145793                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.015841                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.015841                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008697                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008697                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008697                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008697                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 189077.952681                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 189077.952681                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 189077.952681                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 189077.952681                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 189077.952681                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 189077.952681                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu6.dcache.writebacks::total               95                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data          885                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data          885                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data          885                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          383                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          383                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          383                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     57197286                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     57197286                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     57197286                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     57197286                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     57197286                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     57197286                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.004785                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002627                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002627                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 149340.172324                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 149340.172324                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 149340.172324                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 149340.172324                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 149340.172324                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 149340.172324                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.603852                       # Cycle average of tags in use
system.cpu7.icache.total_refs               731810527                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1496545.044990                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.603852                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021801                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.783019                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       116861                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         116861                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       116861                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          116861                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       116861                       # number of overall hits
system.cpu7.icache.overall_hits::total         116861                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8405932                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8405932                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8405932                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8405932                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8405932                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8405932                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       116877                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       116877                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       116877                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       116877                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       116877                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       116877                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 525370.750000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 525370.750000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 525370.750000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 525370.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 525370.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 525370.750000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7068738                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7068738                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7068738                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7068738                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7068738                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7068738                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 504909.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 504909.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 504909.857143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 504909.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 504909.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 504909.857143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   383                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               110536484                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              172983.543036                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   142.146587                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   113.853413                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.555260                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.444740                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        79057                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          79057                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        65969                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         65969                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          158                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          158                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       145026                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          145026                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       145026                       # number of overall hits
system.cpu7.dcache.overall_hits::total         145026                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1268                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1268                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1268                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    231698489                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    231698489                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    231698489                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    231698489                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    231698489                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    231698489                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        80325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        80325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        65969                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        65969                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       146294                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       146294                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       146294                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       146294                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015786                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015786                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008667                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008667                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008667                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008667                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 182727.514984                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 182727.514984                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182727.514984                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182727.514984                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182727.514984                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182727.514984                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu7.dcache.writebacks::total               95                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          885                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          885                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          383                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          383                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          383                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     53738786                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     53738786                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     53738786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     53738786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     53738786                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     53738786                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 140310.146214                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 140310.146214                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
