$date
	Sun Oct 23 07:20:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#383487
b1001 !
1"
#383490
b1001 &
b1001 %
1$
#383491
0"
#383494
b11100 &
b11100 %
#383498
b1110 &
b1110 %
#383502
b111 &
b111 %
#383506
b10110 &
b10110 %
#383510
b1011 &
b1011 %
#383514
b100010 &
b100010 %
#383518
b10001 &
b10001 %
#383522
b110100 &
b110100 %
#383526
b11010 &
b11010 %
#383530
b1101 &
b1101 %
#383534
b101000 &
b101000 %
#383538
b10100 &
b10100 %
#383542
b1010 &
b1010 %
#383546
b101 &
b101 %
#383550
b10000 &
b10000 %
#383554
b1000 &
b1000 %
#383558
b100 &
b100 %
#383562
b10 &
b10 %
#383566
b1 &
1#
b1 %
#383570
b0 &
b0 %
0#
0$
#1426100
b10000 !
1"
#1426102
b10000 &
b10000 %
1$
#1426103
0"
#1426106
b1000 &
b1000 %
#1426110
b100 &
b100 %
#1426114
b10 &
b10 %
#1426118
b1 &
1#
b1 %
#1426122
b0 &
b0 %
0#
0$
#2466831
b1100 !
1"
#2466834
b1100 &
b1100 %
1$
#2466835
0"
#2466838
b110 &
b110 %
#2466842
b11 &
b11 %
#2466846
b1010 &
b1010 %
#2466850
b101 &
b101 %
#2466854
b10000 &
b10000 %
#2466858
b1000 &
b1000 %
#2466862
b100 &
b100 %
#2466866
b10 &
b10 %
#2466870
b1 &
1#
b1 %
#2466874
b0 &
b0 %
0#
0$
#4500012
