Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 14 20:07:22 2019
| Host         : joseangelSSD-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file DMA_control_sets_placed.rpt
| Design       : DMA
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           13 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------+------------------------------------+------------------+----------------+
|               Clock Signal              | Enable Signal |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-----------------------------------------+---------------+------------------------------------+------------------+----------------+
|  DMA_RQ_reg_i_2_n_0                     |               |                                    |                1 |              1 |
|  Data_Read_reg_i_2_n_0                  |               |                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG                    |               | FSM_sequential_estado_a[3]_i_1_n_0 |                1 |              4 |
|  FSM_sequential_estado_s_reg[3]_i_2_n_0 |               |                                    |                1 |              4 |
|  Address_reg[2]_i_2_n_0                 |               |                                    |                2 |              4 |
|  Valid_D_reg_i_2_n_0                    |               |                                    |                4 |             10 |
|  Databus_reg[7]_i_2_n_0                 |               |                                    |                4 |             10 |
+-----------------------------------------+---------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 4      |                     3 |
| 10     |                     2 |
+--------+-----------------------+


