{
    "system": {
        "total_cycles": " Global /Cycles",
        "idle_cycles": "0",
        "busy_cycles": " Global /Cycles",
        "number_of_cores": " Config.General /Cores",
        "number_of_L1Directories": "0",
        "number_of_L2Directories": "0",
        "number_of_L2s": "",
        "Private_L2": "0",
        "number_of_L3s": "",
        "number_of_NoCs": "1",
        "homogeneous_cores": "0",
        "homogeneous_L2s": "0",
        "homogeneous_L1Directories": "0",
        "homogeneous_L2Directories": "0",
        "homogeneous_L3s": "0",
        "homogeneous_ccs": "1",
        "homogeneous_NoCs": "1",
        "core_tech_node": "power/technology_node",
        "target_core_clockrate": " Config.General /Frequency",
        "temperature": "power/temperature",
        "number_cache_levels": "memory/cache/levels",
        "interconnect_projection_type": "0",
        "device_type": "0",
        "longer_channel_device": "1",
        "power_gating": "1",
        "machine_bits": "64",
        "virtual_address_width": "64",
        "physical_address_width": "52",
        "virtual_memory_page_size": "4096",
        "system.core$": {
            "total_instructions": " Core $ /Dispatch.Total",
            "int_instructions": " Core $ /Dispatch.Integer",
            "fp_instructions": " Core $ /Dispatch.FloatingPoint",
            "branch_instructions": " Core $ /Dispatch.Ctrl",
            "branch_mispredictions": " Core $ /Commit.Mispred",
            "load_instructions": " Core $ /Dispatch.Uop.load",
            "store_instructions": " Core $ /Dispatch.Uop.store",
            "committed_instructions": " Core $ /Commit.Total",
            "committed_int_instructions": " Core $ /Commit.Integer",
            "committed_fp_instructions": " Core $ /Commit.FloatingPoint",
            "total_cycles": " Core $ /Dispatch.Total, Core $ /Dispatch.IPC",
            "idle_cycles": "0",
            "busy_cycles": " Core $ /Dispatch.Total, Core $ /Dispatch.IPC",
            "ROB_reads": " Core $ Thread 0 /ROB.Reads",
            "ROB_writes": " Core $ Thread 0 /ROB.Writes",
            "rename_reads": " Core $ Thread 0 /RAT.IntReads",
            "rename_writes": " Core $ Thread 0 /RAT.IntWrites",
            "fp_rename_reads": " Core $ Thread 0 /RAT.FpReads",
            "fp_rename_writes": " Core $ Thread 0 /RAT.IntWrites",
            "inst_window_reads": " Core $ Thread 0 /IQ.Reads",
            "inst_window_writes": " Core $ Thread 0 /IQ.Writes",
            "inst_window_wakeup_accesses": "0",
            "fp_inst_window_reads": "0",
            "fp_inst_window_writes": "0",
            "fp_inst_window_wakeup_accesses": "0",
            "int_regfile_reads": " Core $ Thread 0 /RF_Int.Reads",
            "float_regfile_reads": " Core $ Thread 0 /RF_FP.Reads",
            "int_regfile_writes": " Core $ Thread 0 /RF_Int.Writes",
            "float_regfile_writes": " Core $ Thread 0 /RF_Int.Writes",
            "function_calls": " Core $ /Dispatch.Uop.call",
            "context_switches": " Core $ /Dispatch.WndSwitch",
            "ialu_accesses": " Core $ /Issue.Integer",
            "fpu_accesses": " Core $ /Issue.FloatingPoint",
            "mul_accesses": " Core $ /Issue.Uop.mult",
            "cdb_alu_accesses": "0",
            "cdb_mul_accesses": "0",
            "cdb_fpu_accesses": "0",
            "IFU_duty_cycle": "0",
            "LSU_duty_cycle": "0",
            "MemManU_I_duty_cycle": "0",
            "MemManU_D_duty_cycle": "0",
            "ALU_duty_cycle": "0",
            "MUL_duty_cycle": "0",
            "FPU_duty_cycle": "0",
            "ALU_cdb_duty_cycle": "0",
            "MUL_cdb_duty_cycle": "0",
            "FPU_cdb_duty_cycle": "0",
            "clock_rate": " Config.General /Frequency",
            "vdd": "power/vdd",
            "opt_local": "1",
            "instruction_length": "64",
            "opcode_width": "16",
            "machine_type": "0",
            "number_hardware_threads": " Config.General /Threads",
            "fetch_width": "10",
            "number_instruction_fetch_ports": "1",
            "decode_width": " Config.Pipeline /DecodeWidth",
            "x86": "1",
            "micro_opcode_width": "8",
            "issue_width": " Config.Pipeline /IssueWidth",
            "peak_issue_width": "6",
            "commit_width": " Config.Pipeline /CommitWidth",
            "fp_issue_width": "2",
            "prediction_width": "1",
            "pipelines_per_core": "1,1",
            "pipeline_depth": "14,14",
            "ALU_per_core": "4",
            "MUL_per_core": "1",
            "FPU_per_core": "2",
            "instruction_buffer_size": "32",
            "decoded_stream_buffer_size": "16",
            "instruction_window_scheme": "1",
            "instruction_window_size": "36",
            "fp_instruction_window_size": "0",
            "ROB_size": " Core $ Thread 0 /ROB.Size",
            "archi_Regs_IRF_size": "16",
            "archi_Regs_FRF_size": "32",
            "phy_Regs_IRF_size": "256",
            "phy_Regs_FRF_size": "256",
            "rename_scheme": "0",
            "register_windows_size": "0",
            "LSU_order": "inorder",
            "store_buffer_size": "96",
            "load_buffer_size": "48",
            "memory_ports": "1",
            "RAS_size": " Config.BranchPredictor /RAS.Size",
            "number_of_BPT": "2",
            "system.core$.icache": {
                "read_accesses": " L1_icache-# /Reads",
                "read_misses": " L1_icache-# /Misses",
                "conflicts": " L1_icache-# /Evictions",
                "icache_config": "memory/l1_icache-#/cache_size, L1_icache-# /BlockSize, L1_icache-# /Ways,1,3, L1_icache-# /DataLatency,16,1",
                "buffer_sizes": "16,16,16,16"
            },
            "system.core$.dcache": {
                "read_accesses": " L1_dcache-# /Reads",
                "write_accesses": " L1_dcache-# /Writes",
                "read_misses": " L1_dcache-# /ReadMisses",
                "write_misses": " L1_dcache-# /WriteMisses",
                "conflicts": " L1_dcache-# /Evictions",
                "dcache_config": "memory/l1_dcache-#/cache_size, L1_dcache-# /BlockSize, L1_dcache-# /Ways,1,3, L1_dcache-# /DataLatency,16,1",
                "buffer_sizes": "16,16,16,16"

            },
            "system.core$.BTB": {
                "read_accesses": " Core $ Thread 0 /BTB.Reads",
                "write_accesses": " Core $ Thread 0 /BTB.Writes",
                "BTB_config": "4096,8, Config.BranchPredictor /BTB.Assoc,1,1,3"
            }

        },
        "system.L2$": {
            "read_accesses": " L2_cache-$ /Reads",
            "write_accesses": " L2_cache-$ /Writes",
            "read_misses": " L2_cache-$ /ReadMisses",
            "write_misses": " L2_cache-$ /WriteMisses",
            "conflicts": " L2_cache-$ /Evictions",
            "duty_cycle": "0",
            "buffer_sizes": "16,16,16,16",
            "L2_config": "memory/l2_cache-$/cache_size, L2_cache-$ /BlockSize, L2_cache-$ /Ways,1,3, L2_cache-$ /DataLatency,32,0",
            "clockrate": " Config.General /Frequency",
            "vdd": "power/vdd",
            "ports": " L2_cache-$ /Ports",
            "device_type": "0"
        },
        "system.L3$": {
            "read_accesses": " L3_cache-$ /Reads",
            "write_accesses": " L3_cache-$ /Writes",
            "read_misses": " L3_cache-$ /ReadMisses",
            "write_misses": " L3_cache-$ /WriteMisses",
            "conflicts": " L3_cache-$ /Evictions",
            "duty_cycle": "0",
            "L3_config": "memory/l3_cache-$/cache_size, L3_cache-$ /BlockSize, L3_cache-$ /Ways,1,3, L3_cache-$ /DataLatency,32,0",
            "clockrate": " Config.General /Frequency",
            "vdd": "power/vdd",
            "ports": " L3_cache-$ /Ports",
            "device_type": "0",
            "buffer_sizes": "16,16,16,16"
        },

        "system.NoC$": {
            "total_accesses": "0",
            "duty_cycle": "0.00000",
            "clockrate": " Config.General /Frequency",
            "vdd": "power/vdd",
            "type": "0",
            "horizontal_nodes": "1",
            "vertical_nodes": "1",
            "has_global_link": "0",
            "link_throughput": "1",
            "link_latency": "1",
            "input_ports": "1",
            "output_ports": "1",
            "flit_bits": "256",
            "chip_coverage": "1",
            "link_routing_over_percentage": "0.5"
        },
        "system.mc": {
            "memory_accesses": " mm-$ /Accesses",
            "memory_reads": " mm-$ /Reads",
            "memory_writes": " mm-$ /Writes",
            "mc_clock": "200",
            "vdd": "power/vdd",
            "peak_transfer_rate": " Config.General /Frequency",
            "block_size": " mm-$ /BlockSize",
            "number_mcs": "memory/dram/controllers_interleaving",
            "memory_channels_per_mc": "0",
            "number_ranks": "2",
            "withPHY": "0",
            "req_window_size_per_channel": "32",
            "IO_buffer_size_per_channel": "32",
            "databus_width": "128",
            "addressbus_width": "51"
        },
        "system.niu": {
            "type": "0",
            "clockrate": "0",
            "vdd": "power/vdd",
            "number_units": "0",
            "duty_cycle": "0",
            "total_load_perc": "0"
        },
        "system.pcie": {
            "type": "0",
            "withPHY": "0",
            "clockrate": "0",
            "vdd": "power/vdd",
            "number_units": "0",
            "num_channels": "0",
            "duty_cycle": "0",
            "total_load_perc": "0"
        },
        "system.flashc": {
            "number_flashcs": "0",
            "type": "0",
            "withPHY": "0",
            "peak_transfer_rate": "0",
            "vdd": "power/vdd",
            "duty_cycle": "0",
            "total_load_perc": "0"
        }

    }
}
