#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f7d37b042a0 .scope module, "sync_fifo_tb" "sync_fifo_tb" 2 2;
 .timescale 0 0;
P_0x7f7d37b04410 .param/l "ADDR_WIDTH" 1 2 8, +C4<00000000000000000000000000000011>;
P_0x7f7d37b04450 .param/l "AEMPTY_DEPTH" 1 2 7, +C4<00000000000000000000000000000001>;
P_0x7f7d37b04490 .param/l "AFULL_DEPTH" 1 2 6, +C4<000000000000000000000000000000111>;
P_0x7f7d37b044d0 .param/l "DATA_WIDTH" 1 2 4, +C4<00000000000000000000000000001000>;
P_0x7f7d37b04510 .param/l "FIFO_DEPTH" 1 2 5, +C4<00000000000000000000000000001000>;
P_0x7f7d37b04550 .param/l "RDATA_MODE" 1 2 9, +C4<00000000000000000000000000000000>;
v0x600002d18fc0_0 .net "almost_empty", 0 0, L_0x600002e141e0;  1 drivers
v0x600002d19050_0 .net "almost_full", 0 0, L_0x600002e140a0;  1 drivers
v0x600002d190e0_0 .var "clk", 0 0;
L_0x7f7d37863170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002d19170_0 .net "empty", 0 0, L_0x7f7d37863170;  1 drivers
L_0x7f7d37863128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002d19200_0 .net "full", 0 0, L_0x7f7d37863128;  1 drivers
v0x600002d19290_0 .net "overflow", 0 0, v0x600002d18ab0_0;  1 drivers
v0x600002d19320_0 .net "rd_data", 7 0, v0x600002d18b40_0;  1 drivers
v0x600002d193b0_0 .var "rd_en", 0 0;
v0x600002d19440_0 .var "rst_n", 0 0;
v0x600002d194d0_0 .net "underflow", 0 0, v0x600002d18d80_0;  1 drivers
v0x600002d19560_0 .var "wr_data", 7 0;
v0x600002d195f0_0 .var "wr_en", 0 0;
S_0x7f7d37a05a00 .scope task, "send_rd" "send_rd" 2 98, 2 98 0, S_0x7f7d37b042a0;
 .timescale 0 0;
E_0x6000011193b0 .event posedge, v0x600002d18870_0;
TD_sync_fifo_tb.send_rd ;
    %wait E_0x6000011193b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d193b0_0, 0;
    %wait E_0x6000011193b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d193b0_0, 0;
    %wait E_0x6000011193b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d193b0_0, 0;
    %wait E_0x6000011193b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d193b0_0, 0;
    %wait E_0x6000011193b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d193b0_0, 0;
    %end;
S_0x7f7d379072e0 .scope task, "send_wr" "send_wr" 2 69, 2 69 0, S_0x7f7d37b042a0;
 .timescale 0 0;
TD_sync_fifo_tb.send_wr ;
    %wait E_0x6000011193b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d195f0_0, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x600002d19560_0, 0, 8;
    %wait E_0x6000011193b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d195f0_0, 0;
    %pushi/vec4 166, 0, 8;
    %assign/vec4 v0x600002d19560_0, 0;
    %wait E_0x6000011193b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d195f0_0, 0;
    %pushi/vec4 167, 0, 8;
    %assign/vec4 v0x600002d19560_0, 0;
    %wait E_0x6000011193b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d195f0_0, 0;
    %pushi/vec4 168, 0, 8;
    %assign/vec4 v0x600002d19560_0, 0;
    %wait E_0x6000011193b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d195f0_0, 0;
    %end;
S_0x7f7d37907500 .scope module, "sync_fifo_out" "sync_fifo" 2 32, 3 1 0, S_0x7f7d37b042a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "almost_full";
    .port_info 9 /OUTPUT 1 "almost_empty";
    .port_info 10 /OUTPUT 1 "overflow";
    .port_info 11 /OUTPUT 1 "underflow";
P_0x7f7d37907670 .param/l "ADDR_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x7f7d379076b0 .param/l "AEMPTY_DEPTH" 0 3 5, +C4<00000000000000000000000000000001>;
P_0x7f7d379076f0 .param/l "AFULL_DEPTH" 0 3 4, +C4<000000000000000000000000000000111>;
P_0x7f7d37907730 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x7f7d37907770 .param/l "FIFO_DEPTH" 0 3 3, +C4<00000000000000000000000000001000>;
P_0x7f7d379077b0 .param/l "RDATA_MODE" 0 3 7, +C4<00000000000000000000000000000000>;
v0x600002d0c000_0 .var/i "II", 31 0;
v0x600002d18360_0 .net *"_ivl_0", 32 0, L_0x600002e14000;  1 drivers
L_0x7f7d37863098 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002d183f0_0 .net *"_ivl_11", 27 0, L_0x7f7d37863098;  1 drivers
L_0x7f7d378630e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x600002d18480_0 .net/2u *"_ivl_12", 31 0, L_0x7f7d378630e0;  1 drivers
L_0x7f7d37863008 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002d18510_0 .net *"_ivl_3", 28 0, L_0x7f7d37863008;  1 drivers
L_0x7f7d37863050 .functor BUFT 1, C4<000000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x600002d185a0_0 .net/2u *"_ivl_4", 32 0, L_0x7f7d37863050;  1 drivers
v0x600002d18630_0 .net *"_ivl_8", 31 0, L_0x600002e14140;  1 drivers
v0x600002d186c0_0 .net "almost_empty", 0 0, L_0x600002e141e0;  alias, 1 drivers
v0x600002d18750_0 .net "almost_full", 0 0, L_0x600002e140a0;  alias, 1 drivers
v0x600002d187e0 .array "buf_mem", 7 0, 7 0;
v0x600002d18870_0 .net "clk", 0 0, v0x600002d190e0_0;  1 drivers
v0x600002d18900_0 .net "empty", 0 0, L_0x7f7d37863170;  alias, 1 drivers
v0x600002d18990_0 .var "fifo_cnt", 3 0;
v0x600002d18a20_0 .net "full", 0 0, L_0x7f7d37863128;  alias, 1 drivers
v0x600002d18ab0_0 .var "overflow", 0 0;
v0x600002d18b40_0 .var "rd_data", 7 0;
v0x600002d18bd0_0 .net "rd_en", 0 0, v0x600002d193b0_0;  1 drivers
v0x600002d18c60_0 .var "rd_ptr", 2 0;
v0x600002d18cf0_0 .net "rst_n", 0 0, v0x600002d19440_0;  1 drivers
v0x600002d18d80_0 .var "underflow", 0 0;
v0x600002d18e10_0 .net "wr_data", 7 0, v0x600002d19560_0;  1 drivers
v0x600002d18ea0_0 .net "wr_en", 0 0, v0x600002d195f0_0;  1 drivers
v0x600002d18f30_0 .var "wr_ptr", 2 0;
L_0x600002e14000 .concat [ 4 29 0 0], v0x600002d18990_0, L_0x7f7d37863008;
L_0x600002e140a0 .cmp/ge 33, L_0x600002e14000, L_0x7f7d37863050;
L_0x600002e14140 .concat [ 4 28 0 0], v0x600002d18990_0, L_0x7f7d37863098;
L_0x600002e141e0 .cmp/ge 32, L_0x7f7d378630e0, L_0x600002e14140;
S_0x7f7d37c042c0 .scope generate, "genblk2" "genblk2" 3 73, 3 73 0, S_0x7f7d37907500;
 .timescale 0 0;
E_0x600001104090/0 .event negedge, v0x600002d18cf0_0;
E_0x600001104090/1 .event posedge, v0x600002d18870_0;
E_0x600001104090 .event/or E_0x600001104090/0, E_0x600001104090/1;
    .scope S_0x7f7d37c042c0;
T_2 ;
    %wait E_0x600001104090;
    %load/vec4 v0x600002d18cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002d18b40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002d18bd0_0;
    %load/vec4 v0x600002d18900_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002d18c60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x600002d187e0, 4;
    %assign/vec4 v0x600002d18b40_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f7d37907500;
T_3 ;
    %wait E_0x600001104090;
    %load/vec4 v0x600002d18cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002d18990_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002d18bd0_0;
    %load/vec4 v0x600002d18ea0_0;
    %and;
    %load/vec4 v0x600002d18a20_0;
    %inv;
    %and;
    %load/vec4 v0x600002d18900_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600002d18990_0;
    %assign/vec4 v0x600002d18990_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600002d18ea0_0;
    %load/vec4 v0x600002d18a20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x600002d18990_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x600002d18990_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x600002d18bd0_0;
    %load/vec4 v0x600002d18900_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x600002d18990_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x600002d18990_0, 0;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7d37907500;
T_4 ;
    %wait E_0x600001104090;
    %load/vec4 v0x600002d18cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002d18f30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002d18f30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002d18f30_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x600002d18ea0_0;
    %load/vec4 v0x600002d18a20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x600002d18f30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600002d18f30_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f7d37907500;
T_5 ;
    %wait E_0x600001104090;
    %load/vec4 v0x600002d18cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002d18c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002d18c60_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002d18c60_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x600002d18bd0_0;
    %load/vec4 v0x600002d18900_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x600002d18c60_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x600002d18c60_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f7d37907500;
T_6 ;
    %wait E_0x600001104090;
    %load/vec4 v0x600002d18cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002d0c000_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002d0c000_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002d0c000_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002d187e0, 0, 4;
    %load/vec4 v0x600002d0c000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002d0c000_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002d18ea0_0;
    %load/vec4 v0x600002d18a20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x600002d18e10_0;
    %load/vec4 v0x600002d18f30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002d187e0, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f7d37907500;
T_7 ;
    %wait E_0x600001104090;
    %load/vec4 v0x600002d18cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d18ab0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002d18ea0_0;
    %load/vec4 v0x600002d18a20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d18ab0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f7d37907500;
T_8 ;
    %wait E_0x600001104090;
    %load/vec4 v0x600002d18cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002d18d80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002d18bd0_0;
    %load/vec4 v0x600002d18900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002d18d80_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f7d37b042a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d190e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d19440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d193b0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7f7d37b042a0;
T_10 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d19440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002d19560_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d195f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d193b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002d19440_0, 0, 1;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002d19440_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7f7d37b042a0;
T_11 ;
    %delay 500, 0;
    %fork TD_sync_fifo_tb.send_wr, S_0x7f7d379072e0;
    %join;
    %delay 500, 0;
    %fork TD_sync_fifo_tb.send_rd, S_0x7f7d37a05a00;
    %join;
    %end;
    .thread T_11;
    .scope S_0x7f7d37b042a0;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0x600002d190e0_0;
    %inv;
    %store/vec4 v0x600002d190e0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f7d37b042a0;
T_13 ;
    %vpi_call 2 126 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 127 "$dumpvars" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sync_fifo_tb.v";
    "./sync_fifo.v";
