[2025-09-16 23:39:29] START suite=qualcomm_srv trace=srv195_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv195_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3306456 heartbeat IPC: 3.024 cumulative IPC: 3.024 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6127559 heartbeat IPC: 3.545 cumulative IPC: 3.264 (Simulation time: 00 hr 01 min 20 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6127559 cumulative IPC: 3.264 (Simulation time: 00 hr 01 min 20 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6127559 cumulative IPC: 3.264 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 11701362 heartbeat IPC: 1.794 cumulative IPC: 1.794 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 17468809 heartbeat IPC: 1.734 cumulative IPC: 1.763 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 23165799 heartbeat IPC: 1.755 cumulative IPC: 1.761 (Simulation time: 00 hr 04 min 06 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 28665950 heartbeat IPC: 1.818 cumulative IPC: 1.775 (Simulation time: 00 hr 05 min 03 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 34344042 heartbeat IPC: 1.761 cumulative IPC: 1.772 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 39864682 heartbeat IPC: 1.811 cumulative IPC: 1.778 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 45395623 heartbeat IPC: 1.808 cumulative IPC: 1.783 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 51011641 heartbeat IPC: 1.781 cumulative IPC: 1.782 (Simulation time: 00 hr 08 min 42 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv195_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000019 cycles: 56530168 heartbeat IPC: 1.812 cumulative IPC: 1.786 (Simulation time: 00 hr 09 min 38 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 55631096 cumulative IPC: 1.798 (Simulation time: 00 hr 10 min 33 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 55631096 cumulative IPC: 1.798 (Simulation time: 00 hr 10 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv195_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.798 instructions: 100000001 cycles: 55631096
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.357 Average ROB Occupancy at Mispredict: 85.81
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00108
BRANCH_INDIRECT: 0.00701
BRANCH_CONDITIONAL: 5.345
BRANCH_DIRECT_CALL: 0.00134
BRANCH_INDIRECT_CALL: 0.00149
BRANCH_RETURN: 0.0007


====Backend Stall Breakdown====
ROB_STALL: 725398
LQ_STALL: 0
SQ_STALL: 1293859


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 128.96753
REPLAY_LOAD: 90.12986
NON_REPLAY_LOAD: 11.138656

== Total ==
ADDR_TRANS: 139027
REPLAY_LOAD: 122847
NON_REPLAY_LOAD: 463524

== Counts ==
ADDR_TRANS: 1078
REPLAY_LOAD: 1363
NON_REPLAY_LOAD: 41614

cpu0->cpu0_STLB TOTAL        ACCESS:     939730 HIT:     897238 MISS:      42492 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     939730 HIT:     897238 MISS:      42492 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 178.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     678637 HIT:     374403 MISS:     304234 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     446269 HIT:     272342 MISS:     173927 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      57150 HIT:       5739 MISS:      51411 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      79405 HIT:      78906 MISS:        499 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      95813 HIT:      17416 MISS:      78397 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 91.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15005418 HIT:   14618742 MISS:     386676 MSHR_MERGE:     120115
cpu0->cpu0_L1I LOAD         ACCESS:   15005418 HIT:   14618742 MISS:     386676 MSHR_MERGE:     120115
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.57 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27018858 HIT:   26247820 MISS:     771038 MSHR_MERGE:     438363
cpu0->cpu0_L1D LOAD         ACCESS:   14913616 HIT:   14541938 MISS:     371678 MSHR_MERGE:     191969
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12003002 HIT:   11699740 MISS:     303262 MSHR_MERGE:     246109
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102240 HIT:       6142 MISS:      96098 MSHR_MERGE:        285
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 89.67 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12813736 HIT:   12714411 MISS:      99325 MSHR_MERGE:      57217
cpu0->cpu0_ITLB LOAD         ACCESS:   12813736 HIT:   12714411 MISS:      99325 MSHR_MERGE:      57217
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.88 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24872173 HIT:   23567496 MISS:    1304677 MSHR_MERGE:     407054
cpu0->cpu0_DTLB LOAD         ACCESS:   24872173 HIT:   23567496 MISS:    1304677 MSHR_MERGE:     407054
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13 cycles
cpu0->LLC TOTAL        ACCESS:     374361 HIT:     158765 MISS:     215596 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     173927 HIT:      45410 MISS:     128517 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      51411 HIT:      13677 MISS:      37734 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      70626 HIT:      70405 MISS:        221 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78397 HIT:      29273 MISS:      49124 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5157
  ROW_BUFFER_MISS:     210154
  AVG DBUS CONGESTED CYCLE: 6.525
Channel 0 WQ ROW_BUFFER_HIT:       9747
  ROW_BUFFER_MISS:      41209
  FULL:          0
Channel 0 REFRESHES ISSUED:       4636

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1027887        10210         7198        25597
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          211          427         2965         7529
  STLB miss resolved @ L2C                0          545         2502         5599        22102
  STLB miss resolved @ LLC                0          867         4427         5455        25157
  STLB miss resolved @ MEM                0         1125         7980        17127        45180

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27722         2150        48180         2684         1107
---------------------------------------------------------------
  STLB miss resolved @ L1D               29            9           70          600          279
  STLB miss resolved @ L2C               11           37           37          142           57
  STLB miss resolved @ LLC               42           29          140         1659          483
  STLB miss resolved @ MEM               22            6           79          968          753
[2025-09-16 23:50:02] END   suite=qualcomm_srv trace=srv195_ap (rc=0)
