set tool_name "Active-HDL (VHDL)"
set corner_file_list {
	{{"Slow Model"} {uart.vho uart_vhd.sdo}}
	{{"Fast Model"} {uart_fast.vho uart_vhd_fast.sdo}}
}
