Classic Timing Analyzer report for lpm_ram_10
Tue Dec 10 11:15:36 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                            ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.513 ns                         ; datain[0]                                                                                                       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.254 ns                         ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; dataout[1]                                                                                                      ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.834 ns                         ; xl                                                                                                              ; dataout[4]                                                                                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.214 ns                        ; add[2]                                                                                                          ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 179.57 MHz ( period = 5.569 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                 ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                            ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 179.57 MHz ( period = 5.569 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 5.411 ns                ;
; N/A   ; 179.57 MHz ( period = 5.569 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 5.411 ns                ;
; N/A   ; 179.57 MHz ( period = 5.569 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 5.411 ns                ;
; N/A   ; 179.57 MHz ( period = 5.569 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 5.411 ns                ;
; N/A   ; 179.57 MHz ( period = 5.569 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 5.411 ns                ;
; N/A   ; 179.57 MHz ( period = 5.569 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 5.411 ns                ;
; N/A   ; 179.57 MHz ( period = 5.569 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 5.411 ns                ;
; N/A   ; 179.57 MHz ( period = 5.569 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 5.411 ns                ;
; N/A   ; 179.57 MHz ( period = 5.569 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 5.411 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 289.44 MHz ( period = 3.455 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 289.44 MHz ( period = 3.455 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 289.44 MHz ( period = 3.455 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 289.44 MHz ( period = 3.455 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 289.44 MHz ( period = 3.455 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 289.44 MHz ( period = 3.455 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 289.44 MHz ( period = 3.455 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 289.44 MHz ( period = 3.455 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 289.44 MHz ( period = 3.455 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 289.77 MHz ( period = 3.451 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.293 ns                ;
; N/A   ; 292.48 MHz ( period = 3.419 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 292.48 MHz ( period = 3.419 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 292.48 MHz ( period = 3.419 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 292.48 MHz ( period = 3.419 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 292.48 MHz ( period = 3.419 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 292.48 MHz ( period = 3.419 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 292.48 MHz ( period = 3.419 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 292.48 MHz ( period = 3.419 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 292.48 MHz ( period = 3.419 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.261 ns                ;
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 294.55 MHz ( period = 3.395 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 294.72 MHz ( period = 3.393 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.235 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; 296.47 MHz ( period = 3.373 ns )               ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.215 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a1~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a2~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a3~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a4~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a5~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a6~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a7~porta_memory_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.513 ns   ; datain[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 6.120 ns   ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 6.049 ns   ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A   ; None         ; 4.566 ns   ; datain[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 4.306 ns   ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 4.263 ns   ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 4.262 ns   ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 4.252 ns   ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 4.247 ns   ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 4.235 ns   ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 4.198 ns   ; datain[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 4.192 ns   ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 4.191 ns   ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 4.181 ns   ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 4.176 ns   ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 4.102 ns   ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 4.102 ns   ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 4.089 ns   ; datain[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A   ; None         ; 4.085 ns   ; datain[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A   ; None         ; 4.058 ns   ; add[6]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A   ; None         ; 4.031 ns   ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A   ; None         ; 4.031 ns   ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A   ; None         ; 4.006 ns   ; datain[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A   ; None         ; 3.711 ns   ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 3.563 ns   ; datain[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A   ; None         ; 3.499 ns   ; datain[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A   ; None         ; 3.437 ns   ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A   ; None         ; 3.365 ns   ; add[5]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A   ; None         ; 2.698 ns   ; add[4]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A   ; None         ; 2.592 ns   ; add[7]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A   ; None         ; 2.587 ns   ; add[0]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 2.565 ns   ; add[3]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 2.549 ns   ; add[1]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 2.439 ns   ; add[2]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                           ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To         ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 9.254 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.254 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.254 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.254 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.254 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.254 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.254 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.254 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.254 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; dataout[1] ; clk        ;
; N/A   ; None         ; 9.147 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.147 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.147 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.147 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.147 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.147 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.147 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.147 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; dataout[4] ; clk        ;
; N/A   ; None         ; 9.147 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; dataout[4] ; clk        ;
; N/A   ; None         ; 8.827 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; dataout[2] ; clk        ;
; N/A   ; None         ; 8.827 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; dataout[2] ; clk        ;
; N/A   ; None         ; 8.827 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; dataout[2] ; clk        ;
; N/A   ; None         ; 8.827 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; dataout[2] ; clk        ;
; N/A   ; None         ; 8.827 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; dataout[2] ; clk        ;
; N/A   ; None         ; 8.827 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; dataout[2] ; clk        ;
; N/A   ; None         ; 8.827 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; dataout[2] ; clk        ;
; N/A   ; None         ; 8.827 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; dataout[2] ; clk        ;
; N/A   ; None         ; 8.827 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; dataout[2] ; clk        ;
; N/A   ; None         ; 8.076 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; dataout[0] ; clk        ;
; N/A   ; None         ; 8.076 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; dataout[0] ; clk        ;
; N/A   ; None         ; 8.076 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; dataout[0] ; clk        ;
; N/A   ; None         ; 8.076 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; dataout[0] ; clk        ;
; N/A   ; None         ; 8.076 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; dataout[0] ; clk        ;
; N/A   ; None         ; 8.076 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; dataout[0] ; clk        ;
; N/A   ; None         ; 8.076 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; dataout[0] ; clk        ;
; N/A   ; None         ; 8.076 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; dataout[0] ; clk        ;
; N/A   ; None         ; 8.076 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; dataout[0] ; clk        ;
; N/A   ; None         ; 7.998 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; dataout[6] ; clk        ;
; N/A   ; None         ; 7.998 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; dataout[6] ; clk        ;
; N/A   ; None         ; 7.998 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; dataout[6] ; clk        ;
; N/A   ; None         ; 7.998 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; dataout[6] ; clk        ;
; N/A   ; None         ; 7.998 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; dataout[6] ; clk        ;
; N/A   ; None         ; 7.998 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; dataout[6] ; clk        ;
; N/A   ; None         ; 7.998 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; dataout[6] ; clk        ;
; N/A   ; None         ; 7.998 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; dataout[6] ; clk        ;
; N/A   ; None         ; 7.998 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; dataout[6] ; clk        ;
; N/A   ; None         ; 7.811 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; dataout[7] ; clk        ;
; N/A   ; None         ; 7.811 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; dataout[7] ; clk        ;
; N/A   ; None         ; 7.811 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; dataout[7] ; clk        ;
; N/A   ; None         ; 7.811 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; dataout[7] ; clk        ;
; N/A   ; None         ; 7.811 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; dataout[7] ; clk        ;
; N/A   ; None         ; 7.811 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; dataout[7] ; clk        ;
; N/A   ; None         ; 7.811 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; dataout[7] ; clk        ;
; N/A   ; None         ; 7.811 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; dataout[7] ; clk        ;
; N/A   ; None         ; 7.811 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; dataout[7] ; clk        ;
; N/A   ; None         ; 7.669 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; dataout[3] ; clk        ;
; N/A   ; None         ; 7.669 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; dataout[3] ; clk        ;
; N/A   ; None         ; 7.669 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; dataout[3] ; clk        ;
; N/A   ; None         ; 7.669 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; dataout[3] ; clk        ;
; N/A   ; None         ; 7.669 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; dataout[3] ; clk        ;
; N/A   ; None         ; 7.669 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; dataout[3] ; clk        ;
; N/A   ; None         ; 7.669 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; dataout[3] ; clk        ;
; N/A   ; None         ; 7.669 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; dataout[3] ; clk        ;
; N/A   ; None         ; 7.669 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; dataout[3] ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; dataout[5] ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; dataout[5] ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; dataout[5] ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; dataout[5] ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; dataout[5] ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; dataout[5] ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; dataout[5] ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; dataout[5] ; clk        ;
; N/A   ; None         ; 7.662 ns   ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; dataout[5] ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To         ;
+-------+-------------------+-----------------+-----------+------------+
; N/A   ; None              ; 9.834 ns        ; xl        ; dataout[4] ;
; N/A   ; None              ; 9.780 ns        ; datain[4] ; dataout[4] ;
; N/A   ; None              ; 9.763 ns        ; dl        ; dataout[4] ;
; N/A   ; None              ; 9.668 ns        ; xl        ; dataout[1] ;
; N/A   ; None              ; 9.504 ns        ; dl        ; dataout[1] ;
; N/A   ; None              ; 9.493 ns        ; datain[2] ; dataout[2] ;
; N/A   ; None              ; 9.360 ns        ; datain[1] ; dataout[1] ;
; N/A   ; None              ; 9.230 ns        ; xl        ; dataout[2] ;
; N/A   ; None              ; 9.159 ns        ; dl        ; dataout[2] ;
; N/A   ; None              ; 9.020 ns        ; datain[0] ; dataout[0] ;
; N/A   ; None              ; 8.833 ns        ; datain[5] ; dataout[5] ;
; N/A   ; None              ; 8.725 ns        ; datain[6] ; dataout[6] ;
; N/A   ; None              ; 8.470 ns        ; xl        ; dataout[0] ;
; N/A   ; None              ; 8.372 ns        ; xl        ; dataout[6] ;
; N/A   ; None              ; 8.307 ns        ; datain[3] ; dataout[3] ;
; N/A   ; None              ; 8.301 ns        ; dl        ; dataout[6] ;
; N/A   ; None              ; 8.217 ns        ; xl        ; dataout[7] ;
; N/A   ; None              ; 8.212 ns        ; dl        ; dataout[0] ;
; N/A   ; None              ; 8.146 ns        ; dl        ; dataout[7] ;
; N/A   ; None              ; 8.065 ns        ; xl        ; dataout[3] ;
; N/A   ; None              ; 8.016 ns        ; dl        ; dataout[5] ;
; N/A   ; None              ; 8.000 ns        ; xl        ; dataout[5] ;
; N/A   ; None              ; 7.919 ns        ; datain[7] ; dataout[7] ;
; N/A   ; None              ; 7.909 ns        ; dl        ; dataout[3] ;
+-------+-------------------+-----------------+-----------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                               ;
+---------------+-------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.214 ns ; add[2]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -2.324 ns ; add[1]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -2.340 ns ; add[3]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A           ; None        ; -2.362 ns ; add[0]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -2.367 ns ; add[7]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg7 ; clk      ;
; N/A           ; None        ; -2.473 ns ; add[4]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg4 ; clk      ;
; N/A           ; None        ; -3.140 ns ; add[5]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg5 ; clk      ;
; N/A           ; None        ; -3.212 ns ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A           ; None        ; -3.274 ns ; datain[1] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -3.318 ns ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -3.338 ns ; datain[7] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -3.349 ns ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -3.377 ns ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -3.418 ns ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -3.457 ns ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -3.486 ns ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg       ; clk      ;
; N/A           ; None        ; -3.524 ns ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -3.529 ns ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -3.565 ns ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -3.582 ns ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg1  ; clk      ;
; N/A           ; None        ; -3.583 ns ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -3.585 ns ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -3.594 ns ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -3.622 ns ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -3.636 ns ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg7  ; clk      ;
; N/A           ; None        ; -3.781 ns ; datain[4] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg4  ; clk      ;
; N/A           ; None        ; -3.833 ns ; add[6]    ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg6 ; clk      ;
; N/A           ; None        ; -3.860 ns ; datain[2] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg2  ; clk      ;
; N/A           ; None        ; -3.864 ns ; datain[3] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg3  ; clk      ;
; N/A           ; None        ; -3.973 ns ; datain[6] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg6  ; clk      ;
; N/A           ; None        ; -4.341 ns ; datain[5] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg5  ; clk      ;
; N/A           ; None        ; -5.480 ns ; dl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -5.738 ns ; xl        ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
; N/A           ; None        ; -6.288 ns ; datain[0] ; lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0  ; clk      ;
+---------------+-------------+-----------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Dec 10 11:15:36 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lpm_ram_10 -c lpm_ram_10 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 179.57 MHz between source memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg" and destination memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0" (period= 5.569 ns)
    Info: + Longest memory to memory delay is 5.411 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|q_a[0]'
        Info: 3: + IC(0.492 ns) + CELL(0.053 ns) = 2.395 ns; Loc. = LCCOMB_X33_Y5_N12; Fanout = 2; COMB Node = 'inst1[0]~16'
        Info: 4: + IC(1.311 ns) + CELL(0.154 ns) = 3.860 ns; Loc. = LCCOMB_X37_Y16_N18; Fanout = 1; COMB Node = 'inst1[0]~24'
        Info: 5: + IC(1.455 ns) + CELL(0.096 ns) = 5.411 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 2.153 ns ( 39.79 % )
        Info: Total interconnect delay = 3.258 ns ( 60.21 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.348 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: Total cell delay = 1.335 ns ( 56.86 % )
            Info: Total interconnect delay = 1.013 ns ( 43.14 % )
        Info: - Longest clock path from clock "clk" to source memory is 2.348 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg'
            Info: Total cell delay = 1.335 ns ( 56.86 % )
            Info: Total interconnect delay = 1.013 ns ( 43.14 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0" (data pin = "datain[0]", clock pin = "clk") is 6.513 ns
    Info: + Longest pin to memory delay is 8.839 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G9; Fanout = 1; PIN Node = 'datain[0]'
        Info: 2: + IC(4.788 ns) + CELL(0.228 ns) = 5.823 ns; Loc. = LCCOMB_X33_Y5_N12; Fanout = 2; COMB Node = 'inst1[0]~16'
        Info: 3: + IC(1.311 ns) + CELL(0.154 ns) = 7.288 ns; Loc. = LCCOMB_X37_Y16_N18; Fanout = 1; COMB Node = 'inst1[0]~24'
        Info: 4: + IC(1.455 ns) + CELL(0.096 ns) = 8.839 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 1.285 ns ( 14.54 % )
        Info: Total interconnect delay = 7.554 ns ( 85.46 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 1.335 ns ( 56.86 % )
        Info: Total interconnect delay = 1.013 ns ( 43.14 % )
Info: tco from clock "clk" to destination pin "dataout[1]" through memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg" is 9.254 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.335 ns ( 56.86 % )
        Info: Total interconnect delay = 1.013 ns ( 43.14 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 6.770 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X32_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|q_a[1]'
        Info: 3: + IC(0.467 ns) + CELL(0.053 ns) = 2.370 ns; Loc. = LCCOMB_X33_Y5_N26; Fanout = 2; COMB Node = 'inst1[1]~15'
        Info: 4: + IC(2.286 ns) + CELL(2.114 ns) = 6.770 ns; Loc. = PIN_P17; Fanout = 0; PIN Node = 'dataout[1]'
        Info: Total cell delay = 4.017 ns ( 59.34 % )
        Info: Total interconnect delay = 2.753 ns ( 40.66 % )
Info: Longest tpd from source pin "xl" to destination pin "dataout[4]" is 9.834 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V1; Fanout = 10; PIN Node = 'xl'
    Info: 2: + IC(4.099 ns) + CELL(0.346 ns) = 5.275 ns; Loc. = LCCOMB_X33_Y5_N2; Fanout = 16; COMB Node = 'inst1[7]~9'
    Info: 3: + IC(2.577 ns) + CELL(1.982 ns) = 9.834 ns; Loc. = PIN_A5; Fanout = 0; PIN Node = 'dataout[4]'
    Info: Total cell delay = 3.158 ns ( 32.11 % )
    Info: Total interconnect delay = 6.676 ns ( 67.89 % )
Info: th for memory "lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2" (data pin = "add[2]", clock pin = "clk") is -2.214 ns
    Info: + Longest clock path from clock "clk" to destination memory is 2.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.670 ns) + CELL(0.481 ns) = 2.348 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 1.335 ns ( 56.86 % )
        Info: Total interconnect delay = 1.013 ns ( 43.14 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.765 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_U1; Fanout = 1; PIN Node = 'add[2]'
        Info: 2: + IC(3.832 ns) + CELL(0.103 ns) = 4.765 ns; Loc. = M4K_X32_Y5; Fanout = 8; MEM Node = 'lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_gn91:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 0.933 ns ( 19.58 % )
        Info: Total interconnect delay = 3.832 ns ( 80.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Tue Dec 10 11:15:36 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


