
ComboLock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000834c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000330  080084e0  080084e0  000184e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008810  08008810  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08008810  08008810  00018810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008818  08008818  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008818  08008818  00018818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800881c  0800881c  0001881c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008820  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  200001e0  08008a00  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08008a00  00020340  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010a8a  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000235b  00000000  00000000  00030c9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ec0  00000000  00000000  00032ff8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d98  00000000  00000000  00033eb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028d2a  00000000  00000000  00034c50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b8c3  00000000  00000000  0005d97a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ff45a  00000000  00000000  0006923d  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00168697  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b68  00000000  00000000  00168714  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080084c4 	.word	0x080084c4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	080084c4 	.word	0x080084c4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eb2:	4b0c      	ldr	r3, [pc, #48]	; (8000ee4 <HAL_Init+0x3c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a0b      	ldr	r2, [pc, #44]	; (8000ee4 <HAL_Init+0x3c>)
 8000eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ebc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ebe:	2003      	movs	r0, #3
 8000ec0:	f001 fef2 	bl	8002ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f000 f80f 	bl	8000ee8 <HAL_InitTick>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d002      	beq.n	8000ed6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	71fb      	strb	r3, [r7, #7]
 8000ed4:	e001      	b.n	8000eda <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ed6:	f004 fd13 	bl	8005900 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000eda:	79fb      	ldrb	r3, [r7, #7]
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	40022000 	.word	0x40022000

08000ee8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ef4:	4b16      	ldr	r3, [pc, #88]	; (8000f50 <HAL_InitTick+0x68>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d022      	beq.n	8000f42 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000efc:	4b15      	ldr	r3, [pc, #84]	; (8000f54 <HAL_InitTick+0x6c>)
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	4b13      	ldr	r3, [pc, #76]	; (8000f50 <HAL_InitTick+0x68>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f08:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f10:	4618      	mov	r0, r3
 8000f12:	f001 fefe 	bl	8002d12 <HAL_SYSTICK_Config>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d10f      	bne.n	8000f3c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2b0f      	cmp	r3, #15
 8000f20:	d809      	bhi.n	8000f36 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f22:	2200      	movs	r2, #0
 8000f24:	6879      	ldr	r1, [r7, #4]
 8000f26:	f04f 30ff 	mov.w	r0, #4294967295
 8000f2a:	f001 fec8 	bl	8002cbe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f2e:	4a0a      	ldr	r2, [pc, #40]	; (8000f58 <HAL_InitTick+0x70>)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6013      	str	r3, [r2, #0]
 8000f34:	e007      	b.n	8000f46 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f36:	2301      	movs	r3, #1
 8000f38:	73fb      	strb	r3, [r7, #15]
 8000f3a:	e004      	b.n	8000f46 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	73fb      	strb	r3, [r7, #15]
 8000f40:	e001      	b.n	8000f46 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f42:	2301      	movs	r3, #1
 8000f44:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	3710      	adds	r7, #16
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	20000004 	.word	0x20000004
 8000f54:	2000000c 	.word	0x2000000c
 8000f58:	20000000 	.word	0x20000000

08000f5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f60:	4b05      	ldr	r3, [pc, #20]	; (8000f78 <HAL_IncTick+0x1c>)
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	4b05      	ldr	r3, [pc, #20]	; (8000f7c <HAL_IncTick+0x20>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4413      	add	r3, r2
 8000f6a:	4a03      	ldr	r2, [pc, #12]	; (8000f78 <HAL_IncTick+0x1c>)
 8000f6c:	6013      	str	r3, [r2, #0]
}
 8000f6e:	bf00      	nop
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	20000218 	.word	0x20000218
 8000f7c:	20000004 	.word	0x20000004

08000f80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  return uwTick;
 8000f84:	4b03      	ldr	r3, [pc, #12]	; (8000f94 <HAL_GetTick+0x14>)
 8000f86:	681b      	ldr	r3, [r3, #0]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	20000218 	.word	0x20000218

08000f98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fa0:	f7ff ffee 	bl	8000f80 <HAL_GetTick>
 8000fa4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fb0:	d004      	beq.n	8000fbc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fb2:	4b09      	ldr	r3, [pc, #36]	; (8000fd8 <HAL_Delay+0x40>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	4413      	add	r3, r2
 8000fba:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fbc:	bf00      	nop
 8000fbe:	f7ff ffdf 	bl	8000f80 <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	68bb      	ldr	r3, [r7, #8]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	68fa      	ldr	r2, [r7, #12]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	d8f7      	bhi.n	8000fbe <HAL_Delay+0x26>
  {
  }
}
 8000fce:	bf00      	nop
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000004 	.word	0x20000004

08000fdc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	689b      	ldr	r3, [r3, #8]
 8000fea:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	431a      	orrs	r2, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	609a      	str	r2, [r3, #8]
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr

08001002 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001002:	b480      	push	{r7}
 8001004:	b083      	sub	sp, #12
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
 800100a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	431a      	orrs	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	609a      	str	r2, [r3, #8]
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001028:	b480      	push	{r7}
 800102a:	b083      	sub	sp, #12
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001038:	4618      	mov	r0, r3
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001044:	b490      	push	{r4, r7}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
 8001050:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	3360      	adds	r3, #96	; 0x60
 8001056:	461a      	mov	r2, r3
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	4413      	add	r3, r2
 800105e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001060:	6822      	ldr	r2, [r4, #0]
 8001062:	4b08      	ldr	r3, [pc, #32]	; (8001084 <LL_ADC_SetOffset+0x40>)
 8001064:	4013      	ands	r3, r2
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800106c:	683a      	ldr	r2, [r7, #0]
 800106e:	430a      	orrs	r2, r1
 8001070:	4313      	orrs	r3, r2
 8001072:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001076:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bc90      	pop	{r4, r7}
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	03fff000 	.word	0x03fff000

08001088 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001088:	b490      	push	{r4, r7}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
 8001090:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3360      	adds	r3, #96	; 0x60
 8001096:	461a      	mov	r2, r3
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	4413      	add	r3, r2
 800109e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80010a0:	6823      	ldr	r3, [r4, #0]
 80010a2:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc90      	pop	{r4, r7}
 80010ae:	4770      	bx	lr

080010b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80010b0:	b490      	push	{r4, r7}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60f8      	str	r0, [r7, #12]
 80010b8:	60b9      	str	r1, [r7, #8]
 80010ba:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	3360      	adds	r3, #96	; 0x60
 80010c0:	461a      	mov	r2, r3
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	4413      	add	r3, r2
 80010c8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80010ca:	6823      	ldr	r3, [r4, #0]
 80010cc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bc90      	pop	{r4, r7}
 80010de:	4770      	bx	lr

080010e0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d101      	bne.n	80010f8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80010f4:	2301      	movs	r3, #1
 80010f6:	e000      	b.n	80010fa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80010f8:	2300      	movs	r3, #0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	370c      	adds	r7, #12
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001106:	b490      	push	{r4, r7}
 8001108:	b084      	sub	sp, #16
 800110a:	af00      	add	r7, sp, #0
 800110c:	60f8      	str	r0, [r7, #12]
 800110e:	60b9      	str	r1, [r7, #8]
 8001110:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	3330      	adds	r3, #48	; 0x30
 8001116:	461a      	mov	r2, r3
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	0a1b      	lsrs	r3, r3, #8
 800111c:	009b      	lsls	r3, r3, #2
 800111e:	f003 030c 	and.w	r3, r3, #12
 8001122:	4413      	add	r3, r2
 8001124:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001126:	6822      	ldr	r2, [r4, #0]
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	f003 031f 	and.w	r3, r3, #31
 800112e:	211f      	movs	r1, #31
 8001130:	fa01 f303 	lsl.w	r3, r1, r3
 8001134:	43db      	mvns	r3, r3
 8001136:	401a      	ands	r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	0e9b      	lsrs	r3, r3, #26
 800113c:	f003 011f 	and.w	r1, r3, #31
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	f003 031f 	and.w	r3, r3, #31
 8001146:	fa01 f303 	lsl.w	r3, r1, r3
 800114a:	4313      	orrs	r3, r2
 800114c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800114e:	bf00      	nop
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bc90      	pop	{r4, r7}
 8001156:	4770      	bx	lr

08001158 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001158:	b490      	push	{r4, r7}
 800115a:	b084      	sub	sp, #16
 800115c:	af00      	add	r7, sp, #0
 800115e:	60f8      	str	r0, [r7, #12]
 8001160:	60b9      	str	r1, [r7, #8]
 8001162:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	3314      	adds	r3, #20
 8001168:	461a      	mov	r2, r3
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	0e5b      	lsrs	r3, r3, #25
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	f003 0304 	and.w	r3, r3, #4
 8001174:	4413      	add	r3, r2
 8001176:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001178:	6822      	ldr	r2, [r4, #0]
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	0d1b      	lsrs	r3, r3, #20
 800117e:	f003 031f 	and.w	r3, r3, #31
 8001182:	2107      	movs	r1, #7
 8001184:	fa01 f303 	lsl.w	r3, r1, r3
 8001188:	43db      	mvns	r3, r3
 800118a:	401a      	ands	r2, r3
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	0d1b      	lsrs	r3, r3, #20
 8001190:	f003 031f 	and.w	r3, r3, #31
 8001194:	6879      	ldr	r1, [r7, #4]
 8001196:	fa01 f303 	lsl.w	r3, r1, r3
 800119a:	4313      	orrs	r3, r2
 800119c:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800119e:	bf00      	nop
 80011a0:	3710      	adds	r7, #16
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bc90      	pop	{r4, r7}
 80011a6:	4770      	bx	lr

080011a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011c0:	43db      	mvns	r3, r3
 80011c2:	401a      	ands	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	f003 0318 	and.w	r3, r3, #24
 80011ca:	4908      	ldr	r1, [pc, #32]	; (80011ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80011cc:	40d9      	lsrs	r1, r3
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	400b      	ands	r3, r1
 80011d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80011d6:	431a      	orrs	r2, r3
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80011de:	bf00      	nop
 80011e0:	3714      	adds	r7, #20
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	0007ffff 	.word	0x0007ffff

080011f0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	f003 031f 	and.w	r3, r3, #31
}
 8001200:	4618      	mov	r0, r3
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr

0800120c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800121c:	4618      	mov	r0, r3
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr

08001228 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	689b      	ldr	r3, [r3, #8]
 8001234:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001238:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800123c:	687a      	ldr	r2, [r7, #4]
 800123e:	6093      	str	r3, [r2, #8]
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800125c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001260:	d101      	bne.n	8001266 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001262:	2301      	movs	r3, #1
 8001264:	e000      	b.n	8001268 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001266:	2300      	movs	r3, #0
}
 8001268:	4618      	mov	r0, r3
 800126a:	370c      	adds	r7, #12
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001284:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001288:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001290:	bf00      	nop
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80012b0:	d101      	bne.n	80012b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80012b2:	2301      	movs	r3, #1
 80012b4:	e000      	b.n	80012b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80012b6:	2300      	movs	r3, #0
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr

080012c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80012d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012d8:	f043 0201 	orr.w	r2, r3, #1
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	f003 0301 	and.w	r3, r3, #1
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d101      	bne.n	8001304 <LL_ADC_IsEnabled+0x18>
 8001300:	2301      	movs	r3, #1
 8001302:	e000      	b.n	8001306 <LL_ADC_IsEnabled+0x1a>
 8001304:	2300      	movs	r3, #0
}
 8001306:	4618      	mov	r0, r3
 8001308:	370c      	adds	r7, #12
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	689b      	ldr	r3, [r3, #8]
 800131e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001322:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001326:	f043 0204 	orr.w	r2, r3, #4
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800133a:	b480      	push	{r7}
 800133c:	b083      	sub	sp, #12
 800133e:	af00      	add	r7, sp, #0
 8001340:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	f003 0304 	and.w	r3, r3, #4
 800134a:	2b04      	cmp	r3, #4
 800134c:	d101      	bne.n	8001352 <LL_ADC_REG_IsConversionOngoing+0x18>
 800134e:	2301      	movs	r3, #1
 8001350:	e000      	b.n	8001354 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001352:	2300      	movs	r3, #0
}
 8001354:	4618      	mov	r0, r3
 8001356:	370c      	adds	r7, #12
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr

08001360 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	f003 0308 	and.w	r3, r3, #8
 8001370:	2b08      	cmp	r3, #8
 8001372:	d101      	bne.n	8001378 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001374:	2301      	movs	r3, #1
 8001376:	e000      	b.n	800137a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001378:	2300      	movs	r3, #0
}
 800137a:	4618      	mov	r0, r3
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
	...

08001388 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001388:	b590      	push	{r4, r7, lr}
 800138a:	b089      	sub	sp, #36	; 0x24
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001390:	2300      	movs	r3, #0
 8001392:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001394:	2300      	movs	r3, #0
 8001396:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d101      	bne.n	80013a2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e134      	b.n	800160c <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	691b      	ldr	r3, [r3, #16]
 80013a6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d109      	bne.n	80013c4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f004 facf 	bl	8005954 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2200      	movs	r2, #0
 80013ba:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2200      	movs	r2, #0
 80013c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff ff3f 	bl	800124c <LL_ADC_IsDeepPowerDownEnabled>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d004      	beq.n	80013de <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4618      	mov	r0, r3
 80013da:	f7ff ff25 	bl	8001228 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff ff5a 	bl	800129c <LL_ADC_IsInternalRegulatorEnabled>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d113      	bne.n	8001416 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff ff3e 	bl	8001274 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80013f8:	4b86      	ldr	r3, [pc, #536]	; (8001614 <HAL_ADC_Init+0x28c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	099b      	lsrs	r3, r3, #6
 80013fe:	4a86      	ldr	r2, [pc, #536]	; (8001618 <HAL_ADC_Init+0x290>)
 8001400:	fba2 2303 	umull	r2, r3, r2, r3
 8001404:	099b      	lsrs	r3, r3, #6
 8001406:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001408:	e002      	b.n	8001410 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	3b01      	subs	r3, #1
 800140e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d1f9      	bne.n	800140a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff ff3e 	bl	800129c <LL_ADC_IsInternalRegulatorEnabled>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d10d      	bne.n	8001442 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800142a:	f043 0210 	orr.w	r2, r3, #16
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001436:	f043 0201 	orr.w	r2, r3, #1
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800143e:	2301      	movs	r3, #1
 8001440:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff ff77 	bl	800133a <LL_ADC_REG_IsConversionOngoing>
 800144c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001452:	f003 0310 	and.w	r3, r3, #16
 8001456:	2b00      	cmp	r3, #0
 8001458:	f040 80cf 	bne.w	80015fa <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	2b00      	cmp	r3, #0
 8001460:	f040 80cb 	bne.w	80015fa <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001468:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800146c:	f043 0202 	orr.w	r2, r3, #2
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff ff37 	bl	80012ec <LL_ADC_IsEnabled>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d115      	bne.n	80014b0 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001484:	4865      	ldr	r0, [pc, #404]	; (800161c <HAL_ADC_Init+0x294>)
 8001486:	f7ff ff31 	bl	80012ec <LL_ADC_IsEnabled>
 800148a:	4604      	mov	r4, r0
 800148c:	4864      	ldr	r0, [pc, #400]	; (8001620 <HAL_ADC_Init+0x298>)
 800148e:	f7ff ff2d 	bl	80012ec <LL_ADC_IsEnabled>
 8001492:	4603      	mov	r3, r0
 8001494:	431c      	orrs	r4, r3
 8001496:	4863      	ldr	r0, [pc, #396]	; (8001624 <HAL_ADC_Init+0x29c>)
 8001498:	f7ff ff28 	bl	80012ec <LL_ADC_IsEnabled>
 800149c:	4603      	mov	r3, r0
 800149e:	4323      	orrs	r3, r4
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d105      	bne.n	80014b0 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	4619      	mov	r1, r3
 80014aa:	485f      	ldr	r0, [pc, #380]	; (8001628 <HAL_ADC_Init+0x2a0>)
 80014ac:	f7ff fd96 	bl	8000fdc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	7e5b      	ldrb	r3, [r3, #25]
 80014b4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014ba:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80014c0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80014c6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014ce:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80014d0:	4313      	orrs	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d106      	bne.n	80014ec <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e2:	3b01      	subs	r3, #1
 80014e4:	045b      	lsls	r3, r3, #17
 80014e6:	69ba      	ldr	r2, [r7, #24]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d009      	beq.n	8001508 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014f8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001500:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	4313      	orrs	r3, r2
 8001506:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	68da      	ldr	r2, [r3, #12]
 800150e:	4b47      	ldr	r3, [pc, #284]	; (800162c <HAL_ADC_Init+0x2a4>)
 8001510:	4013      	ands	r3, r2
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	6812      	ldr	r2, [r2, #0]
 8001516:	69b9      	ldr	r1, [r7, #24]
 8001518:	430b      	orrs	r3, r1
 800151a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff ff0a 	bl	800133a <LL_ADC_REG_IsConversionOngoing>
 8001526:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff ff17 	bl	8001360 <LL_ADC_INJ_IsConversionOngoing>
 8001532:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d13d      	bne.n	80015b6 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d13a      	bne.n	80015b6 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001544:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800154c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800154e:	4313      	orrs	r3, r2
 8001550:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800155c:	f023 0302 	bic.w	r3, r3, #2
 8001560:	687a      	ldr	r2, [r7, #4]
 8001562:	6812      	ldr	r2, [r2, #0]
 8001564:	69b9      	ldr	r1, [r7, #24]
 8001566:	430b      	orrs	r3, r1
 8001568:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001570:	2b01      	cmp	r3, #1
 8001572:	d118      	bne.n	80015a6 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	691b      	ldr	r3, [r3, #16]
 800157a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800157e:	f023 0304 	bic.w	r3, r3, #4
 8001582:	687a      	ldr	r2, [r7, #4]
 8001584:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800158a:	4311      	orrs	r1, r2
 800158c:	687a      	ldr	r2, [r7, #4]
 800158e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001590:	4311      	orrs	r1, r2
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001596:	430a      	orrs	r2, r1
 8001598:	431a      	orrs	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f042 0201 	orr.w	r2, r2, #1
 80015a2:	611a      	str	r2, [r3, #16]
 80015a4:	e007      	b.n	80015b6 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	691a      	ldr	r2, [r3, #16]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f022 0201 	bic.w	r2, r2, #1
 80015b4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	691b      	ldr	r3, [r3, #16]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d10c      	bne.n	80015d8 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c4:	f023 010f 	bic.w	r1, r3, #15
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	69db      	ldr	r3, [r3, #28]
 80015cc:	1e5a      	subs	r2, r3, #1
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	430a      	orrs	r2, r1
 80015d4:	631a      	str	r2, [r3, #48]	; 0x30
 80015d6:	e007      	b.n	80015e8 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f022 020f 	bic.w	r2, r2, #15
 80015e6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ec:	f023 0303 	bic.w	r3, r3, #3
 80015f0:	f043 0201 	orr.w	r2, r3, #1
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	655a      	str	r2, [r3, #84]	; 0x54
 80015f8:	e007      	b.n	800160a <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015fe:	f043 0210 	orr.w	r2, r3, #16
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800160a:	7ffb      	ldrb	r3, [r7, #31]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3724      	adds	r7, #36	; 0x24
 8001610:	46bd      	mov	sp, r7
 8001612:	bd90      	pop	{r4, r7, pc}
 8001614:	2000000c 	.word	0x2000000c
 8001618:	053e2d63 	.word	0x053e2d63
 800161c:	50040000 	.word	0x50040000
 8001620:	50040100 	.word	0x50040100
 8001624:	50040200 	.word	0x50040200
 8001628:	50040300 	.word	0x50040300
 800162c:	fff0c007 	.word	0xfff0c007

08001630 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001638:	4857      	ldr	r0, [pc, #348]	; (8001798 <HAL_ADC_Start+0x168>)
 800163a:	f7ff fdd9 	bl	80011f0 <LL_ADC_GetMultimode>
 800163e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff fe78 	bl	800133a <LL_ADC_REG_IsConversionOngoing>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	f040 809c 	bne.w	800178a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001658:	2b01      	cmp	r3, #1
 800165a:	d101      	bne.n	8001660 <HAL_ADC_Start+0x30>
 800165c:	2302      	movs	r3, #2
 800165e:	e097      	b.n	8001790 <HAL_ADC_Start+0x160>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2201      	movs	r2, #1
 8001664:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 fcdd 	bl	8002028 <ADC_Enable>
 800166e:	4603      	mov	r3, r0
 8001670:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001672:	7dfb      	ldrb	r3, [r7, #23]
 8001674:	2b00      	cmp	r3, #0
 8001676:	f040 8083 	bne.w	8001780 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800167e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001682:	f023 0301 	bic.w	r3, r3, #1
 8001686:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a42      	ldr	r2, [pc, #264]	; (800179c <HAL_ADC_Start+0x16c>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d002      	beq.n	800169e <HAL_ADC_Start+0x6e>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	e000      	b.n	80016a0 <HAL_ADC_Start+0x70>
 800169e:	4b40      	ldr	r3, [pc, #256]	; (80017a0 <HAL_ADC_Start+0x170>)
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	6812      	ldr	r2, [r2, #0]
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d002      	beq.n	80016ae <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d105      	bne.n	80016ba <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016b2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80016c6:	d106      	bne.n	80016d6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016cc:	f023 0206 	bic.w	r2, r3, #6
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	659a      	str	r2, [r3, #88]	; 0x58
 80016d4:	e002      	b.n	80016dc <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	221c      	movs	r2, #28
 80016e2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a2a      	ldr	r2, [pc, #168]	; (800179c <HAL_ADC_Start+0x16c>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d002      	beq.n	80016fc <HAL_ADC_Start+0xcc>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	e000      	b.n	80016fe <HAL_ADC_Start+0xce>
 80016fc:	4b28      	ldr	r3, [pc, #160]	; (80017a0 <HAL_ADC_Start+0x170>)
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	4293      	cmp	r3, r2
 8001704:	d008      	beq.n	8001718 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d005      	beq.n	8001718 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	2b05      	cmp	r3, #5
 8001710:	d002      	beq.n	8001718 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	2b09      	cmp	r3, #9
 8001716:	d114      	bne.n	8001742 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d007      	beq.n	8001736 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800172a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800172e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff fde9 	bl	8001312 <LL_ADC_REG_StartConversion>
 8001740:	e025      	b.n	800178e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001746:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a12      	ldr	r2, [pc, #72]	; (800179c <HAL_ADC_Start+0x16c>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d002      	beq.n	800175e <HAL_ADC_Start+0x12e>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	e000      	b.n	8001760 <HAL_ADC_Start+0x130>
 800175e:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <HAL_ADC_Start+0x170>)
 8001760:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800176a:	2b00      	cmp	r3, #0
 800176c:	d00f      	beq.n	800178e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001772:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001776:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	655a      	str	r2, [r3, #84]	; 0x54
 800177e:	e006      	b.n	800178e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2200      	movs	r2, #0
 8001784:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001788:	e001      	b.n	800178e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800178a:	2302      	movs	r3, #2
 800178c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800178e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	50040300 	.word	0x50040300
 800179c:	50040100 	.word	0x50040100
 80017a0:	50040000 	.word	0x50040000

080017a4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b088      	sub	sp, #32
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017ae:	4862      	ldr	r0, [pc, #392]	; (8001938 <HAL_ADC_PollForConversion+0x194>)
 80017b0:	f7ff fd1e 	bl	80011f0 <LL_ADC_GetMultimode>
 80017b4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	2b08      	cmp	r3, #8
 80017bc:	d102      	bne.n	80017c4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80017be:	2308      	movs	r3, #8
 80017c0:	61fb      	str	r3, [r7, #28]
 80017c2:	e02a      	b.n	800181a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d005      	beq.n	80017d6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	2b05      	cmp	r3, #5
 80017ce:	d002      	beq.n	80017d6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	2b09      	cmp	r3, #9
 80017d4:	d111      	bne.n	80017fa <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	f003 0301 	and.w	r3, r3, #1
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d007      	beq.n	80017f4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017e8:	f043 0220 	orr.w	r2, r3, #32
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e09d      	b.n	8001930 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80017f4:	2304      	movs	r3, #4
 80017f6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80017f8:	e00f      	b.n	800181a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80017fa:	484f      	ldr	r0, [pc, #316]	; (8001938 <HAL_ADC_PollForConversion+0x194>)
 80017fc:	f7ff fd06 	bl	800120c <LL_ADC_GetMultiDMATransfer>
 8001800:	4603      	mov	r3, r0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d007      	beq.n	8001816 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800180a:	f043 0220 	orr.w	r2, r3, #32
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e08c      	b.n	8001930 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001816:	2304      	movs	r3, #4
 8001818:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800181a:	f7ff fbb1 	bl	8000f80 <HAL_GetTick>
 800181e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001820:	e01a      	b.n	8001858 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001828:	d016      	beq.n	8001858 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800182a:	f7ff fba9 	bl	8000f80 <HAL_GetTick>
 800182e:	4602      	mov	r2, r0
 8001830:	693b      	ldr	r3, [r7, #16]
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	683a      	ldr	r2, [r7, #0]
 8001836:	429a      	cmp	r2, r3
 8001838:	d302      	bcc.n	8001840 <HAL_ADC_PollForConversion+0x9c>
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d10b      	bne.n	8001858 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001844:	f043 0204 	orr.w	r2, r3, #4
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2200      	movs	r2, #0
 8001850:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e06b      	b.n	8001930 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	69fb      	ldr	r3, [r7, #28]
 8001860:	4013      	ands	r3, r2
 8001862:	2b00      	cmp	r3, #0
 8001864:	d0dd      	beq.n	8001822 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800186a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff fc32 	bl	80010e0 <LL_ADC_REG_IsTriggerSourceSWStart>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d01c      	beq.n	80018bc <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	7e5b      	ldrb	r3, [r3, #25]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d118      	bne.n	80018bc <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0308 	and.w	r3, r3, #8
 8001894:	2b08      	cmp	r3, #8
 8001896:	d111      	bne.n	80018bc <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800189c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d105      	bne.n	80018bc <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018b4:	f043 0201 	orr.w	r2, r3, #1
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a1e      	ldr	r2, [pc, #120]	; (800193c <HAL_ADC_PollForConversion+0x198>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d002      	beq.n	80018cc <HAL_ADC_PollForConversion+0x128>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	e000      	b.n	80018ce <HAL_ADC_PollForConversion+0x12a>
 80018cc:	4b1c      	ldr	r3, [pc, #112]	; (8001940 <HAL_ADC_PollForConversion+0x19c>)
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	6812      	ldr	r2, [r2, #0]
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d008      	beq.n	80018e8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d005      	beq.n	80018e8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	2b05      	cmp	r3, #5
 80018e0:	d002      	beq.n	80018e8 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	2b09      	cmp	r3, #9
 80018e6:	d104      	bne.n	80018f2 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	61bb      	str	r3, [r7, #24]
 80018f0:	e00c      	b.n	800190c <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4a11      	ldr	r2, [pc, #68]	; (800193c <HAL_ADC_PollForConversion+0x198>)
 80018f8:	4293      	cmp	r3, r2
 80018fa:	d002      	beq.n	8001902 <HAL_ADC_PollForConversion+0x15e>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	e000      	b.n	8001904 <HAL_ADC_PollForConversion+0x160>
 8001902:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <HAL_ADC_PollForConversion+0x19c>)
 8001904:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	2b08      	cmp	r3, #8
 8001910:	d104      	bne.n	800191c <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2208      	movs	r2, #8
 8001918:	601a      	str	r2, [r3, #0]
 800191a:	e008      	b.n	800192e <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d103      	bne.n	800192e <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	220c      	movs	r2, #12
 800192c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	3720      	adds	r7, #32
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	50040300 	.word	0x50040300
 800193c:	50040100 	.word	0x50040100
 8001940:	50040000 	.word	0x50040000

08001944 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001944:	b480      	push	{r7}
 8001946:	b083      	sub	sp, #12
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001952:	4618      	mov	r0, r3
 8001954:	370c      	adds	r7, #12
 8001956:	46bd      	mov	sp, r7
 8001958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195c:	4770      	bx	lr
	...

08001960 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b0a6      	sub	sp, #152	; 0x98
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800196a:	2300      	movs	r3, #0
 800196c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001970:	2300      	movs	r3, #0
 8001972:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800197a:	2b01      	cmp	r3, #1
 800197c:	d101      	bne.n	8001982 <HAL_ADC_ConfigChannel+0x22>
 800197e:	2302      	movs	r3, #2
 8001980:	e348      	b.n	8002014 <HAL_ADC_ConfigChannel+0x6b4>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2201      	movs	r2, #1
 8001986:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	4618      	mov	r0, r3
 8001990:	f7ff fcd3 	bl	800133a <LL_ADC_REG_IsConversionOngoing>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	f040 8329 	bne.w	8001fee <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	2b05      	cmp	r3, #5
 80019a2:	d824      	bhi.n	80019ee <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	3b02      	subs	r3, #2
 80019aa:	2b03      	cmp	r3, #3
 80019ac:	d81b      	bhi.n	80019e6 <HAL_ADC_ConfigChannel+0x86>
 80019ae:	a201      	add	r2, pc, #4	; (adr r2, 80019b4 <HAL_ADC_ConfigChannel+0x54>)
 80019b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b4:	080019c5 	.word	0x080019c5
 80019b8:	080019cd 	.word	0x080019cd
 80019bc:	080019d5 	.word	0x080019d5
 80019c0:	080019dd 	.word	0x080019dd
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	220c      	movs	r2, #12
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	e011      	b.n	80019f0 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	2212      	movs	r2, #18
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	e00d      	b.n	80019f0 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	2218      	movs	r2, #24
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	e009      	b.n	80019f0 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	e004      	b.n	80019f0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	2206      	movs	r2, #6
 80019ea:	605a      	str	r2, [r3, #4]
 80019ec:	e000      	b.n	80019f0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80019ee:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6818      	ldr	r0, [r3, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	6859      	ldr	r1, [r3, #4]
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	461a      	mov	r2, r3
 80019fe:	f7ff fb82 	bl	8001106 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4618      	mov	r0, r3
 8001a08:	f7ff fc97 	bl	800133a <LL_ADC_REG_IsConversionOngoing>
 8001a0c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f7ff fca3 	bl	8001360 <LL_ADC_INJ_IsConversionOngoing>
 8001a1a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a1e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f040 8148 	bne.w	8001cb8 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a28:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	f040 8143 	bne.w	8001cb8 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6818      	ldr	r0, [r3, #0]
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	6819      	ldr	r1, [r3, #0]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	689b      	ldr	r3, [r3, #8]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	f7ff fb8a 	bl	8001158 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	695a      	ldr	r2, [r3, #20]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	08db      	lsrs	r3, r3, #3
 8001a50:	f003 0303 	and.w	r3, r3, #3
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	2b04      	cmp	r3, #4
 8001a64:	d00a      	beq.n	8001a7c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6818      	ldr	r0, [r3, #0]
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	6919      	ldr	r1, [r3, #16]
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a76:	f7ff fae5 	bl	8001044 <LL_ADC_SetOffset>
 8001a7a:	e11d      	b.n	8001cb8 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2100      	movs	r1, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff fb00 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10a      	bne.n	8001aa8 <HAL_ADC_ConfigChannel+0x148>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	2100      	movs	r1, #0
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff faf5 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	0e9b      	lsrs	r3, r3, #26
 8001aa2:	f003 021f 	and.w	r2, r3, #31
 8001aa6:	e012      	b.n	8001ace <HAL_ADC_ConfigChannel+0x16e>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2100      	movs	r1, #0
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f7ff faea 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001abe:	fa93 f3a3 	rbit	r3, r3
 8001ac2:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ac4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ac6:	fab3 f383 	clz	r3, r3
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	461a      	mov	r2, r3
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d105      	bne.n	8001ae6 <HAL_ADC_ConfigChannel+0x186>
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	0e9b      	lsrs	r3, r3, #26
 8001ae0:	f003 031f 	and.w	r3, r3, #31
 8001ae4:	e00a      	b.n	8001afc <HAL_ADC_ConfigChannel+0x19c>
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001aee:	fa93 f3a3 	rbit	r3, r3
 8001af2:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8001af4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001af6:	fab3 f383 	clz	r3, r3
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d106      	bne.n	8001b0e <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2200      	movs	r2, #0
 8001b06:	2100      	movs	r1, #0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff fad1 	bl	80010b0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2101      	movs	r1, #1
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff fab7 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d10a      	bne.n	8001b3a <HAL_ADC_ConfigChannel+0x1da>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2101      	movs	r1, #1
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f7ff faac 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001b30:	4603      	mov	r3, r0
 8001b32:	0e9b      	lsrs	r3, r3, #26
 8001b34:	f003 021f 	and.w	r2, r3, #31
 8001b38:	e010      	b.n	8001b5c <HAL_ADC_ConfigChannel+0x1fc>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2101      	movs	r1, #1
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff faa1 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001b46:	4603      	mov	r3, r0
 8001b48:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b4c:	fa93 f3a3 	rbit	r3, r3
 8001b50:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b54:	fab3 f383 	clz	r3, r3
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d105      	bne.n	8001b74 <HAL_ADC_ConfigChannel+0x214>
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	0e9b      	lsrs	r3, r3, #26
 8001b6e:	f003 031f 	and.w	r3, r3, #31
 8001b72:	e00a      	b.n	8001b8a <HAL_ADC_ConfigChannel+0x22a>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b7c:	fa93 f3a3 	rbit	r3, r3
 8001b80:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001b82:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b84:	fab3 f383 	clz	r3, r3
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d106      	bne.n	8001b9c <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2200      	movs	r2, #0
 8001b94:	2101      	movs	r1, #1
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7ff fa8a 	bl	80010b0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2102      	movs	r1, #2
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7ff fa70 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d10a      	bne.n	8001bc8 <HAL_ADC_ConfigChannel+0x268>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2102      	movs	r1, #2
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff fa65 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	0e9b      	lsrs	r3, r3, #26
 8001bc2:	f003 021f 	and.w	r2, r3, #31
 8001bc6:	e010      	b.n	8001bea <HAL_ADC_ConfigChannel+0x28a>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	2102      	movs	r1, #2
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff fa5a 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bda:	fa93 f3a3 	rbit	r3, r3
 8001bde:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8001be0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001be2:	fab3 f383 	clz	r3, r3
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	461a      	mov	r2, r3
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d105      	bne.n	8001c02 <HAL_ADC_ConfigChannel+0x2a2>
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	0e9b      	lsrs	r3, r3, #26
 8001bfc:	f003 031f 	and.w	r3, r3, #31
 8001c00:	e00a      	b.n	8001c18 <HAL_ADC_ConfigChannel+0x2b8>
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c0a:	fa93 f3a3 	rbit	r3, r3
 8001c0e:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001c10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c12:	fab3 f383 	clz	r3, r3
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d106      	bne.n	8001c2a <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2200      	movs	r2, #0
 8001c22:	2102      	movs	r1, #2
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff fa43 	bl	80010b0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2103      	movs	r1, #3
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff fa29 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001c36:	4603      	mov	r3, r0
 8001c38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d10a      	bne.n	8001c56 <HAL_ADC_ConfigChannel+0x2f6>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2103      	movs	r1, #3
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff fa1e 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	0e9b      	lsrs	r3, r3, #26
 8001c50:	f003 021f 	and.w	r2, r3, #31
 8001c54:	e010      	b.n	8001c78 <HAL_ADC_ConfigChannel+0x318>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	2103      	movs	r1, #3
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff fa13 	bl	8001088 <LL_ADC_GetOffsetChannel>
 8001c62:	4603      	mov	r3, r0
 8001c64:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c68:	fa93 f3a3 	rbit	r3, r3
 8001c6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c70:	fab3 f383 	clz	r3, r3
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	461a      	mov	r2, r3
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d105      	bne.n	8001c90 <HAL_ADC_ConfigChannel+0x330>
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	0e9b      	lsrs	r3, r3, #26
 8001c8a:	f003 031f 	and.w	r3, r3, #31
 8001c8e:	e00a      	b.n	8001ca6 <HAL_ADC_ConfigChannel+0x346>
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c98:	fa93 f3a3 	rbit	r3, r3
 8001c9c:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8001c9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ca0:	fab3 f383 	clz	r3, r3
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d106      	bne.n	8001cb8 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	2103      	movs	r1, #3
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff f9fc 	bl	80010b0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fb15 	bl	80012ec <LL_ADC_IsEnabled>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f040 810c 	bne.w	8001ee2 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6818      	ldr	r0, [r3, #0]
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	6819      	ldr	r1, [r3, #0]
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	f7ff fa66 	bl	80011a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	4aad      	ldr	r2, [pc, #692]	; (8001f98 <HAL_ADC_ConfigChannel+0x638>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	f040 80fd 	bne.w	8001ee2 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10b      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x3b0>
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	0e9b      	lsrs	r3, r3, #26
 8001cfe:	3301      	adds	r3, #1
 8001d00:	f003 031f 	and.w	r3, r3, #31
 8001d04:	2b09      	cmp	r3, #9
 8001d06:	bf94      	ite	ls
 8001d08:	2301      	movls	r3, #1
 8001d0a:	2300      	movhi	r3, #0
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	e012      	b.n	8001d36 <HAL_ADC_ConfigChannel+0x3d6>
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d18:	fa93 f3a3 	rbit	r3, r3
 8001d1c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8001d1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d20:	fab3 f383 	clz	r3, r3
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	3301      	adds	r3, #1
 8001d28:	f003 031f 	and.w	r3, r3, #31
 8001d2c:	2b09      	cmp	r3, #9
 8001d2e:	bf94      	ite	ls
 8001d30:	2301      	movls	r3, #1
 8001d32:	2300      	movhi	r3, #0
 8001d34:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d064      	beq.n	8001e04 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d107      	bne.n	8001d56 <HAL_ADC_ConfigChannel+0x3f6>
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	0e9b      	lsrs	r3, r3, #26
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	069b      	lsls	r3, r3, #26
 8001d50:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d54:	e00e      	b.n	8001d74 <HAL_ADC_ConfigChannel+0x414>
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d5e:	fa93 f3a3 	rbit	r3, r3
 8001d62:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d66:	fab3 f383 	clz	r3, r3
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	069b      	lsls	r3, r3, #26
 8001d70:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d109      	bne.n	8001d94 <HAL_ADC_ConfigChannel+0x434>
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	0e9b      	lsrs	r3, r3, #26
 8001d86:	3301      	adds	r3, #1
 8001d88:	f003 031f 	and.w	r3, r3, #31
 8001d8c:	2101      	movs	r1, #1
 8001d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d92:	e010      	b.n	8001db6 <HAL_ADC_ConfigChannel+0x456>
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d9c:	fa93 f3a3 	rbit	r3, r3
 8001da0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001da4:	fab3 f383 	clz	r3, r3
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	3301      	adds	r3, #1
 8001dac:	f003 031f 	and.w	r3, r3, #31
 8001db0:	2101      	movs	r1, #1
 8001db2:	fa01 f303 	lsl.w	r3, r1, r3
 8001db6:	ea42 0103 	orr.w	r1, r2, r3
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10a      	bne.n	8001ddc <HAL_ADC_ConfigChannel+0x47c>
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	0e9b      	lsrs	r3, r3, #26
 8001dcc:	3301      	adds	r3, #1
 8001dce:	f003 021f 	and.w	r2, r3, #31
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	4413      	add	r3, r2
 8001dd8:	051b      	lsls	r3, r3, #20
 8001dda:	e011      	b.n	8001e00 <HAL_ADC_ConfigChannel+0x4a0>
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001de4:	fa93 f3a3 	rbit	r3, r3
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	fab3 f383 	clz	r3, r3
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	3301      	adds	r3, #1
 8001df4:	f003 021f 	and.w	r2, r3, #31
 8001df8:	4613      	mov	r3, r2
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	4413      	add	r3, r2
 8001dfe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e00:	430b      	orrs	r3, r1
 8001e02:	e069      	b.n	8001ed8 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d107      	bne.n	8001e20 <HAL_ADC_ConfigChannel+0x4c0>
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	0e9b      	lsrs	r3, r3, #26
 8001e16:	3301      	adds	r3, #1
 8001e18:	069b      	lsls	r3, r3, #26
 8001e1a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e1e:	e00e      	b.n	8001e3e <HAL_ADC_ConfigChannel+0x4de>
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e26:	6a3b      	ldr	r3, [r7, #32]
 8001e28:	fa93 f3a3 	rbit	r3, r3
 8001e2c:	61fb      	str	r3, [r7, #28]
  return result;
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	fab3 f383 	clz	r3, r3
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	3301      	adds	r3, #1
 8001e38:	069b      	lsls	r3, r3, #26
 8001e3a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d109      	bne.n	8001e5e <HAL_ADC_ConfigChannel+0x4fe>
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	0e9b      	lsrs	r3, r3, #26
 8001e50:	3301      	adds	r3, #1
 8001e52:	f003 031f 	and.w	r3, r3, #31
 8001e56:	2101      	movs	r1, #1
 8001e58:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5c:	e010      	b.n	8001e80 <HAL_ADC_ConfigChannel+0x520>
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e64:	69bb      	ldr	r3, [r7, #24]
 8001e66:	fa93 f3a3 	rbit	r3, r3
 8001e6a:	617b      	str	r3, [r7, #20]
  return result;
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	fab3 f383 	clz	r3, r3
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	3301      	adds	r3, #1
 8001e76:	f003 031f 	and.w	r3, r3, #31
 8001e7a:	2101      	movs	r1, #1
 8001e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e80:	ea42 0103 	orr.w	r1, r2, r3
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d10d      	bne.n	8001eac <HAL_ADC_ConfigChannel+0x54c>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	0e9b      	lsrs	r3, r3, #26
 8001e96:	3301      	adds	r3, #1
 8001e98:	f003 021f 	and.w	r2, r3, #31
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	4413      	add	r3, r2
 8001ea2:	3b1e      	subs	r3, #30
 8001ea4:	051b      	lsls	r3, r3, #20
 8001ea6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001eaa:	e014      	b.n	8001ed6 <HAL_ADC_ConfigChannel+0x576>
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	fa93 f3a3 	rbit	r3, r3
 8001eb8:	60fb      	str	r3, [r7, #12]
  return result;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	fab3 f383 	clz	r3, r3
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	f003 021f 	and.w	r2, r3, #31
 8001ec8:	4613      	mov	r3, r2
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	4413      	add	r3, r2
 8001ece:	3b1e      	subs	r3, #30
 8001ed0:	051b      	lsls	r3, r3, #20
 8001ed2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ed6:	430b      	orrs	r3, r1
 8001ed8:	683a      	ldr	r2, [r7, #0]
 8001eda:	6892      	ldr	r2, [r2, #8]
 8001edc:	4619      	mov	r1, r3
 8001ede:	f7ff f93b 	bl	8001158 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	4b2d      	ldr	r3, [pc, #180]	; (8001f9c <HAL_ADC_ConfigChannel+0x63c>)
 8001ee8:	4013      	ands	r3, r2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	f000 808c 	beq.w	8002008 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ef0:	482b      	ldr	r0, [pc, #172]	; (8001fa0 <HAL_ADC_ConfigChannel+0x640>)
 8001ef2:	f7ff f899 	bl	8001028 <LL_ADC_GetCommonPathInternalCh>
 8001ef6:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4a29      	ldr	r2, [pc, #164]	; (8001fa4 <HAL_ADC_ConfigChannel+0x644>)
 8001f00:	4293      	cmp	r3, r2
 8001f02:	d12b      	bne.n	8001f5c <HAL_ADC_ConfigChannel+0x5fc>
 8001f04:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d125      	bne.n	8001f5c <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a24      	ldr	r2, [pc, #144]	; (8001fa8 <HAL_ADC_ConfigChannel+0x648>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d004      	beq.n	8001f24 <HAL_ADC_ConfigChannel+0x5c4>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a23      	ldr	r2, [pc, #140]	; (8001fac <HAL_ADC_ConfigChannel+0x64c>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d16e      	bne.n	8002002 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f24:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f28:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	481c      	ldr	r0, [pc, #112]	; (8001fa0 <HAL_ADC_ConfigChannel+0x640>)
 8001f30:	f7ff f867 	bl	8001002 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001f34:	4b1e      	ldr	r3, [pc, #120]	; (8001fb0 <HAL_ADC_ConfigChannel+0x650>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	099b      	lsrs	r3, r3, #6
 8001f3a:	4a1e      	ldr	r2, [pc, #120]	; (8001fb4 <HAL_ADC_ConfigChannel+0x654>)
 8001f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f40:	099a      	lsrs	r2, r3, #6
 8001f42:	4613      	mov	r3, r2
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	4413      	add	r3, r2
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001f4c:	e002      	b.n	8001f54 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	3b01      	subs	r3, #1
 8001f52:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d1f9      	bne.n	8001f4e <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f5a:	e052      	b.n	8002002 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a15      	ldr	r2, [pc, #84]	; (8001fb8 <HAL_ADC_ConfigChannel+0x658>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d12a      	bne.n	8001fbc <HAL_ADC_ConfigChannel+0x65c>
 8001f66:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d124      	bne.n	8001fbc <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a0c      	ldr	r2, [pc, #48]	; (8001fa8 <HAL_ADC_ConfigChannel+0x648>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d004      	beq.n	8001f86 <HAL_ADC_ConfigChannel+0x626>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a0a      	ldr	r2, [pc, #40]	; (8001fac <HAL_ADC_ConfigChannel+0x64c>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d13f      	bne.n	8002006 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f86:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f8e:	4619      	mov	r1, r3
 8001f90:	4803      	ldr	r0, [pc, #12]	; (8001fa0 <HAL_ADC_ConfigChannel+0x640>)
 8001f92:	f7ff f836 	bl	8001002 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f96:	e036      	b.n	8002006 <HAL_ADC_ConfigChannel+0x6a6>
 8001f98:	407f0000 	.word	0x407f0000
 8001f9c:	80080000 	.word	0x80080000
 8001fa0:	50040300 	.word	0x50040300
 8001fa4:	c7520000 	.word	0xc7520000
 8001fa8:	50040000 	.word	0x50040000
 8001fac:	50040200 	.word	0x50040200
 8001fb0:	2000000c 	.word	0x2000000c
 8001fb4:	053e2d63 	.word	0x053e2d63
 8001fb8:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a16      	ldr	r2, [pc, #88]	; (800201c <HAL_ADC_ConfigChannel+0x6bc>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d120      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001fc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d11a      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a12      	ldr	r2, [pc, #72]	; (8002020 <HAL_ADC_ConfigChannel+0x6c0>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d115      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fdc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fe0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	480f      	ldr	r0, [pc, #60]	; (8002024 <HAL_ADC_ConfigChannel+0x6c4>)
 8001fe8:	f7ff f80b 	bl	8001002 <LL_ADC_SetCommonPathInternalCh>
 8001fec:	e00c      	b.n	8002008 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff2:	f043 0220 	orr.w	r2, r3, #32
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8002000:	e002      	b.n	8002008 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002002:	bf00      	nop
 8002004:	e000      	b.n	8002008 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002006:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002010:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8002014:	4618      	mov	r0, r3
 8002016:	3798      	adds	r7, #152	; 0x98
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	80000001 	.word	0x80000001
 8002020:	50040000 	.word	0x50040000
 8002024:	50040300 	.word	0x50040300

08002028 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4618      	mov	r0, r3
 8002036:	f7ff f959 	bl	80012ec <LL_ADC_IsEnabled>
 800203a:	4603      	mov	r3, r0
 800203c:	2b00      	cmp	r3, #0
 800203e:	d146      	bne.n	80020ce <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	4b24      	ldr	r3, [pc, #144]	; (80020d8 <ADC_Enable+0xb0>)
 8002048:	4013      	ands	r3, r2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d00d      	beq.n	800206a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002052:	f043 0210 	orr.w	r2, r3, #16
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800205e:	f043 0201 	orr.w	r2, r3, #1
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e032      	b.n	80020d0 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff f928 	bl	80012c4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002074:	f7fe ff84 	bl	8000f80 <HAL_GetTick>
 8002078:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800207a:	e021      	b.n	80020c0 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4618      	mov	r0, r3
 8002082:	f7ff f933 	bl	80012ec <LL_ADC_IsEnabled>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d104      	bne.n	8002096 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f7ff f917 	bl	80012c4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002096:	f7fe ff73 	bl	8000f80 <HAL_GetTick>
 800209a:	4602      	mov	r2, r0
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	1ad3      	subs	r3, r2, r3
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d90d      	bls.n	80020c0 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020a8:	f043 0210 	orr.w	r2, r3, #16
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020b4:	f043 0201 	orr.w	r2, r3, #1
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e007      	b.n	80020d0 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 0301 	and.w	r3, r3, #1
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d1d6      	bne.n	800207c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	8000003f 	.word	0x8000003f

080020dc <LL_ADC_IsEnabled>:
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f003 0301 	and.w	r3, r3, #1
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d101      	bne.n	80020f4 <LL_ADC_IsEnabled+0x18>
 80020f0:	2301      	movs	r3, #1
 80020f2:	e000      	b.n	80020f6 <LL_ADC_IsEnabled+0x1a>
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	370c      	adds	r7, #12
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <LL_ADC_REG_IsConversionOngoing>:
{
 8002102:	b480      	push	{r7}
 8002104:	b083      	sub	sp, #12
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 0304 	and.w	r3, r3, #4
 8002112:	2b04      	cmp	r3, #4
 8002114:	d101      	bne.n	800211a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002116:	2301      	movs	r3, #1
 8002118:	e000      	b.n	800211c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002128:	b590      	push	{r4, r7, lr}
 800212a:	b09f      	sub	sp, #124	; 0x7c
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002132:	2300      	movs	r3, #0
 8002134:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800213e:	2b01      	cmp	r3, #1
 8002140:	d101      	bne.n	8002146 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002142:	2302      	movs	r3, #2
 8002144:	e08f      	b.n	8002266 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a47      	ldr	r2, [pc, #284]	; (8002270 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d102      	bne.n	800215e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002158:	4b46      	ldr	r3, [pc, #280]	; (8002274 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800215a:	60bb      	str	r3, [r7, #8]
 800215c:	e001      	b.n	8002162 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 800215e:	2300      	movs	r3, #0
 8002160:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d10b      	bne.n	8002180 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800216c:	f043 0220 	orr.w	r2, r3, #32
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e072      	b.n	8002266 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff ffbd 	bl	8002102 <LL_ADC_REG_IsConversionOngoing>
 8002188:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f7ff ffb7 	bl	8002102 <LL_ADC_REG_IsConversionOngoing>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d154      	bne.n	8002244 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800219a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800219c:	2b00      	cmp	r3, #0
 800219e:	d151      	bne.n	8002244 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80021a0:	4b35      	ldr	r3, [pc, #212]	; (8002278 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80021a2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d02c      	beq.n	8002206 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80021ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	6859      	ldr	r1, [r3, #4]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80021be:	035b      	lsls	r3, r3, #13
 80021c0:	430b      	orrs	r3, r1
 80021c2:	431a      	orrs	r2, r3
 80021c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021c6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80021c8:	4829      	ldr	r0, [pc, #164]	; (8002270 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80021ca:	f7ff ff87 	bl	80020dc <LL_ADC_IsEnabled>
 80021ce:	4604      	mov	r4, r0
 80021d0:	4828      	ldr	r0, [pc, #160]	; (8002274 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80021d2:	f7ff ff83 	bl	80020dc <LL_ADC_IsEnabled>
 80021d6:	4603      	mov	r3, r0
 80021d8:	431c      	orrs	r4, r3
 80021da:	4828      	ldr	r0, [pc, #160]	; (800227c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80021dc:	f7ff ff7e 	bl	80020dc <LL_ADC_IsEnabled>
 80021e0:	4603      	mov	r3, r0
 80021e2:	4323      	orrs	r3, r4
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d137      	bne.n	8002258 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80021e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80021f0:	f023 030f 	bic.w	r3, r3, #15
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	6811      	ldr	r1, [r2, #0]
 80021f8:	683a      	ldr	r2, [r7, #0]
 80021fa:	6892      	ldr	r2, [r2, #8]
 80021fc:	430a      	orrs	r2, r1
 80021fe:	431a      	orrs	r2, r3
 8002200:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002202:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002204:	e028      	b.n	8002258 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002206:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800220e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002210:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002212:	4817      	ldr	r0, [pc, #92]	; (8002270 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002214:	f7ff ff62 	bl	80020dc <LL_ADC_IsEnabled>
 8002218:	4604      	mov	r4, r0
 800221a:	4816      	ldr	r0, [pc, #88]	; (8002274 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800221c:	f7ff ff5e 	bl	80020dc <LL_ADC_IsEnabled>
 8002220:	4603      	mov	r3, r0
 8002222:	431c      	orrs	r4, r3
 8002224:	4815      	ldr	r0, [pc, #84]	; (800227c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002226:	f7ff ff59 	bl	80020dc <LL_ADC_IsEnabled>
 800222a:	4603      	mov	r3, r0
 800222c:	4323      	orrs	r3, r4
 800222e:	2b00      	cmp	r3, #0
 8002230:	d112      	bne.n	8002258 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800223a:	f023 030f 	bic.w	r3, r3, #15
 800223e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002240:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002242:	e009      	b.n	8002258 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002248:	f043 0220 	orr.w	r2, r3, #32
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002250:	2301      	movs	r3, #1
 8002252:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002256:	e000      	b.n	800225a <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002258:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002262:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002266:	4618      	mov	r0, r3
 8002268:	377c      	adds	r7, #124	; 0x7c
 800226a:	46bd      	mov	sp, r7
 800226c:	bd90      	pop	{r4, r7, pc}
 800226e:	bf00      	nop
 8002270:	50040000 	.word	0x50040000
 8002274:	50040100 	.word	0x50040100
 8002278:	50040300 	.word	0x50040300
 800227c:	50040200 	.word	0x50040200

08002280 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e0ed      	b.n	800246e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d102      	bne.n	80022a4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800229e:	6878      	ldr	r0, [r7, #4]
 80022a0:	f003 fb96 	bl	80059d0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f022 0202 	bic.w	r2, r2, #2
 80022b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022b4:	f7fe fe64 	bl	8000f80 <HAL_GetTick>
 80022b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80022ba:	e012      	b.n	80022e2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022bc:	f7fe fe60 	bl	8000f80 <HAL_GetTick>
 80022c0:	4602      	mov	r2, r0
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	1ad3      	subs	r3, r2, r3
 80022c6:	2b0a      	cmp	r3, #10
 80022c8:	d90b      	bls.n	80022e2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2205      	movs	r2, #5
 80022da:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e0c5      	b.n	800246e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f003 0302 	and.w	r3, r3, #2
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1e5      	bne.n	80022bc <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f042 0201 	orr.w	r2, r2, #1
 80022fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002300:	f7fe fe3e 	bl	8000f80 <HAL_GetTick>
 8002304:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002306:	e012      	b.n	800232e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002308:	f7fe fe3a 	bl	8000f80 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	2b0a      	cmp	r3, #10
 8002314:	d90b      	bls.n	800232e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800231a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2205      	movs	r2, #5
 8002326:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e09f      	b.n	800246e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f003 0301 	and.w	r3, r3, #1
 8002338:	2b00      	cmp	r3, #0
 800233a:	d0e5      	beq.n	8002308 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	7e1b      	ldrb	r3, [r3, #24]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d108      	bne.n	8002356 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002352:	601a      	str	r2, [r3, #0]
 8002354:	e007      	b.n	8002366 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002364:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	7e5b      	ldrb	r3, [r3, #25]
 800236a:	2b01      	cmp	r3, #1
 800236c:	d108      	bne.n	8002380 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800237c:	601a      	str	r2, [r3, #0]
 800237e:	e007      	b.n	8002390 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800238e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	7e9b      	ldrb	r3, [r3, #26]
 8002394:	2b01      	cmp	r3, #1
 8002396:	d108      	bne.n	80023aa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f042 0220 	orr.w	r2, r2, #32
 80023a6:	601a      	str	r2, [r3, #0]
 80023a8:	e007      	b.n	80023ba <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 0220 	bic.w	r2, r2, #32
 80023b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	7edb      	ldrb	r3, [r3, #27]
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d108      	bne.n	80023d4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	681a      	ldr	r2, [r3, #0]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f022 0210 	bic.w	r2, r2, #16
 80023d0:	601a      	str	r2, [r3, #0]
 80023d2:	e007      	b.n	80023e4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0210 	orr.w	r2, r2, #16
 80023e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	7f1b      	ldrb	r3, [r3, #28]
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d108      	bne.n	80023fe <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f042 0208 	orr.w	r2, r2, #8
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	e007      	b.n	800240e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f022 0208 	bic.w	r2, r2, #8
 800240c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	7f5b      	ldrb	r3, [r3, #29]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d108      	bne.n	8002428 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f042 0204 	orr.w	r2, r2, #4
 8002424:	601a      	str	r2, [r3, #0]
 8002426:	e007      	b.n	8002438 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0204 	bic.w	r2, r2, #4
 8002436:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	431a      	orrs	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	431a      	orrs	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	695b      	ldr	r3, [r3, #20]
 800244c:	ea42 0103 	orr.w	r1, r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	1e5a      	subs	r2, r3, #1
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	430a      	orrs	r2, r1
 800245c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002476:	b480      	push	{r7}
 8002478:	b087      	sub	sp, #28
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
 800247e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f893 3020 	ldrb.w	r3, [r3, #32]
 800248c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800248e:	7cfb      	ldrb	r3, [r7, #19]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d003      	beq.n	800249c <HAL_CAN_ConfigFilter+0x26>
 8002494:	7cfb      	ldrb	r3, [r7, #19]
 8002496:	2b02      	cmp	r3, #2
 8002498:	f040 80aa 	bne.w	80025f0 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80024a2:	f043 0201 	orr.w	r2, r3, #1
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	695b      	ldr	r3, [r3, #20]
 80024b0:	f003 031f 	and.w	r3, r3, #31
 80024b4:	2201      	movs	r2, #1
 80024b6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ba:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	43db      	mvns	r3, r3
 80024c6:	401a      	ands	r2, r3
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d123      	bne.n	800251e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	43db      	mvns	r3, r3
 80024e0:	401a      	ands	r2, r3
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80024f4:	683a      	ldr	r2, [r7, #0]
 80024f6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80024f8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	3248      	adds	r2, #72	; 0x48
 80024fe:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002512:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002514:	6979      	ldr	r1, [r7, #20]
 8002516:	3348      	adds	r3, #72	; 0x48
 8002518:	00db      	lsls	r3, r3, #3
 800251a:	440b      	add	r3, r1
 800251c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	2b01      	cmp	r3, #1
 8002524:	d122      	bne.n	800256c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	431a      	orrs	r2, r3
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002546:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002548:	697b      	ldr	r3, [r7, #20]
 800254a:	3248      	adds	r2, #72	; 0x48
 800254c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002560:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002562:	6979      	ldr	r1, [r7, #20]
 8002564:	3348      	adds	r3, #72	; 0x48
 8002566:	00db      	lsls	r3, r3, #3
 8002568:	440b      	add	r3, r1
 800256a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d109      	bne.n	8002588 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	43db      	mvns	r3, r3
 800257e:	401a      	ands	r2, r3
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002586:	e007      	b.n	8002598 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	431a      	orrs	r2, r3
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	691b      	ldr	r3, [r3, #16]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d109      	bne.n	80025b4 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	43db      	mvns	r3, r3
 80025aa:	401a      	ands	r2, r3
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80025b2:	e007      	b.n	80025c4 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	431a      	orrs	r2, r3
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d107      	bne.n	80025dc <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	431a      	orrs	r2, r3
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80025e2:	f023 0201 	bic.w	r2, r3, #1
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80025ec:	2300      	movs	r3, #0
 80025ee:	e006      	b.n	80025fe <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
  }
}
 80025fe:	4618      	mov	r0, r3
 8002600:	371c      	adds	r7, #28
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr

0800260a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800260a:	b580      	push	{r7, lr}
 800260c:	b084      	sub	sp, #16
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b01      	cmp	r3, #1
 800261c:	d12e      	bne.n	800267c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2202      	movs	r2, #2
 8002622:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f022 0201 	bic.w	r2, r2, #1
 8002634:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002636:	f7fe fca3 	bl	8000f80 <HAL_GetTick>
 800263a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800263c:	e012      	b.n	8002664 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800263e:	f7fe fc9f 	bl	8000f80 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b0a      	cmp	r3, #10
 800264a:	d90b      	bls.n	8002664 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002650:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2205      	movs	r2, #5
 800265c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e012      	b.n	800268a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	2b00      	cmp	r3, #0
 8002670:	d1e5      	bne.n	800263e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002678:	2300      	movs	r3, #0
 800267a:	e006      	b.n	800268a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002680:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
  }
}
 800268a:	4618      	mov	r0, r3
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002692:	b480      	push	{r7}
 8002694:	b089      	sub	sp, #36	; 0x24
 8002696:	af00      	add	r7, sp, #0
 8002698:	60f8      	str	r0, [r7, #12]
 800269a:	60b9      	str	r1, [r7, #8]
 800269c:	607a      	str	r2, [r7, #4]
 800269e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80026b0:	7ffb      	ldrb	r3, [r7, #31]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d003      	beq.n	80026be <HAL_CAN_AddTxMessage+0x2c>
 80026b6:	7ffb      	ldrb	r3, [r7, #31]
 80026b8:	2b02      	cmp	r3, #2
 80026ba:	f040 80b8 	bne.w	800282e <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80026be:	69bb      	ldr	r3, [r7, #24]
 80026c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d10a      	bne.n	80026de <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80026c8:	69bb      	ldr	r3, [r7, #24]
 80026ca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d105      	bne.n	80026de <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f000 80a0 	beq.w	800281e <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	0e1b      	lsrs	r3, r3, #24
 80026e2:	f003 0303 	and.w	r3, r3, #3
 80026e6:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d907      	bls.n	80026fe <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e09e      	b.n	800283c <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80026fe:	2201      	movs	r2, #1
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	409a      	lsls	r2, r3
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d10d      	bne.n	800272c <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800271a:	68f9      	ldr	r1, [r7, #12]
 800271c:	6809      	ldr	r1, [r1, #0]
 800271e:	431a      	orrs	r2, r3
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	3318      	adds	r3, #24
 8002724:	011b      	lsls	r3, r3, #4
 8002726:	440b      	add	r3, r1
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	e00f      	b.n	800274c <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002736:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800273c:	68f9      	ldr	r1, [r7, #12]
 800273e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002740:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	3318      	adds	r3, #24
 8002746:	011b      	lsls	r3, r3, #4
 8002748:	440b      	add	r3, r1
 800274a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6819      	ldr	r1, [r3, #0]
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	691a      	ldr	r2, [r3, #16]
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	3318      	adds	r3, #24
 8002758:	011b      	lsls	r3, r3, #4
 800275a:	440b      	add	r3, r1
 800275c:	3304      	adds	r3, #4
 800275e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	7d1b      	ldrb	r3, [r3, #20]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d111      	bne.n	800278c <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	3318      	adds	r3, #24
 8002770:	011b      	lsls	r3, r3, #4
 8002772:	4413      	add	r3, r2
 8002774:	3304      	adds	r3, #4
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	6811      	ldr	r1, [r2, #0]
 800277c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	3318      	adds	r3, #24
 8002784:	011b      	lsls	r3, r3, #4
 8002786:	440b      	add	r3, r1
 8002788:	3304      	adds	r3, #4
 800278a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	3307      	adds	r3, #7
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	061a      	lsls	r2, r3, #24
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	3306      	adds	r3, #6
 8002798:	781b      	ldrb	r3, [r3, #0]
 800279a:	041b      	lsls	r3, r3, #16
 800279c:	431a      	orrs	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	3305      	adds	r3, #5
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	021b      	lsls	r3, r3, #8
 80027a6:	4313      	orrs	r3, r2
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	3204      	adds	r2, #4
 80027ac:	7812      	ldrb	r2, [r2, #0]
 80027ae:	4610      	mov	r0, r2
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	6811      	ldr	r1, [r2, #0]
 80027b4:	ea43 0200 	orr.w	r2, r3, r0
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	011b      	lsls	r3, r3, #4
 80027bc:	440b      	add	r3, r1
 80027be:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80027c2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	3303      	adds	r3, #3
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	061a      	lsls	r2, r3, #24
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3302      	adds	r3, #2
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	041b      	lsls	r3, r3, #16
 80027d4:	431a      	orrs	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	3301      	adds	r3, #1
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	021b      	lsls	r3, r3, #8
 80027de:	4313      	orrs	r3, r2
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	7812      	ldrb	r2, [r2, #0]
 80027e4:	4610      	mov	r0, r2
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	6811      	ldr	r1, [r2, #0]
 80027ea:	ea43 0200 	orr.w	r2, r3, r0
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	440b      	add	r3, r1
 80027f4:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80027f8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	3318      	adds	r3, #24
 8002802:	011b      	lsls	r3, r3, #4
 8002804:	4413      	add	r3, r2
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	68fa      	ldr	r2, [r7, #12]
 800280a:	6811      	ldr	r1, [r2, #0]
 800280c:	f043 0201 	orr.w	r2, r3, #1
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	3318      	adds	r3, #24
 8002814:	011b      	lsls	r3, r3, #4
 8002816:	440b      	add	r3, r1
 8002818:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800281a:	2300      	movs	r3, #0
 800281c:	e00e      	b.n	800283c <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002822:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e006      	b.n	800283c <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002832:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
  }
}
 800283c:	4618      	mov	r0, r3
 800283e:	3724      	adds	r7, #36	; 0x24
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f893 3020 	ldrb.w	r3, [r3, #32]
 800285c:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 800285e:	7afb      	ldrb	r3, [r7, #11]
 8002860:	2b01      	cmp	r3, #1
 8002862:	d002      	beq.n	800286a <HAL_CAN_IsTxMessagePending+0x22>
 8002864:	7afb      	ldrb	r3, [r7, #11]
 8002866:	2b02      	cmp	r3, #2
 8002868:	d10b      	bne.n	8002882 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	689a      	ldr	r2, [r3, #8]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	069b      	lsls	r3, r3, #26
 8002874:	401a      	ands	r2, r3
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	069b      	lsls	r3, r3, #26
 800287a:	429a      	cmp	r2, r3
 800287c:	d001      	beq.n	8002882 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 800287e:	2301      	movs	r3, #1
 8002880:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8002882:	68fb      	ldr	r3, [r7, #12]
}
 8002884:	4618      	mov	r0, r3
 8002886:	3714      	adds	r7, #20
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002890:	b480      	push	{r7}
 8002892:	b087      	sub	sp, #28
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
 800289c:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028a4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80028a6:	7dfb      	ldrb	r3, [r7, #23]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d003      	beq.n	80028b4 <HAL_CAN_GetRxMessage+0x24>
 80028ac:	7dfb      	ldrb	r3, [r7, #23]
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	f040 80f4 	bne.w	8002a9c <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d10e      	bne.n	80028d8 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d116      	bne.n	80028f6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e0e8      	b.n	8002aaa <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	f003 0303 	and.w	r3, r3, #3
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d107      	bne.n	80028f6 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e0d9      	b.n	8002aaa <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	331b      	adds	r3, #27
 80028fe:	011b      	lsls	r3, r3, #4
 8002900:	4413      	add	r3, r2
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0204 	and.w	r2, r3, #4
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d10c      	bne.n	800292e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	331b      	adds	r3, #27
 800291c:	011b      	lsls	r3, r3, #4
 800291e:	4413      	add	r3, r2
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	0d5b      	lsrs	r3, r3, #21
 8002924:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	e00b      	b.n	8002946 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	331b      	adds	r3, #27
 8002936:	011b      	lsls	r3, r3, #4
 8002938:	4413      	add	r3, r2
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	08db      	lsrs	r3, r3, #3
 800293e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	331b      	adds	r3, #27
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	4413      	add	r3, r2
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	085b      	lsrs	r3, r3, #1
 8002956:	f003 0201 	and.w	r2, r3, #1
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	331b      	adds	r3, #27
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	4413      	add	r3, r2
 800296a:	3304      	adds	r3, #4
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 020f 	and.w	r2, r3, #15
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	331b      	adds	r3, #27
 800297e:	011b      	lsls	r3, r3, #4
 8002980:	4413      	add	r3, r2
 8002982:	3304      	adds	r3, #4
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	0a1b      	lsrs	r3, r3, #8
 8002988:	b2da      	uxtb	r2, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	331b      	adds	r3, #27
 8002996:	011b      	lsls	r3, r3, #4
 8002998:	4413      	add	r3, r2
 800299a:	3304      	adds	r3, #4
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	0c1b      	lsrs	r3, r3, #16
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	011b      	lsls	r3, r3, #4
 80029ae:	4413      	add	r3, r2
 80029b0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	b2da      	uxtb	r2, r3
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	011b      	lsls	r3, r3, #4
 80029c4:	4413      	add	r3, r2
 80029c6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	0a1a      	lsrs	r2, r3, #8
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	3301      	adds	r3, #1
 80029d2:	b2d2      	uxtb	r2, r2
 80029d4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	011b      	lsls	r3, r3, #4
 80029de:	4413      	add	r3, r2
 80029e0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	0c1a      	lsrs	r2, r3, #16
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	3302      	adds	r3, #2
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	011b      	lsls	r3, r3, #4
 80029f8:	4413      	add	r3, r2
 80029fa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	0e1a      	lsrs	r2, r3, #24
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	3303      	adds	r3, #3
 8002a06:	b2d2      	uxtb	r2, r2
 8002a08:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	011b      	lsls	r3, r3, #4
 8002a12:	4413      	add	r3, r2
 8002a14:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	3304      	adds	r3, #4
 8002a1e:	b2d2      	uxtb	r2, r2
 8002a20:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	011b      	lsls	r3, r3, #4
 8002a2a:	4413      	add	r3, r2
 8002a2c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	0a1a      	lsrs	r2, r3, #8
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	3305      	adds	r3, #5
 8002a38:	b2d2      	uxtb	r2, r2
 8002a3a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	011b      	lsls	r3, r3, #4
 8002a44:	4413      	add	r3, r2
 8002a46:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	0c1a      	lsrs	r2, r3, #16
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	3306      	adds	r3, #6
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681a      	ldr	r2, [r3, #0]
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	011b      	lsls	r3, r3, #4
 8002a5e:	4413      	add	r3, r2
 8002a60:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	0e1a      	lsrs	r2, r3, #24
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	3307      	adds	r3, #7
 8002a6c:	b2d2      	uxtb	r2, r2
 8002a6e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d108      	bne.n	8002a88 <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68da      	ldr	r2, [r3, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f042 0220 	orr.w	r2, r2, #32
 8002a84:	60da      	str	r2, [r3, #12]
 8002a86:	e007      	b.n	8002a98 <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	691a      	ldr	r2, [r3, #16]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f042 0220 	orr.w	r2, r2, #32
 8002a96:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	e006      	b.n	8002aaa <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002aa8:	2301      	movs	r3, #1
  }
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	371c      	adds	r7, #28
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr

08002ab6 <HAL_CAN_GetState>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL state
  */
HAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef *hcan)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	b085      	sub	sp, #20
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ac4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_CAN_STATE_READY) ||
 8002ac6:	7bfb      	ldrb	r3, [r7, #15]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d002      	beq.n	8002ad2 <HAL_CAN_GetState+0x1c>
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d112      	bne.n	8002af8 <HAL_CAN_GetState+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check sleep mode acknowledge flag */
    if ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d002      	beq.n	8002ae6 <HAL_CAN_GetState+0x30>
    {
      /* Sleep mode is active */
      state = HAL_CAN_STATE_SLEEP_ACTIVE;
 8002ae0:	2304      	movs	r3, #4
 8002ae2:	73fb      	strb	r3, [r7, #15]
 8002ae4:	e008      	b.n	8002af8 <HAL_CAN_GetState+0x42>
    }
    /* Check sleep mode request flag */
    else if ((hcan->Instance->MCR & CAN_MCR_SLEEP) != 0U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 0302 	and.w	r3, r3, #2
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <HAL_CAN_GetState+0x42>
    {
      /* Sleep mode request is pending */
      state = HAL_CAN_STATE_SLEEP_PENDING;
 8002af4:	2303      	movs	r3, #3
 8002af6:	73fb      	strb	r3, [r7, #15]
      /* Neither sleep mode request nor sleep mode acknowledge */
    }
  }

  /* Return CAN state */
  return state;
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3714      	adds	r7, #20
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
	...

08002b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f003 0307 	and.w	r3, r3, #7
 8002b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b18:	4b0c      	ldr	r3, [pc, #48]	; (8002b4c <__NVIC_SetPriorityGrouping+0x44>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b24:	4013      	ands	r3, r2
 8002b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b3a:	4a04      	ldr	r2, [pc, #16]	; (8002b4c <__NVIC_SetPriorityGrouping+0x44>)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	60d3      	str	r3, [r2, #12]
}
 8002b40:	bf00      	nop
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	e000ed00 	.word	0xe000ed00

08002b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b54:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <__NVIC_GetPriorityGrouping+0x18>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	0a1b      	lsrs	r3, r3, #8
 8002b5a:	f003 0307 	and.w	r3, r3, #7
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	db0b      	blt.n	8002b96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	f003 021f 	and.w	r2, r3, #31
 8002b84:	4907      	ldr	r1, [pc, #28]	; (8002ba4 <__NVIC_EnableIRQ+0x38>)
 8002b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8a:	095b      	lsrs	r3, r3, #5
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b96:	bf00      	nop
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	e000e100 	.word	0xe000e100

08002ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	6039      	str	r1, [r7, #0]
 8002bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	db0a      	blt.n	8002bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	b2da      	uxtb	r2, r3
 8002bc0:	490c      	ldr	r1, [pc, #48]	; (8002bf4 <__NVIC_SetPriority+0x4c>)
 8002bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc6:	0112      	lsls	r2, r2, #4
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	440b      	add	r3, r1
 8002bcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bd0:	e00a      	b.n	8002be8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	4908      	ldr	r1, [pc, #32]	; (8002bf8 <__NVIC_SetPriority+0x50>)
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	f003 030f 	and.w	r3, r3, #15
 8002bde:	3b04      	subs	r3, #4
 8002be0:	0112      	lsls	r2, r2, #4
 8002be2:	b2d2      	uxtb	r2, r2
 8002be4:	440b      	add	r3, r1
 8002be6:	761a      	strb	r2, [r3, #24]
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	e000e100 	.word	0xe000e100
 8002bf8:	e000ed00 	.word	0xe000ed00

08002bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b089      	sub	sp, #36	; 0x24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	f1c3 0307 	rsb	r3, r3, #7
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	bf28      	it	cs
 8002c1a:	2304      	movcs	r3, #4
 8002c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	3304      	adds	r3, #4
 8002c22:	2b06      	cmp	r3, #6
 8002c24:	d902      	bls.n	8002c2c <NVIC_EncodePriority+0x30>
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	3b03      	subs	r3, #3
 8002c2a:	e000      	b.n	8002c2e <NVIC_EncodePriority+0x32>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c30:	f04f 32ff 	mov.w	r2, #4294967295
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	401a      	ands	r2, r3
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c44:	f04f 31ff 	mov.w	r1, #4294967295
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4e:	43d9      	mvns	r1, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c54:	4313      	orrs	r3, r2
         );
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3724      	adds	r7, #36	; 0x24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
	...

08002c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c74:	d301      	bcc.n	8002c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c76:	2301      	movs	r3, #1
 8002c78:	e00f      	b.n	8002c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c7a:	4a0a      	ldr	r2, [pc, #40]	; (8002ca4 <SysTick_Config+0x40>)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c82:	210f      	movs	r1, #15
 8002c84:	f04f 30ff 	mov.w	r0, #4294967295
 8002c88:	f7ff ff8e 	bl	8002ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c8c:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <SysTick_Config+0x40>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c92:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <SysTick_Config+0x40>)
 8002c94:	2207      	movs	r2, #7
 8002c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	e000e010 	.word	0xe000e010

08002ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f7ff ff29 	bl	8002b08 <__NVIC_SetPriorityGrouping>
}
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b086      	sub	sp, #24
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	60b9      	str	r1, [r7, #8]
 8002cc8:	607a      	str	r2, [r7, #4]
 8002cca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd0:	f7ff ff3e 	bl	8002b50 <__NVIC_GetPriorityGrouping>
 8002cd4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	68b9      	ldr	r1, [r7, #8]
 8002cda:	6978      	ldr	r0, [r7, #20]
 8002cdc:	f7ff ff8e 	bl	8002bfc <NVIC_EncodePriority>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff ff5d 	bl	8002ba8 <__NVIC_SetPriority>
}
 8002cee:	bf00      	nop
 8002cf0:	3718      	adds	r7, #24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff ff31 	bl	8002b6c <__NVIC_EnableIRQ>
}
 8002d0a:	bf00      	nop
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b082      	sub	sp, #8
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f7ff ffa2 	bl	8002c64 <SysTick_Config>
 8002d20:	4603      	mov	r3, r0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
	...

08002d2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b087      	sub	sp, #28
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d36:	2300      	movs	r3, #0
 8002d38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d3a:	e17f      	b.n	800303c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	2101      	movs	r1, #1
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	fa01 f303 	lsl.w	r3, r1, r3
 8002d48:	4013      	ands	r3, r2
 8002d4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	f000 8171 	beq.w	8003036 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d003      	beq.n	8002d64 <HAL_GPIO_Init+0x38>
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	2b12      	cmp	r3, #18
 8002d62:	d123      	bne.n	8002dac <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	08da      	lsrs	r2, r3, #3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	3208      	adds	r2, #8
 8002d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d70:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	f003 0307 	and.w	r3, r3, #7
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	220f      	movs	r2, #15
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	43db      	mvns	r3, r3
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	4013      	ands	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	691a      	ldr	r2, [r3, #16]
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	f003 0307 	and.w	r3, r3, #7
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	693a      	ldr	r2, [r7, #16]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	08da      	lsrs	r2, r3, #3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	3208      	adds	r2, #8
 8002da6:	6939      	ldr	r1, [r7, #16]
 8002da8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	2203      	movs	r2, #3
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f003 0203 	and.w	r2, r3, #3
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	005b      	lsls	r3, r3, #1
 8002dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	693a      	ldr	r2, [r7, #16]
 8002dde:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d00b      	beq.n	8002e00 <HAL_GPIO_Init+0xd4>
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d007      	beq.n	8002e00 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002df4:	2b11      	cmp	r3, #17
 8002df6:	d003      	beq.n	8002e00 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b12      	cmp	r3, #18
 8002dfe:	d130      	bne.n	8002e62 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	689b      	ldr	r3, [r3, #8]
 8002e04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	2203      	movs	r2, #3
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	43db      	mvns	r3, r3
 8002e12:	693a      	ldr	r2, [r7, #16]
 8002e14:	4013      	ands	r3, r2
 8002e16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	68da      	ldr	r2, [r3, #12]
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	693a      	ldr	r2, [r7, #16]
 8002e2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e36:	2201      	movs	r2, #1
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4013      	ands	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	091b      	lsrs	r3, r3, #4
 8002e4c:	f003 0201 	and.w	r2, r3, #1
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	2b03      	cmp	r3, #3
 8002e6c:	d118      	bne.n	8002ea0 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002e74:	2201      	movs	r2, #1
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	4013      	ands	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	08db      	lsrs	r3, r3, #3
 8002e8a:	f003 0201 	and.w	r2, r3, #1
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	693a      	ldr	r2, [r7, #16]
 8002e9e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	2203      	movs	r2, #3
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	693a      	ldr	r2, [r7, #16]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	693a      	ldr	r2, [r7, #16]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 80ac 	beq.w	8003036 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ede:	4b5e      	ldr	r3, [pc, #376]	; (8003058 <HAL_GPIO_Init+0x32c>)
 8002ee0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ee2:	4a5d      	ldr	r2, [pc, #372]	; (8003058 <HAL_GPIO_Init+0x32c>)
 8002ee4:	f043 0301 	orr.w	r3, r3, #1
 8002ee8:	6613      	str	r3, [r2, #96]	; 0x60
 8002eea:	4b5b      	ldr	r3, [pc, #364]	; (8003058 <HAL_GPIO_Init+0x32c>)
 8002eec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	60bb      	str	r3, [r7, #8]
 8002ef4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002ef6:	4a59      	ldr	r2, [pc, #356]	; (800305c <HAL_GPIO_Init+0x330>)
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	089b      	lsrs	r3, r3, #2
 8002efc:	3302      	adds	r3, #2
 8002efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f02:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	f003 0303 	and.w	r3, r3, #3
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	220f      	movs	r2, #15
 8002f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f12:	43db      	mvns	r3, r3
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	4013      	ands	r3, r2
 8002f18:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002f20:	d025      	beq.n	8002f6e <HAL_GPIO_Init+0x242>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a4e      	ldr	r2, [pc, #312]	; (8003060 <HAL_GPIO_Init+0x334>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d01f      	beq.n	8002f6a <HAL_GPIO_Init+0x23e>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a4d      	ldr	r2, [pc, #308]	; (8003064 <HAL_GPIO_Init+0x338>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d019      	beq.n	8002f66 <HAL_GPIO_Init+0x23a>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a4c      	ldr	r2, [pc, #304]	; (8003068 <HAL_GPIO_Init+0x33c>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d013      	beq.n	8002f62 <HAL_GPIO_Init+0x236>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a4b      	ldr	r2, [pc, #300]	; (800306c <HAL_GPIO_Init+0x340>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d00d      	beq.n	8002f5e <HAL_GPIO_Init+0x232>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a4a      	ldr	r2, [pc, #296]	; (8003070 <HAL_GPIO_Init+0x344>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d007      	beq.n	8002f5a <HAL_GPIO_Init+0x22e>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a49      	ldr	r2, [pc, #292]	; (8003074 <HAL_GPIO_Init+0x348>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d101      	bne.n	8002f56 <HAL_GPIO_Init+0x22a>
 8002f52:	2306      	movs	r3, #6
 8002f54:	e00c      	b.n	8002f70 <HAL_GPIO_Init+0x244>
 8002f56:	2307      	movs	r3, #7
 8002f58:	e00a      	b.n	8002f70 <HAL_GPIO_Init+0x244>
 8002f5a:	2305      	movs	r3, #5
 8002f5c:	e008      	b.n	8002f70 <HAL_GPIO_Init+0x244>
 8002f5e:	2304      	movs	r3, #4
 8002f60:	e006      	b.n	8002f70 <HAL_GPIO_Init+0x244>
 8002f62:	2303      	movs	r3, #3
 8002f64:	e004      	b.n	8002f70 <HAL_GPIO_Init+0x244>
 8002f66:	2302      	movs	r3, #2
 8002f68:	e002      	b.n	8002f70 <HAL_GPIO_Init+0x244>
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e000      	b.n	8002f70 <HAL_GPIO_Init+0x244>
 8002f6e:	2300      	movs	r3, #0
 8002f70:	697a      	ldr	r2, [r7, #20]
 8002f72:	f002 0203 	and.w	r2, r2, #3
 8002f76:	0092      	lsls	r2, r2, #2
 8002f78:	4093      	lsls	r3, r2
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f80:	4936      	ldr	r1, [pc, #216]	; (800305c <HAL_GPIO_Init+0x330>)
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	089b      	lsrs	r3, r3, #2
 8002f86:	3302      	adds	r3, #2
 8002f88:	693a      	ldr	r2, [r7, #16]
 8002f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002f8e:	4b3a      	ldr	r3, [pc, #232]	; (8003078 <HAL_GPIO_Init+0x34c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	43db      	mvns	r3, r3
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d003      	beq.n	8002fb2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002fb2:	4a31      	ldr	r2, [pc, #196]	; (8003078 <HAL_GPIO_Init+0x34c>)
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002fb8:	4b2f      	ldr	r3, [pc, #188]	; (8003078 <HAL_GPIO_Init+0x34c>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d003      	beq.n	8002fdc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002fd4:	693a      	ldr	r2, [r7, #16]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002fdc:	4a26      	ldr	r2, [pc, #152]	; (8003078 <HAL_GPIO_Init+0x34c>)
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002fe2:	4b25      	ldr	r3, [pc, #148]	; (8003078 <HAL_GPIO_Init+0x34c>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	43db      	mvns	r3, r3
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	4013      	ands	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	4313      	orrs	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003006:	4a1c      	ldr	r2, [pc, #112]	; (8003078 <HAL_GPIO_Init+0x34c>)
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800300c:	4b1a      	ldr	r3, [pc, #104]	; (8003078 <HAL_GPIO_Init+0x34c>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	43db      	mvns	r3, r3
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	4013      	ands	r3, r2
 800301a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d003      	beq.n	8003030 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	4313      	orrs	r3, r2
 800302e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003030:	4a11      	ldr	r2, [pc, #68]	; (8003078 <HAL_GPIO_Init+0x34c>)
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	3301      	adds	r3, #1
 800303a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681a      	ldr	r2, [r3, #0]
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	fa22 f303 	lsr.w	r3, r2, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	f47f ae78 	bne.w	8002d3c <HAL_GPIO_Init+0x10>
  }
}
 800304c:	bf00      	nop
 800304e:	371c      	adds	r7, #28
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr
 8003058:	40021000 	.word	0x40021000
 800305c:	40010000 	.word	0x40010000
 8003060:	48000400 	.word	0x48000400
 8003064:	48000800 	.word	0x48000800
 8003068:	48000c00 	.word	0x48000c00
 800306c:	48001000 	.word	0x48001000
 8003070:	48001400 	.word	0x48001400
 8003074:	48001800 	.word	0x48001800
 8003078:	40010400 	.word	0x40010400

0800307c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	460b      	mov	r3, r1
 8003086:	807b      	strh	r3, [r7, #2]
 8003088:	4613      	mov	r3, r2
 800308a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800308c:	787b      	ldrb	r3, [r7, #1]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d003      	beq.n	800309a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003092:	887a      	ldrh	r2, [r7, #2]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003098:	e002      	b.n	80030a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800309a:	887a      	ldrh	r2, [r7, #2]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030a0:	bf00      	nop
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	4603      	mov	r3, r0
 80030b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80030b6:	4b08      	ldr	r3, [pc, #32]	; (80030d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030b8:	695a      	ldr	r2, [r3, #20]
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	4013      	ands	r3, r2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d006      	beq.n	80030d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80030c2:	4a05      	ldr	r2, [pc, #20]	; (80030d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030c4:	88fb      	ldrh	r3, [r7, #6]
 80030c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80030c8:	88fb      	ldrh	r3, [r7, #6]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f002 f8b6 	bl	800523c <HAL_GPIO_EXTI_Callback>
  }
}
 80030d0:	bf00      	nop
 80030d2:	3708      	adds	r7, #8
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	40010400 	.word	0x40010400

080030dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80030e0:	4b04      	ldr	r3, [pc, #16]	; (80030f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	40007000 	.word	0x40007000

080030f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b085      	sub	sp, #20
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003106:	d130      	bne.n	800316a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003108:	4b23      	ldr	r3, [pc, #140]	; (8003198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003114:	d038      	beq.n	8003188 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003116:	4b20      	ldr	r3, [pc, #128]	; (8003198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800311e:	4a1e      	ldr	r2, [pc, #120]	; (8003198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003120:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003124:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003126:	4b1d      	ldr	r3, [pc, #116]	; (800319c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	2232      	movs	r2, #50	; 0x32
 800312c:	fb02 f303 	mul.w	r3, r2, r3
 8003130:	4a1b      	ldr	r2, [pc, #108]	; (80031a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003132:	fba2 2303 	umull	r2, r3, r2, r3
 8003136:	0c9b      	lsrs	r3, r3, #18
 8003138:	3301      	adds	r3, #1
 800313a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800313c:	e002      	b.n	8003144 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	3b01      	subs	r3, #1
 8003142:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003144:	4b14      	ldr	r3, [pc, #80]	; (8003198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003146:	695b      	ldr	r3, [r3, #20]
 8003148:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800314c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003150:	d102      	bne.n	8003158 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1f2      	bne.n	800313e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003158:	4b0f      	ldr	r3, [pc, #60]	; (8003198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003160:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003164:	d110      	bne.n	8003188 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e00f      	b.n	800318a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800316a:	4b0b      	ldr	r3, [pc, #44]	; (8003198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003172:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003176:	d007      	beq.n	8003188 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003178:	4b07      	ldr	r3, [pc, #28]	; (8003198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003180:	4a05      	ldr	r2, [pc, #20]	; (8003198 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003182:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003186:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	3714      	adds	r7, #20
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	40007000 	.word	0x40007000
 800319c:	2000000c 	.word	0x2000000c
 80031a0:	431bde83 	.word	0x431bde83

080031a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b088      	sub	sp, #32
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e39d      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031b6:	4ba4      	ldr	r3, [pc, #656]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	f003 030c 	and.w	r3, r3, #12
 80031be:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031c0:	4ba1      	ldr	r3, [pc, #644]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	f003 0303 	and.w	r3, r3, #3
 80031c8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0310 	and.w	r3, r3, #16
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	f000 80e1 	beq.w	800339a <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d007      	beq.n	80031ee <HAL_RCC_OscConfig+0x4a>
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	2b0c      	cmp	r3, #12
 80031e2:	f040 8088 	bne.w	80032f6 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	f040 8084 	bne.w	80032f6 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031ee:	4b96      	ldr	r3, [pc, #600]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d005      	beq.n	8003206 <HAL_RCC_OscConfig+0x62>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	699b      	ldr	r3, [r3, #24]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e375      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a1a      	ldr	r2, [r3, #32]
 800320a:	4b8f      	ldr	r3, [pc, #572]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0308 	and.w	r3, r3, #8
 8003212:	2b00      	cmp	r3, #0
 8003214:	d004      	beq.n	8003220 <HAL_RCC_OscConfig+0x7c>
 8003216:	4b8c      	ldr	r3, [pc, #560]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800321e:	e005      	b.n	800322c <HAL_RCC_OscConfig+0x88>
 8003220:	4b89      	ldr	r3, [pc, #548]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003222:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003226:	091b      	lsrs	r3, r3, #4
 8003228:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800322c:	4293      	cmp	r3, r2
 800322e:	d223      	bcs.n	8003278 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	4618      	mov	r0, r3
 8003236:	f000 fd09 	bl	8003c4c <RCC_SetFlashLatencyFromMSIRange>
 800323a:	4603      	mov	r3, r0
 800323c:	2b00      	cmp	r3, #0
 800323e:	d001      	beq.n	8003244 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	e356      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003244:	4b80      	ldr	r3, [pc, #512]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a7f      	ldr	r2, [pc, #508]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800324a:	f043 0308 	orr.w	r3, r3, #8
 800324e:	6013      	str	r3, [r2, #0]
 8003250:	4b7d      	ldr	r3, [pc, #500]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	497a      	ldr	r1, [pc, #488]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800325e:	4313      	orrs	r3, r2
 8003260:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003262:	4b79      	ldr	r3, [pc, #484]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	021b      	lsls	r3, r3, #8
 8003270:	4975      	ldr	r1, [pc, #468]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003272:	4313      	orrs	r3, r2
 8003274:	604b      	str	r3, [r1, #4]
 8003276:	e022      	b.n	80032be <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003278:	4b73      	ldr	r3, [pc, #460]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a72      	ldr	r2, [pc, #456]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800327e:	f043 0308 	orr.w	r3, r3, #8
 8003282:	6013      	str	r3, [r2, #0]
 8003284:	4b70      	ldr	r3, [pc, #448]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6a1b      	ldr	r3, [r3, #32]
 8003290:	496d      	ldr	r1, [pc, #436]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003292:	4313      	orrs	r3, r2
 8003294:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003296:	4b6c      	ldr	r3, [pc, #432]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	69db      	ldr	r3, [r3, #28]
 80032a2:	021b      	lsls	r3, r3, #8
 80032a4:	4968      	ldr	r1, [pc, #416]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	4618      	mov	r0, r3
 80032b0:	f000 fccc 	bl	8003c4c <RCC_SetFlashLatencyFromMSIRange>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d001      	beq.n	80032be <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80032ba:	2301      	movs	r3, #1
 80032bc:	e319      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032be:	f000 fc03 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 80032c2:	4601      	mov	r1, r0
 80032c4:	4b60      	ldr	r3, [pc, #384]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	4a5f      	ldr	r2, [pc, #380]	; (800344c <HAL_RCC_OscConfig+0x2a8>)
 80032d0:	5cd3      	ldrb	r3, [r2, r3]
 80032d2:	f003 031f 	and.w	r3, r3, #31
 80032d6:	fa21 f303 	lsr.w	r3, r1, r3
 80032da:	4a5d      	ldr	r2, [pc, #372]	; (8003450 <HAL_RCC_OscConfig+0x2ac>)
 80032dc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80032de:	4b5d      	ldr	r3, [pc, #372]	; (8003454 <HAL_RCC_OscConfig+0x2b0>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7fd fe00 	bl	8000ee8 <HAL_InitTick>
 80032e8:	4603      	mov	r3, r0
 80032ea:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d052      	beq.n	8003398 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80032f2:	7bfb      	ldrb	r3, [r7, #15]
 80032f4:	e2fd      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d032      	beq.n	8003364 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80032fe:	4b52      	ldr	r3, [pc, #328]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4a51      	ldr	r2, [pc, #324]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003304:	f043 0301 	orr.w	r3, r3, #1
 8003308:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800330a:	f7fd fe39 	bl	8000f80 <HAL_GetTick>
 800330e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003310:	e008      	b.n	8003324 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003312:	f7fd fe35 	bl	8000f80 <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	2b02      	cmp	r3, #2
 800331e:	d901      	bls.n	8003324 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e2e6      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003324:	4b48      	ldr	r3, [pc, #288]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0302 	and.w	r3, r3, #2
 800332c:	2b00      	cmp	r3, #0
 800332e:	d0f0      	beq.n	8003312 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003330:	4b45      	ldr	r3, [pc, #276]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a44      	ldr	r2, [pc, #272]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003336:	f043 0308 	orr.w	r3, r3, #8
 800333a:	6013      	str	r3, [r2, #0]
 800333c:	4b42      	ldr	r3, [pc, #264]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6a1b      	ldr	r3, [r3, #32]
 8003348:	493f      	ldr	r1, [pc, #252]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800334a:	4313      	orrs	r3, r2
 800334c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800334e:	4b3e      	ldr	r3, [pc, #248]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	69db      	ldr	r3, [r3, #28]
 800335a:	021b      	lsls	r3, r3, #8
 800335c:	493a      	ldr	r1, [pc, #232]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800335e:	4313      	orrs	r3, r2
 8003360:	604b      	str	r3, [r1, #4]
 8003362:	e01a      	b.n	800339a <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003364:	4b38      	ldr	r3, [pc, #224]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a37      	ldr	r2, [pc, #220]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800336a:	f023 0301 	bic.w	r3, r3, #1
 800336e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003370:	f7fd fe06 	bl	8000f80 <HAL_GetTick>
 8003374:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003376:	e008      	b.n	800338a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003378:	f7fd fe02 	bl	8000f80 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b02      	cmp	r3, #2
 8003384:	d901      	bls.n	800338a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e2b3      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800338a:	4b2f      	ldr	r3, [pc, #188]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1f0      	bne.n	8003378 <HAL_RCC_OscConfig+0x1d4>
 8003396:	e000      	b.n	800339a <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003398:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d074      	beq.n	8003490 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	2b08      	cmp	r3, #8
 80033aa:	d005      	beq.n	80033b8 <HAL_RCC_OscConfig+0x214>
 80033ac:	69bb      	ldr	r3, [r7, #24]
 80033ae:	2b0c      	cmp	r3, #12
 80033b0:	d10e      	bne.n	80033d0 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	2b03      	cmp	r3, #3
 80033b6:	d10b      	bne.n	80033d0 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033b8:	4b23      	ldr	r3, [pc, #140]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d064      	beq.n	800348e <HAL_RCC_OscConfig+0x2ea>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d160      	bne.n	800348e <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e290      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033d8:	d106      	bne.n	80033e8 <HAL_RCC_OscConfig+0x244>
 80033da:	4b1b      	ldr	r3, [pc, #108]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a1a      	ldr	r2, [pc, #104]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 80033e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033e4:	6013      	str	r3, [r2, #0]
 80033e6:	e01d      	b.n	8003424 <HAL_RCC_OscConfig+0x280>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033f0:	d10c      	bne.n	800340c <HAL_RCC_OscConfig+0x268>
 80033f2:	4b15      	ldr	r3, [pc, #84]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a14      	ldr	r2, [pc, #80]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 80033f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033fc:	6013      	str	r3, [r2, #0]
 80033fe:	4b12      	ldr	r3, [pc, #72]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a11      	ldr	r2, [pc, #68]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003404:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	e00b      	b.n	8003424 <HAL_RCC_OscConfig+0x280>
 800340c:	4b0e      	ldr	r3, [pc, #56]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a0d      	ldr	r2, [pc, #52]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 8003412:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003416:	6013      	str	r3, [r2, #0]
 8003418:	4b0b      	ldr	r3, [pc, #44]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a0a      	ldr	r2, [pc, #40]	; (8003448 <HAL_RCC_OscConfig+0x2a4>)
 800341e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003422:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d01c      	beq.n	8003466 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800342c:	f7fd fda8 	bl	8000f80 <HAL_GetTick>
 8003430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003432:	e011      	b.n	8003458 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003434:	f7fd fda4 	bl	8000f80 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b64      	cmp	r3, #100	; 0x64
 8003440:	d90a      	bls.n	8003458 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003442:	2303      	movs	r3, #3
 8003444:	e255      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
 8003446:	bf00      	nop
 8003448:	40021000 	.word	0x40021000
 800344c:	08008508 	.word	0x08008508
 8003450:	2000000c 	.word	0x2000000c
 8003454:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003458:	4bae      	ldr	r3, [pc, #696]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d0e7      	beq.n	8003434 <HAL_RCC_OscConfig+0x290>
 8003464:	e014      	b.n	8003490 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003466:	f7fd fd8b 	bl	8000f80 <HAL_GetTick>
 800346a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800346c:	e008      	b.n	8003480 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800346e:	f7fd fd87 	bl	8000f80 <HAL_GetTick>
 8003472:	4602      	mov	r2, r0
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	1ad3      	subs	r3, r2, r3
 8003478:	2b64      	cmp	r3, #100	; 0x64
 800347a:	d901      	bls.n	8003480 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e238      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003480:	4ba4      	ldr	r3, [pc, #656]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003488:	2b00      	cmp	r3, #0
 800348a:	d1f0      	bne.n	800346e <HAL_RCC_OscConfig+0x2ca>
 800348c:	e000      	b.n	8003490 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800348e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d060      	beq.n	800355e <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	2b04      	cmp	r3, #4
 80034a0:	d005      	beq.n	80034ae <HAL_RCC_OscConfig+0x30a>
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	2b0c      	cmp	r3, #12
 80034a6:	d119      	bne.n	80034dc <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d116      	bne.n	80034dc <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034ae:	4b99      	ldr	r3, [pc, #612]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d005      	beq.n	80034c6 <HAL_RCC_OscConfig+0x322>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	68db      	ldr	r3, [r3, #12]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e215      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034c6:	4b93      	ldr	r3, [pc, #588]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	061b      	lsls	r3, r3, #24
 80034d4:	498f      	ldr	r1, [pc, #572]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80034d6:	4313      	orrs	r3, r2
 80034d8:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80034da:	e040      	b.n	800355e <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d023      	beq.n	800352c <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034e4:	4b8b      	ldr	r3, [pc, #556]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a8a      	ldr	r2, [pc, #552]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80034ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f0:	f7fd fd46 	bl	8000f80 <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80034f6:	e008      	b.n	800350a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034f8:	f7fd fd42 	bl	8000f80 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e1f3      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800350a:	4b82      	ldr	r3, [pc, #520]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003512:	2b00      	cmp	r3, #0
 8003514:	d0f0      	beq.n	80034f8 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003516:	4b7f      	ldr	r3, [pc, #508]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	061b      	lsls	r3, r3, #24
 8003524:	497b      	ldr	r1, [pc, #492]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003526:	4313      	orrs	r3, r2
 8003528:	604b      	str	r3, [r1, #4]
 800352a:	e018      	b.n	800355e <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800352c:	4b79      	ldr	r3, [pc, #484]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a78      	ldr	r2, [pc, #480]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003532:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003536:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003538:	f7fd fd22 	bl	8000f80 <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800353e:	e008      	b.n	8003552 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003540:	f7fd fd1e 	bl	8000f80 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e1cf      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003552:	4b70      	ldr	r3, [pc, #448]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1f0      	bne.n	8003540 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0308 	and.w	r3, r3, #8
 8003566:	2b00      	cmp	r3, #0
 8003568:	d03c      	beq.n	80035e4 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	695b      	ldr	r3, [r3, #20]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d01c      	beq.n	80035ac <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003572:	4b68      	ldr	r3, [pc, #416]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003574:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003578:	4a66      	ldr	r2, [pc, #408]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 800357a:	f043 0301 	orr.w	r3, r3, #1
 800357e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003582:	f7fd fcfd 	bl	8000f80 <HAL_GetTick>
 8003586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003588:	e008      	b.n	800359c <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800358a:	f7fd fcf9 	bl	8000f80 <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	2b02      	cmp	r3, #2
 8003596:	d901      	bls.n	800359c <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e1aa      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800359c:	4b5d      	ldr	r3, [pc, #372]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 800359e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d0ef      	beq.n	800358a <HAL_RCC_OscConfig+0x3e6>
 80035aa:	e01b      	b.n	80035e4 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035ac:	4b59      	ldr	r3, [pc, #356]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80035ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035b2:	4a58      	ldr	r2, [pc, #352]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80035b4:	f023 0301 	bic.w	r3, r3, #1
 80035b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035bc:	f7fd fce0 	bl	8000f80 <HAL_GetTick>
 80035c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035c4:	f7fd fcdc 	bl	8000f80 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e18d      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80035d6:	4b4f      	ldr	r3, [pc, #316]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80035d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035dc:	f003 0302 	and.w	r3, r3, #2
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1ef      	bne.n	80035c4 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0304 	and.w	r3, r3, #4
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f000 80a5 	beq.w	800373c <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035f2:	2300      	movs	r3, #0
 80035f4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80035f6:	4b47      	ldr	r3, [pc, #284]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80035f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10d      	bne.n	800361e <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003602:	4b44      	ldr	r3, [pc, #272]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003606:	4a43      	ldr	r2, [pc, #268]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800360c:	6593      	str	r3, [r2, #88]	; 0x58
 800360e:	4b41      	ldr	r3, [pc, #260]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003616:	60bb      	str	r3, [r7, #8]
 8003618:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800361a:	2301      	movs	r3, #1
 800361c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800361e:	4b3e      	ldr	r3, [pc, #248]	; (8003718 <HAL_RCC_OscConfig+0x574>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003626:	2b00      	cmp	r3, #0
 8003628:	d118      	bne.n	800365c <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800362a:	4b3b      	ldr	r3, [pc, #236]	; (8003718 <HAL_RCC_OscConfig+0x574>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a3a      	ldr	r2, [pc, #232]	; (8003718 <HAL_RCC_OscConfig+0x574>)
 8003630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003634:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003636:	f7fd fca3 	bl	8000f80 <HAL_GetTick>
 800363a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800363c:	e008      	b.n	8003650 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800363e:	f7fd fc9f 	bl	8000f80 <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d901      	bls.n	8003650 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e150      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003650:	4b31      	ldr	r3, [pc, #196]	; (8003718 <HAL_RCC_OscConfig+0x574>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0f0      	beq.n	800363e <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	2b01      	cmp	r3, #1
 8003662:	d108      	bne.n	8003676 <HAL_RCC_OscConfig+0x4d2>
 8003664:	4b2b      	ldr	r3, [pc, #172]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800366a:	4a2a      	ldr	r2, [pc, #168]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 800366c:	f043 0301 	orr.w	r3, r3, #1
 8003670:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003674:	e024      	b.n	80036c0 <HAL_RCC_OscConfig+0x51c>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	2b05      	cmp	r3, #5
 800367c:	d110      	bne.n	80036a0 <HAL_RCC_OscConfig+0x4fc>
 800367e:	4b25      	ldr	r3, [pc, #148]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003680:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003684:	4a23      	ldr	r2, [pc, #140]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003686:	f043 0304 	orr.w	r3, r3, #4
 800368a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800368e:	4b21      	ldr	r3, [pc, #132]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003690:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003694:	4a1f      	ldr	r2, [pc, #124]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 8003696:	f043 0301 	orr.w	r3, r3, #1
 800369a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800369e:	e00f      	b.n	80036c0 <HAL_RCC_OscConfig+0x51c>
 80036a0:	4b1c      	ldr	r3, [pc, #112]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80036a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036a6:	4a1b      	ldr	r2, [pc, #108]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80036a8:	f023 0301 	bic.w	r3, r3, #1
 80036ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80036b0:	4b18      	ldr	r3, [pc, #96]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80036b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036b6:	4a17      	ldr	r2, [pc, #92]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80036b8:	f023 0304 	bic.w	r3, r3, #4
 80036bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d016      	beq.n	80036f6 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c8:	f7fd fc5a 	bl	8000f80 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036ce:	e00a      	b.n	80036e6 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036d0:	f7fd fc56 	bl	8000f80 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	f241 3288 	movw	r2, #5000	; 0x1388
 80036de:	4293      	cmp	r3, r2
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e105      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036e6:	4b0b      	ldr	r3, [pc, #44]	; (8003714 <HAL_RCC_OscConfig+0x570>)
 80036e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ec:	f003 0302 	and.w	r3, r3, #2
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d0ed      	beq.n	80036d0 <HAL_RCC_OscConfig+0x52c>
 80036f4:	e019      	b.n	800372a <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f6:	f7fd fc43 	bl	8000f80 <HAL_GetTick>
 80036fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80036fc:	e00e      	b.n	800371c <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036fe:	f7fd fc3f 	bl	8000f80 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	f241 3288 	movw	r2, #5000	; 0x1388
 800370c:	4293      	cmp	r3, r2
 800370e:	d905      	bls.n	800371c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e0ee      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
 8003714:	40021000 	.word	0x40021000
 8003718:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800371c:	4b77      	ldr	r3, [pc, #476]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 800371e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1e9      	bne.n	80036fe <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800372a:	7ffb      	ldrb	r3, [r7, #31]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d105      	bne.n	800373c <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003730:	4b72      	ldr	r3, [pc, #456]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 8003732:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003734:	4a71      	ldr	r2, [pc, #452]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 8003736:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800373a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003740:	2b00      	cmp	r3, #0
 8003742:	f000 80d5 	beq.w	80038f0 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	2b0c      	cmp	r3, #12
 800374a:	f000 808e 	beq.w	800386a <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003752:	2b02      	cmp	r3, #2
 8003754:	d15b      	bne.n	800380e <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003756:	4b69      	ldr	r3, [pc, #420]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a68      	ldr	r2, [pc, #416]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 800375c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003760:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003762:	f7fd fc0d 	bl	8000f80 <HAL_GetTick>
 8003766:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003768:	e008      	b.n	800377c <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800376a:	f7fd fc09 	bl	8000f80 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b02      	cmp	r3, #2
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e0ba      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800377c:	4b5f      	ldr	r3, [pc, #380]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003784:	2b00      	cmp	r3, #0
 8003786:	d1f0      	bne.n	800376a <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003788:	4b5c      	ldr	r3, [pc, #368]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 800378a:	68da      	ldr	r2, [r3, #12]
 800378c:	4b5c      	ldr	r3, [pc, #368]	; (8003900 <HAL_RCC_OscConfig+0x75c>)
 800378e:	4013      	ands	r3, r2
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003798:	3a01      	subs	r2, #1
 800379a:	0112      	lsls	r2, r2, #4
 800379c:	4311      	orrs	r1, r2
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80037a2:	0212      	lsls	r2, r2, #8
 80037a4:	4311      	orrs	r1, r2
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80037aa:	0852      	lsrs	r2, r2, #1
 80037ac:	3a01      	subs	r2, #1
 80037ae:	0552      	lsls	r2, r2, #21
 80037b0:	4311      	orrs	r1, r2
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037b6:	0852      	lsrs	r2, r2, #1
 80037b8:	3a01      	subs	r2, #1
 80037ba:	0652      	lsls	r2, r2, #25
 80037bc:	4311      	orrs	r1, r2
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80037c2:	0912      	lsrs	r2, r2, #4
 80037c4:	0452      	lsls	r2, r2, #17
 80037c6:	430a      	orrs	r2, r1
 80037c8:	494c      	ldr	r1, [pc, #304]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 80037ca:	4313      	orrs	r3, r2
 80037cc:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037ce:	4b4b      	ldr	r3, [pc, #300]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a4a      	ldr	r2, [pc, #296]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 80037d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037d8:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037da:	4b48      	ldr	r3, [pc, #288]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	4a47      	ldr	r2, [pc, #284]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 80037e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037e4:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e6:	f7fd fbcb 	bl	8000f80 <HAL_GetTick>
 80037ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ec:	e008      	b.n	8003800 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ee:	f7fd fbc7 	bl	8000f80 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d901      	bls.n	8003800 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e078      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003800:	4b3e      	ldr	r3, [pc, #248]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003808:	2b00      	cmp	r3, #0
 800380a:	d0f0      	beq.n	80037ee <HAL_RCC_OscConfig+0x64a>
 800380c:	e070      	b.n	80038f0 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800380e:	4b3b      	ldr	r3, [pc, #236]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a3a      	ldr	r2, [pc, #232]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 8003814:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003818:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800381a:	4b38      	ldr	r3, [pc, #224]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d105      	bne.n	8003832 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003826:	4b35      	ldr	r3, [pc, #212]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	4a34      	ldr	r2, [pc, #208]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 800382c:	f023 0303 	bic.w	r3, r3, #3
 8003830:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003832:	4b32      	ldr	r3, [pc, #200]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	4a31      	ldr	r2, [pc, #196]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 8003838:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800383c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003840:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003842:	f7fd fb9d 	bl	8000f80 <HAL_GetTick>
 8003846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003848:	e008      	b.n	800385c <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800384a:	f7fd fb99 	bl	8000f80 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e04a      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800385c:	4b27      	ldr	r3, [pc, #156]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1f0      	bne.n	800384a <HAL_RCC_OscConfig+0x6a6>
 8003868:	e042      	b.n	80038f0 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386e:	2b01      	cmp	r3, #1
 8003870:	d101      	bne.n	8003876 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e03d      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8003876:	4b21      	ldr	r3, [pc, #132]	; (80038fc <HAL_RCC_OscConfig+0x758>)
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	f003 0203 	and.w	r2, r3, #3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003886:	429a      	cmp	r2, r3
 8003888:	d130      	bne.n	80038ec <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003894:	3b01      	subs	r3, #1
 8003896:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003898:	429a      	cmp	r2, r3
 800389a:	d127      	bne.n	80038ec <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038a6:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d11f      	bne.n	80038ec <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038b6:	2a07      	cmp	r2, #7
 80038b8:	bf14      	ite	ne
 80038ba:	2201      	movne	r2, #1
 80038bc:	2200      	moveq	r2, #0
 80038be:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d113      	bne.n	80038ec <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ce:	085b      	lsrs	r3, r3, #1
 80038d0:	3b01      	subs	r3, #1
 80038d2:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d109      	bne.n	80038ec <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e2:	085b      	lsrs	r3, r3, #1
 80038e4:	3b01      	subs	r3, #1
 80038e6:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d001      	beq.n	80038f0 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e000      	b.n	80038f2 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 80038f0:	2300      	movs	r3, #0
}
 80038f2:	4618      	mov	r0, r3
 80038f4:	3720      	adds	r7, #32
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}
 80038fa:	bf00      	nop
 80038fc:	40021000 	.word	0x40021000
 8003900:	f99d808c 	.word	0xf99d808c

08003904 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d101      	bne.n	8003918 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e0c8      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003918:	4b66      	ldr	r3, [pc, #408]	; (8003ab4 <HAL_RCC_ClockConfig+0x1b0>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0307 	and.w	r3, r3, #7
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	429a      	cmp	r2, r3
 8003924:	d910      	bls.n	8003948 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003926:	4b63      	ldr	r3, [pc, #396]	; (8003ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f023 0207 	bic.w	r2, r3, #7
 800392e:	4961      	ldr	r1, [pc, #388]	; (8003ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	4313      	orrs	r3, r2
 8003934:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003936:	4b5f      	ldr	r3, [pc, #380]	; (8003ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0307 	and.w	r3, r3, #7
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	429a      	cmp	r2, r3
 8003942:	d001      	beq.n	8003948 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e0b0      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	2b00      	cmp	r3, #0
 8003952:	d04c      	beq.n	80039ee <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	2b03      	cmp	r3, #3
 800395a:	d107      	bne.n	800396c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800395c:	4b56      	ldr	r3, [pc, #344]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d121      	bne.n	80039ac <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e09e      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	2b02      	cmp	r3, #2
 8003972:	d107      	bne.n	8003984 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003974:	4b50      	ldr	r3, [pc, #320]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d115      	bne.n	80039ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e092      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d107      	bne.n	800399c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800398c:	4b4a      	ldr	r3, [pc, #296]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d109      	bne.n	80039ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e086      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800399c:	4b46      	ldr	r3, [pc, #280]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d101      	bne.n	80039ac <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e07e      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80039ac:	4b42      	ldr	r3, [pc, #264]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 80039ae:	689b      	ldr	r3, [r3, #8]
 80039b0:	f023 0203 	bic.w	r2, r3, #3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	493f      	ldr	r1, [pc, #252]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 80039ba:	4313      	orrs	r3, r2
 80039bc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039be:	f7fd fadf 	bl	8000f80 <HAL_GetTick>
 80039c2:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c4:	e00a      	b.n	80039dc <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039c6:	f7fd fadb 	bl	8000f80 <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e066      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039dc:	4b36      	ldr	r3, [pc, #216]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	f003 020c 	and.w	r2, r3, #12
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d1eb      	bne.n	80039c6 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d008      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039fa:	4b2f      	ldr	r3, [pc, #188]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	492c      	ldr	r1, [pc, #176]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a0c:	4b29      	ldr	r3, [pc, #164]	; (8003ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0307 	and.w	r3, r3, #7
 8003a14:	683a      	ldr	r2, [r7, #0]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d210      	bcs.n	8003a3c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a1a:	4b26      	ldr	r3, [pc, #152]	; (8003ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f023 0207 	bic.w	r2, r3, #7
 8003a22:	4924      	ldr	r1, [pc, #144]	; (8003ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a2a:	4b22      	ldr	r3, [pc, #136]	; (8003ab4 <HAL_RCC_ClockConfig+0x1b0>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0307 	and.w	r3, r3, #7
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	429a      	cmp	r2, r3
 8003a36:	d001      	beq.n	8003a3c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e036      	b.n	8003aaa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0304 	and.w	r3, r3, #4
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d008      	beq.n	8003a5a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a48:	4b1b      	ldr	r3, [pc, #108]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	4918      	ldr	r1, [pc, #96]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0308 	and.w	r3, r3, #8
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d009      	beq.n	8003a7a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a66:	4b14      	ldr	r3, [pc, #80]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	00db      	lsls	r3, r3, #3
 8003a74:	4910      	ldr	r1, [pc, #64]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003a7a:	f000 f825 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 8003a7e:	4601      	mov	r1, r0
 8003a80:	4b0d      	ldr	r3, [pc, #52]	; (8003ab8 <HAL_RCC_ClockConfig+0x1b4>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	091b      	lsrs	r3, r3, #4
 8003a86:	f003 030f 	and.w	r3, r3, #15
 8003a8a:	4a0c      	ldr	r2, [pc, #48]	; (8003abc <HAL_RCC_ClockConfig+0x1b8>)
 8003a8c:	5cd3      	ldrb	r3, [r2, r3]
 8003a8e:	f003 031f 	and.w	r3, r3, #31
 8003a92:	fa21 f303 	lsr.w	r3, r1, r3
 8003a96:	4a0a      	ldr	r2, [pc, #40]	; (8003ac0 <HAL_RCC_ClockConfig+0x1bc>)
 8003a98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003a9a:	4b0a      	ldr	r3, [pc, #40]	; (8003ac4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7fd fa22 	bl	8000ee8 <HAL_InitTick>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	72fb      	strb	r3, [r7, #11]

  return status;
 8003aa8:	7afb      	ldrb	r3, [r7, #11]
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3710      	adds	r7, #16
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	bf00      	nop
 8003ab4:	40022000 	.word	0x40022000
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	08008508 	.word	0x08008508
 8003ac0:	2000000c 	.word	0x2000000c
 8003ac4:	20000000 	.word	0x20000000

08003ac8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b089      	sub	sp, #36	; 0x24
 8003acc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	61fb      	str	r3, [r7, #28]
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ad6:	4b3d      	ldr	r3, [pc, #244]	; (8003bcc <HAL_RCC_GetSysClockFreq+0x104>)
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f003 030c 	and.w	r3, r3, #12
 8003ade:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ae0:	4b3a      	ldr	r3, [pc, #232]	; (8003bcc <HAL_RCC_GetSysClockFreq+0x104>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	f003 0303 	and.w	r3, r3, #3
 8003ae8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d005      	beq.n	8003afc <HAL_RCC_GetSysClockFreq+0x34>
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	2b0c      	cmp	r3, #12
 8003af4:	d121      	bne.n	8003b3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d11e      	bne.n	8003b3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003afc:	4b33      	ldr	r3, [pc, #204]	; (8003bcc <HAL_RCC_GetSysClockFreq+0x104>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0308 	and.w	r3, r3, #8
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d107      	bne.n	8003b18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003b08:	4b30      	ldr	r3, [pc, #192]	; (8003bcc <HAL_RCC_GetSysClockFreq+0x104>)
 8003b0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b0e:	0a1b      	lsrs	r3, r3, #8
 8003b10:	f003 030f 	and.w	r3, r3, #15
 8003b14:	61fb      	str	r3, [r7, #28]
 8003b16:	e005      	b.n	8003b24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003b18:	4b2c      	ldr	r3, [pc, #176]	; (8003bcc <HAL_RCC_GetSysClockFreq+0x104>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	091b      	lsrs	r3, r3, #4
 8003b1e:	f003 030f 	and.w	r3, r3, #15
 8003b22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003b24:	4a2a      	ldr	r2, [pc, #168]	; (8003bd0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d10d      	bne.n	8003b50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003b38:	e00a      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	2b04      	cmp	r3, #4
 8003b3e:	d102      	bne.n	8003b46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b40:	4b24      	ldr	r3, [pc, #144]	; (8003bd4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b42:	61bb      	str	r3, [r7, #24]
 8003b44:	e004      	b.n	8003b50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	2b08      	cmp	r3, #8
 8003b4a:	d101      	bne.n	8003b50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b4c:	4b22      	ldr	r3, [pc, #136]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	2b0c      	cmp	r3, #12
 8003b54:	d133      	bne.n	8003bbe <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b56:	4b1d      	ldr	r3, [pc, #116]	; (8003bcc <HAL_RCC_GetSysClockFreq+0x104>)
 8003b58:	68db      	ldr	r3, [r3, #12]
 8003b5a:	f003 0303 	and.w	r3, r3, #3
 8003b5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d002      	beq.n	8003b6c <HAL_RCC_GetSysClockFreq+0xa4>
 8003b66:	2b03      	cmp	r3, #3
 8003b68:	d003      	beq.n	8003b72 <HAL_RCC_GetSysClockFreq+0xaa>
 8003b6a:	e005      	b.n	8003b78 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003b6c:	4b19      	ldr	r3, [pc, #100]	; (8003bd4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003b6e:	617b      	str	r3, [r7, #20]
      break;
 8003b70:	e005      	b.n	8003b7e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003b72:	4b19      	ldr	r3, [pc, #100]	; (8003bd8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003b74:	617b      	str	r3, [r7, #20]
      break;
 8003b76:	e002      	b.n	8003b7e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	617b      	str	r3, [r7, #20]
      break;
 8003b7c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b7e:	4b13      	ldr	r3, [pc, #76]	; (8003bcc <HAL_RCC_GetSysClockFreq+0x104>)
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	091b      	lsrs	r3, r3, #4
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	3301      	adds	r3, #1
 8003b8a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003b8c:	4b0f      	ldr	r3, [pc, #60]	; (8003bcc <HAL_RCC_GetSysClockFreq+0x104>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	0a1b      	lsrs	r3, r3, #8
 8003b92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	fb02 f203 	mul.w	r2, r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba2:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ba4:	4b09      	ldr	r3, [pc, #36]	; (8003bcc <HAL_RCC_GetSysClockFreq+0x104>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	0e5b      	lsrs	r3, r3, #25
 8003baa:	f003 0303 	and.w	r3, r3, #3
 8003bae:	3301      	adds	r3, #1
 8003bb0:	005b      	lsls	r3, r3, #1
 8003bb2:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bbc:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003bbe:	69bb      	ldr	r3, [r7, #24]
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3724      	adds	r7, #36	; 0x24
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr
 8003bcc:	40021000 	.word	0x40021000
 8003bd0:	08008520 	.word	0x08008520
 8003bd4:	00f42400 	.word	0x00f42400
 8003bd8:	007a1200 	.word	0x007a1200

08003bdc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003be0:	4b03      	ldr	r3, [pc, #12]	; (8003bf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003be2:	681b      	ldr	r3, [r3, #0]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
 8003bee:	bf00      	nop
 8003bf0:	2000000c 	.word	0x2000000c

08003bf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003bf8:	f7ff fff0 	bl	8003bdc <HAL_RCC_GetHCLKFreq>
 8003bfc:	4601      	mov	r1, r0
 8003bfe:	4b06      	ldr	r3, [pc, #24]	; (8003c18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	0a1b      	lsrs	r3, r3, #8
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	4a04      	ldr	r2, [pc, #16]	; (8003c1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c0a:	5cd3      	ldrb	r3, [r2, r3]
 8003c0c:	f003 031f 	and.w	r3, r3, #31
 8003c10:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40021000 	.word	0x40021000
 8003c1c:	08008518 	.word	0x08008518

08003c20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c24:	f7ff ffda 	bl	8003bdc <HAL_RCC_GetHCLKFreq>
 8003c28:	4601      	mov	r1, r0
 8003c2a:	4b06      	ldr	r3, [pc, #24]	; (8003c44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	0adb      	lsrs	r3, r3, #11
 8003c30:	f003 0307 	and.w	r3, r3, #7
 8003c34:	4a04      	ldr	r2, [pc, #16]	; (8003c48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c36:	5cd3      	ldrb	r3, [r2, r3]
 8003c38:	f003 031f 	and.w	r3, r3, #31
 8003c3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40021000 	.word	0x40021000
 8003c48:	08008518 	.word	0x08008518

08003c4c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b086      	sub	sp, #24
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003c54:	2300      	movs	r3, #0
 8003c56:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003c58:	4b2a      	ldr	r3, [pc, #168]	; (8003d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003c64:	f7ff fa3a 	bl	80030dc <HAL_PWREx_GetVoltageRange>
 8003c68:	6178      	str	r0, [r7, #20]
 8003c6a:	e014      	b.n	8003c96 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003c6c:	4b25      	ldr	r3, [pc, #148]	; (8003d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c70:	4a24      	ldr	r2, [pc, #144]	; (8003d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c76:	6593      	str	r3, [r2, #88]	; 0x58
 8003c78:	4b22      	ldr	r3, [pc, #136]	; (8003d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c80:	60fb      	str	r3, [r7, #12]
 8003c82:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003c84:	f7ff fa2a 	bl	80030dc <HAL_PWREx_GetVoltageRange>
 8003c88:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003c8a:	4b1e      	ldr	r3, [pc, #120]	; (8003d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c8e:	4a1d      	ldr	r2, [pc, #116]	; (8003d04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003c90:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c94:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c9c:	d10b      	bne.n	8003cb6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2b80      	cmp	r3, #128	; 0x80
 8003ca2:	d919      	bls.n	8003cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2ba0      	cmp	r3, #160	; 0xa0
 8003ca8:	d902      	bls.n	8003cb0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003caa:	2302      	movs	r3, #2
 8003cac:	613b      	str	r3, [r7, #16]
 8003cae:	e013      	b.n	8003cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	613b      	str	r3, [r7, #16]
 8003cb4:	e010      	b.n	8003cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2b80      	cmp	r3, #128	; 0x80
 8003cba:	d902      	bls.n	8003cc2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	613b      	str	r3, [r7, #16]
 8003cc0:	e00a      	b.n	8003cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	2b80      	cmp	r3, #128	; 0x80
 8003cc6:	d102      	bne.n	8003cce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003cc8:	2302      	movs	r3, #2
 8003cca:	613b      	str	r3, [r7, #16]
 8003ccc:	e004      	b.n	8003cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2b70      	cmp	r3, #112	; 0x70
 8003cd2:	d101      	bne.n	8003cd8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003cd8:	4b0b      	ldr	r3, [pc, #44]	; (8003d08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f023 0207 	bic.w	r2, r3, #7
 8003ce0:	4909      	ldr	r1, [pc, #36]	; (8003d08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003ce8:	4b07      	ldr	r3, [pc, #28]	; (8003d08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f003 0307 	and.w	r3, r3, #7
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	d001      	beq.n	8003cfa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e000      	b.n	8003cfc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3718      	adds	r7, #24
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	40021000 	.word	0x40021000
 8003d08:	40022000 	.word	0x40022000

08003d0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b086      	sub	sp, #24
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d14:	2300      	movs	r3, #0
 8003d16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d18:	2300      	movs	r3, #0
 8003d1a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d03f      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d30:	d01c      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8003d32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d36:	d802      	bhi.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00e      	beq.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8003d3c:	e01f      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x72>
 8003d3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d42:	d003      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8003d44:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d48:	d01c      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8003d4a:	e018      	b.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003d4c:	4b85      	ldr	r3, [pc, #532]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	4a84      	ldr	r2, [pc, #528]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d56:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d58:	e015      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	3304      	adds	r3, #4
 8003d5e:	2100      	movs	r1, #0
 8003d60:	4618      	mov	r0, r3
 8003d62:	f000 fab9 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 8003d66:	4603      	mov	r3, r0
 8003d68:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d6a:	e00c      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	3320      	adds	r3, #32
 8003d70:	2100      	movs	r1, #0
 8003d72:	4618      	mov	r0, r3
 8003d74:	f000 fba0 	bl	80044b8 <RCCEx_PLLSAI2_Config>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003d7c:	e003      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	74fb      	strb	r3, [r7, #19]
      break;
 8003d82:	e000      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8003d84:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d86:	7cfb      	ldrb	r3, [r7, #19]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10b      	bne.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d8c:	4b75      	ldr	r3, [pc, #468]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d92:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d9a:	4972      	ldr	r1, [pc, #456]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003da2:	e001      	b.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003da4:	7cfb      	ldrb	r3, [r7, #19]
 8003da6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d03f      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003db8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dbc:	d01c      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8003dbe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003dc2:	d802      	bhi.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00e      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8003dc8:	e01f      	b.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003dca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003dce:	d003      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8003dd0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003dd4:	d01c      	beq.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8003dd6:	e018      	b.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003dd8:	4b62      	ldr	r3, [pc, #392]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	4a61      	ldr	r2, [pc, #388]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003dde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003de2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003de4:	e015      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	3304      	adds	r3, #4
 8003dea:	2100      	movs	r1, #0
 8003dec:	4618      	mov	r0, r3
 8003dee:	f000 fa73 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 8003df2:	4603      	mov	r3, r0
 8003df4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003df6:	e00c      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3320      	adds	r3, #32
 8003dfc:	2100      	movs	r1, #0
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 fb5a 	bl	80044b8 <RCCEx_PLLSAI2_Config>
 8003e04:	4603      	mov	r3, r0
 8003e06:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003e08:	e003      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	74fb      	strb	r3, [r7, #19]
      break;
 8003e0e:	e000      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003e10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e12:	7cfb      	ldrb	r3, [r7, #19]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d10b      	bne.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003e18:	4b52      	ldr	r3, [pc, #328]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e1e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e26:	494f      	ldr	r1, [pc, #316]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003e2e:	e001      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e30:	7cfb      	ldrb	r3, [r7, #19]
 8003e32:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 80a0 	beq.w	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e42:	2300      	movs	r3, #0
 8003e44:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003e46:	4b47      	ldr	r3, [pc, #284]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8003e52:	2301      	movs	r3, #1
 8003e54:	e000      	b.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003e56:	2300      	movs	r3, #0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00d      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e5c:	4b41      	ldr	r3, [pc, #260]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e60:	4a40      	ldr	r2, [pc, #256]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e66:	6593      	str	r3, [r2, #88]	; 0x58
 8003e68:	4b3e      	ldr	r3, [pc, #248]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003e6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e70:	60bb      	str	r3, [r7, #8]
 8003e72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e74:	2301      	movs	r3, #1
 8003e76:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003e78:	4b3b      	ldr	r3, [pc, #236]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a3a      	ldr	r2, [pc, #232]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003e7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e84:	f7fd f87c 	bl	8000f80 <HAL_GetTick>
 8003e88:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003e8a:	e009      	b.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e8c:	f7fd f878 	bl	8000f80 <HAL_GetTick>
 8003e90:	4602      	mov	r2, r0
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	d902      	bls.n	8003ea0 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	74fb      	strb	r3, [r7, #19]
        break;
 8003e9e:	e005      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ea0:	4b31      	ldr	r3, [pc, #196]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d0ef      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8003eac:	7cfb      	ldrb	r3, [r7, #19]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d15c      	bne.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003eb2:	4b2c      	ldr	r3, [pc, #176]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003eb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ebc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d01f      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003eca:	697a      	ldr	r2, [r7, #20]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d019      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ed0:	4b24      	ldr	r3, [pc, #144]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ed2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ed6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eda:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003edc:	4b21      	ldr	r3, [pc, #132]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ee2:	4a20      	ldr	r2, [pc, #128]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ee4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ee8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003eec:	4b1d      	ldr	r3, [pc, #116]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ef2:	4a1c      	ldr	r2, [pc, #112]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ef4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ef8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003efc:	4a19      	ldr	r2, [pc, #100]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d016      	beq.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f0e:	f7fd f837 	bl	8000f80 <HAL_GetTick>
 8003f12:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f14:	e00b      	b.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f16:	f7fd f833 	bl	8000f80 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	1ad3      	subs	r3, r2, r3
 8003f20:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d902      	bls.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	74fb      	strb	r3, [r7, #19]
            break;
 8003f2c:	e006      	b.n	8003f3c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003f2e:	4b0d      	ldr	r3, [pc, #52]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f34:	f003 0302 	and.w	r3, r3, #2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d0ec      	beq.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8003f3c:	7cfb      	ldrb	r3, [r7, #19]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10c      	bne.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003f42:	4b08      	ldr	r3, [pc, #32]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f48:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f52:	4904      	ldr	r1, [pc, #16]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003f5a:	e009      	b.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003f5c:	7cfb      	ldrb	r3, [r7, #19]
 8003f5e:	74bb      	strb	r3, [r7, #18]
 8003f60:	e006      	b.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003f62:	bf00      	nop
 8003f64:	40021000 	.word	0x40021000
 8003f68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f6c:	7cfb      	ldrb	r3, [r7, #19]
 8003f6e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f70:	7c7b      	ldrb	r3, [r7, #17]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d105      	bne.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f76:	4b9e      	ldr	r3, [pc, #632]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f7a:	4a9d      	ldr	r2, [pc, #628]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003f7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f80:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d00a      	beq.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003f8e:	4b98      	ldr	r3, [pc, #608]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f94:	f023 0203 	bic.w	r2, r3, #3
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f9c:	4994      	ldr	r1, [pc, #592]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0302 	and.w	r3, r3, #2
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d00a      	beq.n	8003fc6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003fb0:	4b8f      	ldr	r3, [pc, #572]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003fb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fb6:	f023 020c 	bic.w	r2, r3, #12
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fbe:	498c      	ldr	r1, [pc, #560]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0304 	and.w	r3, r3, #4
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d00a      	beq.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003fd2:	4b87      	ldr	r3, [pc, #540]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fd8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe0:	4983      	ldr	r1, [pc, #524]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0308 	and.w	r3, r3, #8
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d00a      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ff4:	4b7e      	ldr	r3, [pc, #504]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8003ff6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ffa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004002:	497b      	ldr	r1, [pc, #492]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004004:	4313      	orrs	r3, r2
 8004006:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 0310 	and.w	r3, r3, #16
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00a      	beq.n	800402c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004016:	4b76      	ldr	r3, [pc, #472]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004018:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800401c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004024:	4972      	ldr	r1, [pc, #456]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004026:	4313      	orrs	r3, r2
 8004028:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 0320 	and.w	r3, r3, #32
 8004034:	2b00      	cmp	r3, #0
 8004036:	d00a      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004038:	4b6d      	ldr	r3, [pc, #436]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800403a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800403e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004046:	496a      	ldr	r1, [pc, #424]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004048:	4313      	orrs	r3, r2
 800404a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00a      	beq.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800405a:	4b65      	ldr	r3, [pc, #404]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800405c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004060:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004068:	4961      	ldr	r1, [pc, #388]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800406a:	4313      	orrs	r3, r2
 800406c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004078:	2b00      	cmp	r3, #0
 800407a:	d00a      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800407c:	4b5c      	ldr	r3, [pc, #368]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800407e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004082:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800408a:	4959      	ldr	r1, [pc, #356]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800408c:	4313      	orrs	r3, r2
 800408e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00a      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800409e:	4b54      	ldr	r3, [pc, #336]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040a4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040ac:	4950      	ldr	r1, [pc, #320]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d00a      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80040c0:	4b4b      	ldr	r3, [pc, #300]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040c6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ce:	4948      	ldr	r1, [pc, #288]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00a      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80040e2:	4b43      	ldr	r3, [pc, #268]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040f0:	493f      	ldr	r1, [pc, #252]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d028      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004104:	4b3a      	ldr	r3, [pc, #232]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800410a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004112:	4937      	ldr	r1, [pc, #220]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004114:	4313      	orrs	r3, r2
 8004116:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800411e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004122:	d106      	bne.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004124:	4b32      	ldr	r3, [pc, #200]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	4a31      	ldr	r2, [pc, #196]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800412a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800412e:	60d3      	str	r3, [r2, #12]
 8004130:	e011      	b.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004136:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800413a:	d10c      	bne.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	3304      	adds	r3, #4
 8004140:	2101      	movs	r1, #1
 8004142:	4618      	mov	r0, r3
 8004144:	f000 f8c8 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 8004148:	4603      	mov	r3, r0
 800414a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800414c:	7cfb      	ldrb	r3, [r7, #19]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004152:	7cfb      	ldrb	r3, [r7, #19]
 8004154:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d028      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004162:	4b23      	ldr	r3, [pc, #140]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004168:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004170:	491f      	ldr	r1, [pc, #124]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004172:	4313      	orrs	r3, r2
 8004174:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800417c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004180:	d106      	bne.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004182:	4b1b      	ldr	r3, [pc, #108]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	4a1a      	ldr	r2, [pc, #104]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004188:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800418c:	60d3      	str	r3, [r2, #12]
 800418e:	e011      	b.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004194:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004198:	d10c      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	3304      	adds	r3, #4
 800419e:	2101      	movs	r1, #1
 80041a0:	4618      	mov	r0, r3
 80041a2:	f000 f899 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 80041a6:	4603      	mov	r3, r0
 80041a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80041aa:	7cfb      	ldrb	r3, [r7, #19]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d001      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80041b0:	7cfb      	ldrb	r3, [r7, #19]
 80041b2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d02b      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041c0:	4b0b      	ldr	r3, [pc, #44]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041c6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041ce:	4908      	ldr	r1, [pc, #32]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041da:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80041de:	d109      	bne.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041e0:	4b03      	ldr	r3, [pc, #12]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	4a02      	ldr	r2, [pc, #8]	; (80041f0 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80041e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80041ea:	60d3      	str	r3, [r2, #12]
 80041ec:	e014      	b.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 80041ee:	bf00      	nop
 80041f0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041f8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80041fc:	d10c      	bne.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	3304      	adds	r3, #4
 8004202:	2101      	movs	r1, #1
 8004204:	4618      	mov	r0, r3
 8004206:	f000 f867 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 800420a:	4603      	mov	r3, r0
 800420c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800420e:	7cfb      	ldrb	r3, [r7, #19]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d001      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004214:	7cfb      	ldrb	r3, [r7, #19]
 8004216:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004220:	2b00      	cmp	r3, #0
 8004222:	d02f      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004224:	4b2b      	ldr	r3, [pc, #172]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004226:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800422a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004232:	4928      	ldr	r1, [pc, #160]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004234:	4313      	orrs	r3, r2
 8004236:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800423e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004242:	d10d      	bne.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	3304      	adds	r3, #4
 8004248:	2102      	movs	r1, #2
 800424a:	4618      	mov	r0, r3
 800424c:	f000 f844 	bl	80042d8 <RCCEx_PLLSAI1_Config>
 8004250:	4603      	mov	r3, r0
 8004252:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004254:	7cfb      	ldrb	r3, [r7, #19]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d014      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 800425a:	7cfb      	ldrb	r3, [r7, #19]
 800425c:	74bb      	strb	r3, [r7, #18]
 800425e:	e011      	b.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004264:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004268:	d10c      	bne.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	3320      	adds	r3, #32
 800426e:	2102      	movs	r1, #2
 8004270:	4618      	mov	r0, r3
 8004272:	f000 f921 	bl	80044b8 <RCCEx_PLLSAI2_Config>
 8004276:	4603      	mov	r3, r0
 8004278:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800427a:	7cfb      	ldrb	r3, [r7, #19]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d001      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004280:	7cfb      	ldrb	r3, [r7, #19]
 8004282:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00a      	beq.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004290:	4b10      	ldr	r3, [pc, #64]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004296:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800429e:	490d      	ldr	r1, [pc, #52]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d00b      	beq.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80042b2:	4b08      	ldr	r3, [pc, #32]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042c2:	4904      	ldr	r1, [pc, #16]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80042ca:	7cbb      	ldrb	r3, [r7, #18]
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3718      	adds	r7, #24
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	40021000 	.word	0x40021000

080042d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042e2:	2300      	movs	r3, #0
 80042e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042e6:	4b73      	ldr	r3, [pc, #460]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	f003 0303 	and.w	r3, r3, #3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d018      	beq.n	8004324 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80042f2:	4b70      	ldr	r3, [pc, #448]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	f003 0203 	and.w	r2, r3, #3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d10d      	bne.n	800431e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
       ||
 8004306:	2b00      	cmp	r3, #0
 8004308:	d009      	beq.n	800431e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800430a:	4b6a      	ldr	r3, [pc, #424]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800430c:	68db      	ldr	r3, [r3, #12]
 800430e:	091b      	lsrs	r3, r3, #4
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	685b      	ldr	r3, [r3, #4]
       ||
 800431a:	429a      	cmp	r2, r3
 800431c:	d044      	beq.n	80043a8 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800431e:	2301      	movs	r3, #1
 8004320:	73fb      	strb	r3, [r7, #15]
 8004322:	e041      	b.n	80043a8 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2b02      	cmp	r3, #2
 800432a:	d00c      	beq.n	8004346 <RCCEx_PLLSAI1_Config+0x6e>
 800432c:	2b03      	cmp	r3, #3
 800432e:	d013      	beq.n	8004358 <RCCEx_PLLSAI1_Config+0x80>
 8004330:	2b01      	cmp	r3, #1
 8004332:	d120      	bne.n	8004376 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004334:	4b5f      	ldr	r3, [pc, #380]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d11d      	bne.n	800437c <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004344:	e01a      	b.n	800437c <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004346:	4b5b      	ldr	r3, [pc, #364]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800434e:	2b00      	cmp	r3, #0
 8004350:	d116      	bne.n	8004380 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004356:	e013      	b.n	8004380 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004358:	4b56      	ldr	r3, [pc, #344]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d10f      	bne.n	8004384 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004364:	4b53      	ldr	r3, [pc, #332]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d109      	bne.n	8004384 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004374:	e006      	b.n	8004384 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	73fb      	strb	r3, [r7, #15]
      break;
 800437a:	e004      	b.n	8004386 <RCCEx_PLLSAI1_Config+0xae>
      break;
 800437c:	bf00      	nop
 800437e:	e002      	b.n	8004386 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004380:	bf00      	nop
 8004382:	e000      	b.n	8004386 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004384:	bf00      	nop
    }

    if(status == HAL_OK)
 8004386:	7bfb      	ldrb	r3, [r7, #15]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10d      	bne.n	80043a8 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800438c:	4b49      	ldr	r3, [pc, #292]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6819      	ldr	r1, [r3, #0]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	3b01      	subs	r3, #1
 800439e:	011b      	lsls	r3, r3, #4
 80043a0:	430b      	orrs	r3, r1
 80043a2:	4944      	ldr	r1, [pc, #272]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80043a8:	7bfb      	ldrb	r3, [r7, #15]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d17d      	bne.n	80044aa <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80043ae:	4b41      	ldr	r3, [pc, #260]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a40      	ldr	r2, [pc, #256]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80043b4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80043b8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043ba:	f7fc fde1 	bl	8000f80 <HAL_GetTick>
 80043be:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043c0:	e009      	b.n	80043d6 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80043c2:	f7fc fddd 	bl	8000f80 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d902      	bls.n	80043d6 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80043d0:	2303      	movs	r3, #3
 80043d2:	73fb      	strb	r3, [r7, #15]
        break;
 80043d4:	e005      	b.n	80043e2 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80043d6:	4b37      	ldr	r3, [pc, #220]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d1ef      	bne.n	80043c2 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80043e2:	7bfb      	ldrb	r3, [r7, #15]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d160      	bne.n	80044aa <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d111      	bne.n	8004412 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80043ee:	4b31      	ldr	r3, [pc, #196]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80043f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	6892      	ldr	r2, [r2, #8]
 80043fe:	0211      	lsls	r1, r2, #8
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	68d2      	ldr	r2, [r2, #12]
 8004404:	0912      	lsrs	r2, r2, #4
 8004406:	0452      	lsls	r2, r2, #17
 8004408:	430a      	orrs	r2, r1
 800440a:	492a      	ldr	r1, [pc, #168]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800440c:	4313      	orrs	r3, r2
 800440e:	610b      	str	r3, [r1, #16]
 8004410:	e027      	b.n	8004462 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	2b01      	cmp	r3, #1
 8004416:	d112      	bne.n	800443e <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004418:	4b26      	ldr	r3, [pc, #152]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004420:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	6892      	ldr	r2, [r2, #8]
 8004428:	0211      	lsls	r1, r2, #8
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	6912      	ldr	r2, [r2, #16]
 800442e:	0852      	lsrs	r2, r2, #1
 8004430:	3a01      	subs	r2, #1
 8004432:	0552      	lsls	r2, r2, #21
 8004434:	430a      	orrs	r2, r1
 8004436:	491f      	ldr	r1, [pc, #124]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004438:	4313      	orrs	r3, r2
 800443a:	610b      	str	r3, [r1, #16]
 800443c:	e011      	b.n	8004462 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800443e:	4b1d      	ldr	r3, [pc, #116]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004446:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	6892      	ldr	r2, [r2, #8]
 800444e:	0211      	lsls	r1, r2, #8
 8004450:	687a      	ldr	r2, [r7, #4]
 8004452:	6952      	ldr	r2, [r2, #20]
 8004454:	0852      	lsrs	r2, r2, #1
 8004456:	3a01      	subs	r2, #1
 8004458:	0652      	lsls	r2, r2, #25
 800445a:	430a      	orrs	r2, r1
 800445c:	4915      	ldr	r1, [pc, #84]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800445e:	4313      	orrs	r3, r2
 8004460:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004462:	4b14      	ldr	r3, [pc, #80]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a13      	ldr	r2, [pc, #76]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004468:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800446c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800446e:	f7fc fd87 	bl	8000f80 <HAL_GetTick>
 8004472:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004474:	e009      	b.n	800448a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004476:	f7fc fd83 	bl	8000f80 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d902      	bls.n	800448a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	73fb      	strb	r3, [r7, #15]
          break;
 8004488:	e005      	b.n	8004496 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800448a:	4b0a      	ldr	r3, [pc, #40]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004492:	2b00      	cmp	r3, #0
 8004494:	d0ef      	beq.n	8004476 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004496:	7bfb      	ldrb	r3, [r7, #15]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d106      	bne.n	80044aa <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800449c:	4b05      	ldr	r3, [pc, #20]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 800449e:	691a      	ldr	r2, [r3, #16]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	699b      	ldr	r3, [r3, #24]
 80044a4:	4903      	ldr	r1, [pc, #12]	; (80044b4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80044a6:	4313      	orrs	r3, r2
 80044a8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80044aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3710      	adds	r7, #16
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	40021000 	.word	0x40021000

080044b8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80044c6:	4b68      	ldr	r3, [pc, #416]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	f003 0303 	and.w	r3, r3, #3
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d018      	beq.n	8004504 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80044d2:	4b65      	ldr	r3, [pc, #404]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	f003 0203 	and.w	r2, r3, #3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d10d      	bne.n	80044fe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
       ||
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d009      	beq.n	80044fe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80044ea:	4b5f      	ldr	r3, [pc, #380]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	091b      	lsrs	r3, r3, #4
 80044f0:	f003 0307 	and.w	r3, r3, #7
 80044f4:	1c5a      	adds	r2, r3, #1
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	685b      	ldr	r3, [r3, #4]
       ||
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d044      	beq.n	8004588 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	73fb      	strb	r3, [r7, #15]
 8004502:	e041      	b.n	8004588 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b02      	cmp	r3, #2
 800450a:	d00c      	beq.n	8004526 <RCCEx_PLLSAI2_Config+0x6e>
 800450c:	2b03      	cmp	r3, #3
 800450e:	d013      	beq.n	8004538 <RCCEx_PLLSAI2_Config+0x80>
 8004510:	2b01      	cmp	r3, #1
 8004512:	d120      	bne.n	8004556 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004514:	4b54      	ldr	r3, [pc, #336]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0302 	and.w	r3, r3, #2
 800451c:	2b00      	cmp	r3, #0
 800451e:	d11d      	bne.n	800455c <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8004520:	2301      	movs	r3, #1
 8004522:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004524:	e01a      	b.n	800455c <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004526:	4b50      	ldr	r3, [pc, #320]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800452e:	2b00      	cmp	r3, #0
 8004530:	d116      	bne.n	8004560 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004536:	e013      	b.n	8004560 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004538:	4b4b      	ldr	r3, [pc, #300]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10f      	bne.n	8004564 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004544:	4b48      	ldr	r3, [pc, #288]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d109      	bne.n	8004564 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004554:	e006      	b.n	8004564 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	73fb      	strb	r3, [r7, #15]
      break;
 800455a:	e004      	b.n	8004566 <RCCEx_PLLSAI2_Config+0xae>
      break;
 800455c:	bf00      	nop
 800455e:	e002      	b.n	8004566 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004560:	bf00      	nop
 8004562:	e000      	b.n	8004566 <RCCEx_PLLSAI2_Config+0xae>
      break;
 8004564:	bf00      	nop
    }

    if(status == HAL_OK)
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d10d      	bne.n	8004588 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800456c:	4b3e      	ldr	r3, [pc, #248]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6819      	ldr	r1, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	3b01      	subs	r3, #1
 800457e:	011b      	lsls	r3, r3, #4
 8004580:	430b      	orrs	r3, r1
 8004582:	4939      	ldr	r1, [pc, #228]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004584:	4313      	orrs	r3, r2
 8004586:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004588:	7bfb      	ldrb	r3, [r7, #15]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d167      	bne.n	800465e <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800458e:	4b36      	ldr	r3, [pc, #216]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a35      	ldr	r2, [pc, #212]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004594:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004598:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800459a:	f7fc fcf1 	bl	8000f80 <HAL_GetTick>
 800459e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045a0:	e009      	b.n	80045b6 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80045a2:	f7fc fced 	bl	8000f80 <HAL_GetTick>
 80045a6:	4602      	mov	r2, r0
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	1ad3      	subs	r3, r2, r3
 80045ac:	2b02      	cmp	r3, #2
 80045ae:	d902      	bls.n	80045b6 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	73fb      	strb	r3, [r7, #15]
        break;
 80045b4:	e005      	b.n	80045c2 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80045b6:	4b2c      	ldr	r3, [pc, #176]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d1ef      	bne.n	80045a2 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 80045c2:	7bfb      	ldrb	r3, [r7, #15]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d14a      	bne.n	800465e <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d111      	bne.n	80045f2 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045ce:	4b26      	ldr	r3, [pc, #152]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80045d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045da:	687a      	ldr	r2, [r7, #4]
 80045dc:	6892      	ldr	r2, [r2, #8]
 80045de:	0211      	lsls	r1, r2, #8
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	68d2      	ldr	r2, [r2, #12]
 80045e4:	0912      	lsrs	r2, r2, #4
 80045e6:	0452      	lsls	r2, r2, #17
 80045e8:	430a      	orrs	r2, r1
 80045ea:	491f      	ldr	r1, [pc, #124]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	614b      	str	r3, [r1, #20]
 80045f0:	e011      	b.n	8004616 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80045f2:	4b1d      	ldr	r3, [pc, #116]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 80045f4:	695b      	ldr	r3, [r3, #20]
 80045f6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80045fa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	6892      	ldr	r2, [r2, #8]
 8004602:	0211      	lsls	r1, r2, #8
 8004604:	687a      	ldr	r2, [r7, #4]
 8004606:	6912      	ldr	r2, [r2, #16]
 8004608:	0852      	lsrs	r2, r2, #1
 800460a:	3a01      	subs	r2, #1
 800460c:	0652      	lsls	r2, r2, #25
 800460e:	430a      	orrs	r2, r1
 8004610:	4915      	ldr	r1, [pc, #84]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004612:	4313      	orrs	r3, r2
 8004614:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004616:	4b14      	ldr	r3, [pc, #80]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a13      	ldr	r2, [pc, #76]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 800461c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004620:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004622:	f7fc fcad 	bl	8000f80 <HAL_GetTick>
 8004626:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004628:	e009      	b.n	800463e <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800462a:	f7fc fca9 	bl	8000f80 <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	2b02      	cmp	r3, #2
 8004636:	d902      	bls.n	800463e <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	73fb      	strb	r3, [r7, #15]
          break;
 800463c:	e005      	b.n	800464a <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800463e:	4b0a      	ldr	r3, [pc, #40]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d0ef      	beq.n	800462a <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 800464a:	7bfb      	ldrb	r3, [r7, #15]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d106      	bne.n	800465e <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004650:	4b05      	ldr	r3, [pc, #20]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004652:	695a      	ldr	r2, [r3, #20]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	695b      	ldr	r3, [r3, #20]
 8004658:	4903      	ldr	r1, [pc, #12]	; (8004668 <RCCEx_PLLSAI2_Config+0x1b0>)
 800465a:	4313      	orrs	r3, r2
 800465c:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800465e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004660:	4618      	mov	r0, r3
 8004662:	3710      	adds	r7, #16
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40021000 	.word	0x40021000

0800466c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e040      	b.n	8004700 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004682:	2b00      	cmp	r3, #0
 8004684:	d106      	bne.n	8004694 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f001 f9e2 	bl	8005a58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2224      	movs	r2, #36	; 0x24
 8004698:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 0201 	bic.w	r2, r2, #1
 80046a8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f8c0 	bl	8004830 <UART_SetConfig>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b01      	cmp	r3, #1
 80046b4:	d101      	bne.n	80046ba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e022      	b.n	8004700 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d002      	beq.n	80046c8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f000 fbfc 	bl	8004ec0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	689a      	ldr	r2, [r3, #8]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046e6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f042 0201 	orr.w	r2, r2, #1
 80046f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046f8:	6878      	ldr	r0, [r7, #4]
 80046fa:	f000 fc83 	bl	8005004 <UART_CheckIdleState>
 80046fe:	4603      	mov	r3, r0
}
 8004700:	4618      	mov	r0, r3
 8004702:	3708      	adds	r7, #8
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b08a      	sub	sp, #40	; 0x28
 800470c:	af02      	add	r7, sp, #8
 800470e:	60f8      	str	r0, [r7, #12]
 8004710:	60b9      	str	r1, [r7, #8]
 8004712:	603b      	str	r3, [r7, #0]
 8004714:	4613      	mov	r3, r2
 8004716:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800471c:	2b20      	cmp	r3, #32
 800471e:	f040 8081 	bne.w	8004824 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <HAL_UART_Transmit+0x26>
 8004728:	88fb      	ldrh	r3, [r7, #6]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e079      	b.n	8004826 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_UART_Transmit+0x38>
 800473c:	2302      	movs	r3, #2
 800473e:	e072      	b.n	8004826 <HAL_UART_Transmit+0x11e>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2221      	movs	r2, #33	; 0x21
 8004752:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8004754:	f7fc fc14 	bl	8000f80 <HAL_GetTick>
 8004758:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	88fa      	ldrh	r2, [r7, #6]
 800475e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	88fa      	ldrh	r2, [r7, #6]
 8004766:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004772:	d108      	bne.n	8004786 <HAL_UART_Transmit+0x7e>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d104      	bne.n	8004786 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 800477c:	2300      	movs	r3, #0
 800477e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	61bb      	str	r3, [r7, #24]
 8004784:	e003      	b.n	800478e <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800478a:	2300      	movs	r3, #0
 800478c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800478e:	e02d      	b.n	80047ec <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	9300      	str	r3, [sp, #0]
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	2200      	movs	r2, #0
 8004798:	2180      	movs	r1, #128	; 0x80
 800479a:	68f8      	ldr	r0, [r7, #12]
 800479c:	f000 fc77 	bl	800508e <UART_WaitOnFlagUntilTimeout>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d001      	beq.n	80047aa <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e03d      	b.n	8004826 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10b      	bne.n	80047c8 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	881a      	ldrh	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047bc:	b292      	uxth	r2, r2
 80047be:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80047c0:	69bb      	ldr	r3, [r7, #24]
 80047c2:	3302      	adds	r3, #2
 80047c4:	61bb      	str	r3, [r7, #24]
 80047c6:	e008      	b.n	80047da <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	781a      	ldrb	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	b292      	uxth	r2, r2
 80047d2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80047d4:	69fb      	ldr	r3, [r7, #28]
 80047d6:	3301      	adds	r3, #1
 80047d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1cb      	bne.n	8004790 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	9300      	str	r3, [sp, #0]
 80047fc:	697b      	ldr	r3, [r7, #20]
 80047fe:	2200      	movs	r2, #0
 8004800:	2140      	movs	r1, #64	; 0x40
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	f000 fc43 	bl	800508e <UART_WaitOnFlagUntilTimeout>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d001      	beq.n	8004812 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 800480e:	2303      	movs	r3, #3
 8004810:	e009      	b.n	8004826 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2220      	movs	r2, #32
 8004816:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	2200      	movs	r2, #0
 800481c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8004820:	2300      	movs	r3, #0
 8004822:	e000      	b.n	8004826 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004824:	2302      	movs	r3, #2
  }
}
 8004826:	4618      	mov	r0, r3
 8004828:	3720      	adds	r7, #32
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}
	...

08004830 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004830:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004834:	b088      	sub	sp, #32
 8004836:	af00      	add	r7, sp, #0
 8004838:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800483a:	2300      	movs	r3, #0
 800483c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800483e:	2300      	movs	r3, #0
 8004840:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8004842:	2300      	movs	r3, #0
 8004844:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	689a      	ldr	r2, [r3, #8]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	691b      	ldr	r3, [r3, #16]
 800484e:	431a      	orrs	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	431a      	orrs	r2, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	69db      	ldr	r3, [r3, #28]
 800485a:	4313      	orrs	r3, r2
 800485c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	4bac      	ldr	r3, [pc, #688]	; (8004b18 <UART_SetConfig+0x2e8>)
 8004866:	4013      	ands	r3, r2
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	6812      	ldr	r2, [r2, #0]
 800486c:	69f9      	ldr	r1, [r7, #28]
 800486e:	430b      	orrs	r3, r1
 8004870:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	68da      	ldr	r2, [r3, #12]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	430a      	orrs	r2, r1
 8004886:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	699b      	ldr	r3, [r3, #24]
 800488c:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4aa2      	ldr	r2, [pc, #648]	; (8004b1c <UART_SetConfig+0x2ec>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d004      	beq.n	80048a2 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a1b      	ldr	r3, [r3, #32]
 800489c:	69fa      	ldr	r2, [r7, #28]
 800489e:	4313      	orrs	r3, r2
 80048a0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	69fa      	ldr	r2, [r7, #28]
 80048b2:	430a      	orrs	r2, r1
 80048b4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a99      	ldr	r2, [pc, #612]	; (8004b20 <UART_SetConfig+0x2f0>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d121      	bne.n	8004904 <UART_SetConfig+0xd4>
 80048c0:	4b98      	ldr	r3, [pc, #608]	; (8004b24 <UART_SetConfig+0x2f4>)
 80048c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048c6:	f003 0303 	and.w	r3, r3, #3
 80048ca:	2b03      	cmp	r3, #3
 80048cc:	d816      	bhi.n	80048fc <UART_SetConfig+0xcc>
 80048ce:	a201      	add	r2, pc, #4	; (adr r2, 80048d4 <UART_SetConfig+0xa4>)
 80048d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d4:	080048e5 	.word	0x080048e5
 80048d8:	080048f1 	.word	0x080048f1
 80048dc:	080048eb 	.word	0x080048eb
 80048e0:	080048f7 	.word	0x080048f7
 80048e4:	2301      	movs	r3, #1
 80048e6:	76fb      	strb	r3, [r7, #27]
 80048e8:	e0e8      	b.n	8004abc <UART_SetConfig+0x28c>
 80048ea:	2302      	movs	r3, #2
 80048ec:	76fb      	strb	r3, [r7, #27]
 80048ee:	e0e5      	b.n	8004abc <UART_SetConfig+0x28c>
 80048f0:	2304      	movs	r3, #4
 80048f2:	76fb      	strb	r3, [r7, #27]
 80048f4:	e0e2      	b.n	8004abc <UART_SetConfig+0x28c>
 80048f6:	2308      	movs	r3, #8
 80048f8:	76fb      	strb	r3, [r7, #27]
 80048fa:	e0df      	b.n	8004abc <UART_SetConfig+0x28c>
 80048fc:	2310      	movs	r3, #16
 80048fe:	76fb      	strb	r3, [r7, #27]
 8004900:	bf00      	nop
 8004902:	e0db      	b.n	8004abc <UART_SetConfig+0x28c>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a87      	ldr	r2, [pc, #540]	; (8004b28 <UART_SetConfig+0x2f8>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d134      	bne.n	8004978 <UART_SetConfig+0x148>
 800490e:	4b85      	ldr	r3, [pc, #532]	; (8004b24 <UART_SetConfig+0x2f4>)
 8004910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004914:	f003 030c 	and.w	r3, r3, #12
 8004918:	2b0c      	cmp	r3, #12
 800491a:	d829      	bhi.n	8004970 <UART_SetConfig+0x140>
 800491c:	a201      	add	r2, pc, #4	; (adr r2, 8004924 <UART_SetConfig+0xf4>)
 800491e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004922:	bf00      	nop
 8004924:	08004959 	.word	0x08004959
 8004928:	08004971 	.word	0x08004971
 800492c:	08004971 	.word	0x08004971
 8004930:	08004971 	.word	0x08004971
 8004934:	08004965 	.word	0x08004965
 8004938:	08004971 	.word	0x08004971
 800493c:	08004971 	.word	0x08004971
 8004940:	08004971 	.word	0x08004971
 8004944:	0800495f 	.word	0x0800495f
 8004948:	08004971 	.word	0x08004971
 800494c:	08004971 	.word	0x08004971
 8004950:	08004971 	.word	0x08004971
 8004954:	0800496b 	.word	0x0800496b
 8004958:	2300      	movs	r3, #0
 800495a:	76fb      	strb	r3, [r7, #27]
 800495c:	e0ae      	b.n	8004abc <UART_SetConfig+0x28c>
 800495e:	2302      	movs	r3, #2
 8004960:	76fb      	strb	r3, [r7, #27]
 8004962:	e0ab      	b.n	8004abc <UART_SetConfig+0x28c>
 8004964:	2304      	movs	r3, #4
 8004966:	76fb      	strb	r3, [r7, #27]
 8004968:	e0a8      	b.n	8004abc <UART_SetConfig+0x28c>
 800496a:	2308      	movs	r3, #8
 800496c:	76fb      	strb	r3, [r7, #27]
 800496e:	e0a5      	b.n	8004abc <UART_SetConfig+0x28c>
 8004970:	2310      	movs	r3, #16
 8004972:	76fb      	strb	r3, [r7, #27]
 8004974:	bf00      	nop
 8004976:	e0a1      	b.n	8004abc <UART_SetConfig+0x28c>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a6b      	ldr	r2, [pc, #428]	; (8004b2c <UART_SetConfig+0x2fc>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d120      	bne.n	80049c4 <UART_SetConfig+0x194>
 8004982:	4b68      	ldr	r3, [pc, #416]	; (8004b24 <UART_SetConfig+0x2f4>)
 8004984:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004988:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800498c:	2b10      	cmp	r3, #16
 800498e:	d00f      	beq.n	80049b0 <UART_SetConfig+0x180>
 8004990:	2b10      	cmp	r3, #16
 8004992:	d802      	bhi.n	800499a <UART_SetConfig+0x16a>
 8004994:	2b00      	cmp	r3, #0
 8004996:	d005      	beq.n	80049a4 <UART_SetConfig+0x174>
 8004998:	e010      	b.n	80049bc <UART_SetConfig+0x18c>
 800499a:	2b20      	cmp	r3, #32
 800499c:	d005      	beq.n	80049aa <UART_SetConfig+0x17a>
 800499e:	2b30      	cmp	r3, #48	; 0x30
 80049a0:	d009      	beq.n	80049b6 <UART_SetConfig+0x186>
 80049a2:	e00b      	b.n	80049bc <UART_SetConfig+0x18c>
 80049a4:	2300      	movs	r3, #0
 80049a6:	76fb      	strb	r3, [r7, #27]
 80049a8:	e088      	b.n	8004abc <UART_SetConfig+0x28c>
 80049aa:	2302      	movs	r3, #2
 80049ac:	76fb      	strb	r3, [r7, #27]
 80049ae:	e085      	b.n	8004abc <UART_SetConfig+0x28c>
 80049b0:	2304      	movs	r3, #4
 80049b2:	76fb      	strb	r3, [r7, #27]
 80049b4:	e082      	b.n	8004abc <UART_SetConfig+0x28c>
 80049b6:	2308      	movs	r3, #8
 80049b8:	76fb      	strb	r3, [r7, #27]
 80049ba:	e07f      	b.n	8004abc <UART_SetConfig+0x28c>
 80049bc:	2310      	movs	r3, #16
 80049be:	76fb      	strb	r3, [r7, #27]
 80049c0:	bf00      	nop
 80049c2:	e07b      	b.n	8004abc <UART_SetConfig+0x28c>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a59      	ldr	r2, [pc, #356]	; (8004b30 <UART_SetConfig+0x300>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d120      	bne.n	8004a10 <UART_SetConfig+0x1e0>
 80049ce:	4b55      	ldr	r3, [pc, #340]	; (8004b24 <UART_SetConfig+0x2f4>)
 80049d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80049d8:	2b40      	cmp	r3, #64	; 0x40
 80049da:	d00f      	beq.n	80049fc <UART_SetConfig+0x1cc>
 80049dc:	2b40      	cmp	r3, #64	; 0x40
 80049de:	d802      	bhi.n	80049e6 <UART_SetConfig+0x1b6>
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d005      	beq.n	80049f0 <UART_SetConfig+0x1c0>
 80049e4:	e010      	b.n	8004a08 <UART_SetConfig+0x1d8>
 80049e6:	2b80      	cmp	r3, #128	; 0x80
 80049e8:	d005      	beq.n	80049f6 <UART_SetConfig+0x1c6>
 80049ea:	2bc0      	cmp	r3, #192	; 0xc0
 80049ec:	d009      	beq.n	8004a02 <UART_SetConfig+0x1d2>
 80049ee:	e00b      	b.n	8004a08 <UART_SetConfig+0x1d8>
 80049f0:	2300      	movs	r3, #0
 80049f2:	76fb      	strb	r3, [r7, #27]
 80049f4:	e062      	b.n	8004abc <UART_SetConfig+0x28c>
 80049f6:	2302      	movs	r3, #2
 80049f8:	76fb      	strb	r3, [r7, #27]
 80049fa:	e05f      	b.n	8004abc <UART_SetConfig+0x28c>
 80049fc:	2304      	movs	r3, #4
 80049fe:	76fb      	strb	r3, [r7, #27]
 8004a00:	e05c      	b.n	8004abc <UART_SetConfig+0x28c>
 8004a02:	2308      	movs	r3, #8
 8004a04:	76fb      	strb	r3, [r7, #27]
 8004a06:	e059      	b.n	8004abc <UART_SetConfig+0x28c>
 8004a08:	2310      	movs	r3, #16
 8004a0a:	76fb      	strb	r3, [r7, #27]
 8004a0c:	bf00      	nop
 8004a0e:	e055      	b.n	8004abc <UART_SetConfig+0x28c>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a47      	ldr	r2, [pc, #284]	; (8004b34 <UART_SetConfig+0x304>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d124      	bne.n	8004a64 <UART_SetConfig+0x234>
 8004a1a:	4b42      	ldr	r3, [pc, #264]	; (8004b24 <UART_SetConfig+0x2f4>)
 8004a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a28:	d012      	beq.n	8004a50 <UART_SetConfig+0x220>
 8004a2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a2e:	d802      	bhi.n	8004a36 <UART_SetConfig+0x206>
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d007      	beq.n	8004a44 <UART_SetConfig+0x214>
 8004a34:	e012      	b.n	8004a5c <UART_SetConfig+0x22c>
 8004a36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a3a:	d006      	beq.n	8004a4a <UART_SetConfig+0x21a>
 8004a3c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a40:	d009      	beq.n	8004a56 <UART_SetConfig+0x226>
 8004a42:	e00b      	b.n	8004a5c <UART_SetConfig+0x22c>
 8004a44:	2300      	movs	r3, #0
 8004a46:	76fb      	strb	r3, [r7, #27]
 8004a48:	e038      	b.n	8004abc <UART_SetConfig+0x28c>
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	76fb      	strb	r3, [r7, #27]
 8004a4e:	e035      	b.n	8004abc <UART_SetConfig+0x28c>
 8004a50:	2304      	movs	r3, #4
 8004a52:	76fb      	strb	r3, [r7, #27]
 8004a54:	e032      	b.n	8004abc <UART_SetConfig+0x28c>
 8004a56:	2308      	movs	r3, #8
 8004a58:	76fb      	strb	r3, [r7, #27]
 8004a5a:	e02f      	b.n	8004abc <UART_SetConfig+0x28c>
 8004a5c:	2310      	movs	r3, #16
 8004a5e:	76fb      	strb	r3, [r7, #27]
 8004a60:	bf00      	nop
 8004a62:	e02b      	b.n	8004abc <UART_SetConfig+0x28c>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a2c      	ldr	r2, [pc, #176]	; (8004b1c <UART_SetConfig+0x2ec>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d124      	bne.n	8004ab8 <UART_SetConfig+0x288>
 8004a6e:	4b2d      	ldr	r3, [pc, #180]	; (8004b24 <UART_SetConfig+0x2f4>)
 8004a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a74:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004a78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a7c:	d012      	beq.n	8004aa4 <UART_SetConfig+0x274>
 8004a7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a82:	d802      	bhi.n	8004a8a <UART_SetConfig+0x25a>
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d007      	beq.n	8004a98 <UART_SetConfig+0x268>
 8004a88:	e012      	b.n	8004ab0 <UART_SetConfig+0x280>
 8004a8a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a8e:	d006      	beq.n	8004a9e <UART_SetConfig+0x26e>
 8004a90:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004a94:	d009      	beq.n	8004aaa <UART_SetConfig+0x27a>
 8004a96:	e00b      	b.n	8004ab0 <UART_SetConfig+0x280>
 8004a98:	2300      	movs	r3, #0
 8004a9a:	76fb      	strb	r3, [r7, #27]
 8004a9c:	e00e      	b.n	8004abc <UART_SetConfig+0x28c>
 8004a9e:	2302      	movs	r3, #2
 8004aa0:	76fb      	strb	r3, [r7, #27]
 8004aa2:	e00b      	b.n	8004abc <UART_SetConfig+0x28c>
 8004aa4:	2304      	movs	r3, #4
 8004aa6:	76fb      	strb	r3, [r7, #27]
 8004aa8:	e008      	b.n	8004abc <UART_SetConfig+0x28c>
 8004aaa:	2308      	movs	r3, #8
 8004aac:	76fb      	strb	r3, [r7, #27]
 8004aae:	e005      	b.n	8004abc <UART_SetConfig+0x28c>
 8004ab0:	2310      	movs	r3, #16
 8004ab2:	76fb      	strb	r3, [r7, #27]
 8004ab4:	bf00      	nop
 8004ab6:	e001      	b.n	8004abc <UART_SetConfig+0x28c>
 8004ab8:	2310      	movs	r3, #16
 8004aba:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a16      	ldr	r2, [pc, #88]	; (8004b1c <UART_SetConfig+0x2ec>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	f040 80fa 	bne.w	8004cbc <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ac8:	7efb      	ldrb	r3, [r7, #27]
 8004aca:	2b08      	cmp	r3, #8
 8004acc:	d836      	bhi.n	8004b3c <UART_SetConfig+0x30c>
 8004ace:	a201      	add	r2, pc, #4	; (adr r2, 8004ad4 <UART_SetConfig+0x2a4>)
 8004ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad4:	08004af9 	.word	0x08004af9
 8004ad8:	08004b3d 	.word	0x08004b3d
 8004adc:	08004b01 	.word	0x08004b01
 8004ae0:	08004b3d 	.word	0x08004b3d
 8004ae4:	08004b07 	.word	0x08004b07
 8004ae8:	08004b3d 	.word	0x08004b3d
 8004aec:	08004b3d 	.word	0x08004b3d
 8004af0:	08004b3d 	.word	0x08004b3d
 8004af4:	08004b0f 	.word	0x08004b0f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8004af8:	f7ff f87c 	bl	8003bf4 <HAL_RCC_GetPCLK1Freq>
 8004afc:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004afe:	e020      	b.n	8004b42 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8004b00:	4b0d      	ldr	r3, [pc, #52]	; (8004b38 <UART_SetConfig+0x308>)
 8004b02:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004b04:	e01d      	b.n	8004b42 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8004b06:	f7fe ffdf 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 8004b0a:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004b0c:	e019      	b.n	8004b42 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8004b0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b12:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004b14:	e015      	b.n	8004b42 <UART_SetConfig+0x312>
 8004b16:	bf00      	nop
 8004b18:	efff69f3 	.word	0xefff69f3
 8004b1c:	40008000 	.word	0x40008000
 8004b20:	40013800 	.word	0x40013800
 8004b24:	40021000 	.word	0x40021000
 8004b28:	40004400 	.word	0x40004400
 8004b2c:	40004800 	.word	0x40004800
 8004b30:	40004c00 	.word	0x40004c00
 8004b34:	40005000 	.word	0x40005000
 8004b38:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	74fb      	strb	r3, [r7, #19]
        break;
 8004b40:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f000 81ac 	beq.w	8004ea2 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	685a      	ldr	r2, [r3, #4]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	005b      	lsls	r3, r3, #1
 8004b52:	4413      	add	r3, r2
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d305      	bcc.n	8004b66 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d902      	bls.n	8004b6c <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	74fb      	strb	r3, [r7, #19]
 8004b6a:	e19a      	b.n	8004ea2 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8004b6c:	7efb      	ldrb	r3, [r7, #27]
 8004b6e:	2b08      	cmp	r3, #8
 8004b70:	f200 8091 	bhi.w	8004c96 <UART_SetConfig+0x466>
 8004b74:	a201      	add	r2, pc, #4	; (adr r2, 8004b7c <UART_SetConfig+0x34c>)
 8004b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b7a:	bf00      	nop
 8004b7c:	08004ba1 	.word	0x08004ba1
 8004b80:	08004c97 	.word	0x08004c97
 8004b84:	08004bed 	.word	0x08004bed
 8004b88:	08004c97 	.word	0x08004c97
 8004b8c:	08004c21 	.word	0x08004c21
 8004b90:	08004c97 	.word	0x08004c97
 8004b94:	08004c97 	.word	0x08004c97
 8004b98:	08004c97 	.word	0x08004c97
 8004b9c:	08004c6d 	.word	0x08004c6d
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004ba0:	f7ff f828 	bl	8003bf4 <HAL_RCC_GetPCLK1Freq>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	f04f 0200 	mov.w	r2, #0
 8004bac:	f04f 0300 	mov.w	r3, #0
 8004bb0:	f04f 0400 	mov.w	r4, #0
 8004bb4:	0214      	lsls	r4, r2, #8
 8004bb6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004bba:	020b      	lsls	r3, r1, #8
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	6852      	ldr	r2, [r2, #4]
 8004bc0:	0852      	lsrs	r2, r2, #1
 8004bc2:	4611      	mov	r1, r2
 8004bc4:	f04f 0200 	mov.w	r2, #0
 8004bc8:	eb13 0b01 	adds.w	fp, r3, r1
 8004bcc:	eb44 0c02 	adc.w	ip, r4, r2
 8004bd0:	4658      	mov	r0, fp
 8004bd2:	4661      	mov	r1, ip
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f04f 0400 	mov.w	r4, #0
 8004bdc:	461a      	mov	r2, r3
 8004bde:	4623      	mov	r3, r4
 8004be0:	f7fb ffe2 	bl	8000ba8 <__aeabi_uldivmod>
 8004be4:	4603      	mov	r3, r0
 8004be6:	460c      	mov	r4, r1
 8004be8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004bea:	e057      	b.n	8004c9c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	085b      	lsrs	r3, r3, #1
 8004bf2:	f04f 0400 	mov.w	r4, #0
 8004bf6:	49b1      	ldr	r1, [pc, #708]	; (8004ebc <UART_SetConfig+0x68c>)
 8004bf8:	f04f 0200 	mov.w	r2, #0
 8004bfc:	eb13 0b01 	adds.w	fp, r3, r1
 8004c00:	eb44 0c02 	adc.w	ip, r4, r2
 8004c04:	4658      	mov	r0, fp
 8004c06:	4661      	mov	r1, ip
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f04f 0400 	mov.w	r4, #0
 8004c10:	461a      	mov	r2, r3
 8004c12:	4623      	mov	r3, r4
 8004c14:	f7fb ffc8 	bl	8000ba8 <__aeabi_uldivmod>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	460c      	mov	r4, r1
 8004c1c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004c1e:	e03d      	b.n	8004c9c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004c20:	f7fe ff52 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 8004c24:	4603      	mov	r3, r0
 8004c26:	4619      	mov	r1, r3
 8004c28:	f04f 0200 	mov.w	r2, #0
 8004c2c:	f04f 0300 	mov.w	r3, #0
 8004c30:	f04f 0400 	mov.w	r4, #0
 8004c34:	0214      	lsls	r4, r2, #8
 8004c36:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004c3a:	020b      	lsls	r3, r1, #8
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	6852      	ldr	r2, [r2, #4]
 8004c40:	0852      	lsrs	r2, r2, #1
 8004c42:	4611      	mov	r1, r2
 8004c44:	f04f 0200 	mov.w	r2, #0
 8004c48:	eb13 0b01 	adds.w	fp, r3, r1
 8004c4c:	eb44 0c02 	adc.w	ip, r4, r2
 8004c50:	4658      	mov	r0, fp
 8004c52:	4661      	mov	r1, ip
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f04f 0400 	mov.w	r4, #0
 8004c5c:	461a      	mov	r2, r3
 8004c5e:	4623      	mov	r3, r4
 8004c60:	f7fb ffa2 	bl	8000ba8 <__aeabi_uldivmod>
 8004c64:	4603      	mov	r3, r0
 8004c66:	460c      	mov	r4, r1
 8004c68:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004c6a:	e017      	b.n	8004c9c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	085b      	lsrs	r3, r3, #1
 8004c72:	f04f 0400 	mov.w	r4, #0
 8004c76:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8004c7a:	f144 0100 	adc.w	r1, r4, #0
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f04f 0400 	mov.w	r4, #0
 8004c86:	461a      	mov	r2, r3
 8004c88:	4623      	mov	r3, r4
 8004c8a:	f7fb ff8d 	bl	8000ba8 <__aeabi_uldivmod>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	460c      	mov	r4, r1
 8004c92:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004c94:	e002      	b.n	8004c9c <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	74fb      	strb	r3, [r7, #19]
            break;
 8004c9a:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ca2:	d308      	bcc.n	8004cb6 <UART_SetConfig+0x486>
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004caa:	d204      	bcs.n	8004cb6 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	697a      	ldr	r2, [r7, #20]
 8004cb2:	60da      	str	r2, [r3, #12]
 8004cb4:	e0f5      	b.n	8004ea2 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	74fb      	strb	r3, [r7, #19]
 8004cba:	e0f2      	b.n	8004ea2 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	69db      	ldr	r3, [r3, #28]
 8004cc0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cc4:	d17f      	bne.n	8004dc6 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8004cc6:	7efb      	ldrb	r3, [r7, #27]
 8004cc8:	2b08      	cmp	r3, #8
 8004cca:	d85c      	bhi.n	8004d86 <UART_SetConfig+0x556>
 8004ccc:	a201      	add	r2, pc, #4	; (adr r2, 8004cd4 <UART_SetConfig+0x4a4>)
 8004cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd2:	bf00      	nop
 8004cd4:	08004cf9 	.word	0x08004cf9
 8004cd8:	08004d17 	.word	0x08004d17
 8004cdc:	08004d35 	.word	0x08004d35
 8004ce0:	08004d87 	.word	0x08004d87
 8004ce4:	08004d51 	.word	0x08004d51
 8004ce8:	08004d87 	.word	0x08004d87
 8004cec:	08004d87 	.word	0x08004d87
 8004cf0:	08004d87 	.word	0x08004d87
 8004cf4:	08004d6f 	.word	0x08004d6f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004cf8:	f7fe ff7c 	bl	8003bf4 <HAL_RCC_GetPCLK1Freq>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	005a      	lsls	r2, r3, #1
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	085b      	lsrs	r3, r3, #1
 8004d06:	441a      	add	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d14:	e03a      	b.n	8004d8c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004d16:	f7fe ff83 	bl	8003c20 <HAL_RCC_GetPCLK2Freq>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	005a      	lsls	r2, r3, #1
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	085b      	lsrs	r3, r3, #1
 8004d24:	441a      	add	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d32:	e02b      	b.n	8004d8c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	085b      	lsrs	r3, r3, #1
 8004d3a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8004d3e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6852      	ldr	r2, [r2, #4]
 8004d46:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d4e:	e01d      	b.n	8004d8c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004d50:	f7fe feba 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 8004d54:	4603      	mov	r3, r0
 8004d56:	005a      	lsls	r2, r3, #1
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	085b      	lsrs	r3, r3, #1
 8004d5e:	441a      	add	r2, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d6c:	e00e      	b.n	8004d8c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	085b      	lsrs	r3, r3, #1
 8004d74:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d84:	e002      	b.n	8004d8c <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	74fb      	strb	r3, [r7, #19]
        break;
 8004d8a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	2b0f      	cmp	r3, #15
 8004d90:	d916      	bls.n	8004dc0 <UART_SetConfig+0x590>
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d98:	d212      	bcs.n	8004dc0 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	f023 030f 	bic.w	r3, r3, #15
 8004da2:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	085b      	lsrs	r3, r3, #1
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	f003 0307 	and.w	r3, r3, #7
 8004dae:	b29a      	uxth	r2, r3
 8004db0:	897b      	ldrh	r3, [r7, #10]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	897a      	ldrh	r2, [r7, #10]
 8004dbc:	60da      	str	r2, [r3, #12]
 8004dbe:	e070      	b.n	8004ea2 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	74fb      	strb	r3, [r7, #19]
 8004dc4:	e06d      	b.n	8004ea2 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8004dc6:	7efb      	ldrb	r3, [r7, #27]
 8004dc8:	2b08      	cmp	r3, #8
 8004dca:	d859      	bhi.n	8004e80 <UART_SetConfig+0x650>
 8004dcc:	a201      	add	r2, pc, #4	; (adr r2, 8004dd4 <UART_SetConfig+0x5a4>)
 8004dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd2:	bf00      	nop
 8004dd4:	08004df9 	.word	0x08004df9
 8004dd8:	08004e15 	.word	0x08004e15
 8004ddc:	08004e31 	.word	0x08004e31
 8004de0:	08004e81 	.word	0x08004e81
 8004de4:	08004e4d 	.word	0x08004e4d
 8004de8:	08004e81 	.word	0x08004e81
 8004dec:	08004e81 	.word	0x08004e81
 8004df0:	08004e81 	.word	0x08004e81
 8004df4:	08004e69 	.word	0x08004e69
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004df8:	f7fe fefc 	bl	8003bf4 <HAL_RCC_GetPCLK1Freq>
 8004dfc:	4602      	mov	r2, r0
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	085b      	lsrs	r3, r3, #1
 8004e04:	441a      	add	r2, r3
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e12:	e038      	b.n	8004e86 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004e14:	f7fe ff04 	bl	8003c20 <HAL_RCC_GetPCLK2Freq>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	085b      	lsrs	r3, r3, #1
 8004e20:	441a      	add	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e2e:	e02a      	b.n	8004e86 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	085b      	lsrs	r3, r3, #1
 8004e36:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004e3a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	6852      	ldr	r2, [r2, #4]
 8004e42:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e4a:	e01c      	b.n	8004e86 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004e4c:	f7fe fe3c 	bl	8003ac8 <HAL_RCC_GetSysClockFreq>
 8004e50:	4602      	mov	r2, r0
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	085b      	lsrs	r3, r3, #1
 8004e58:	441a      	add	r2, r3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e66:	e00e      	b.n	8004e86 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	085b      	lsrs	r3, r3, #1
 8004e6e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e7e:	e002      	b.n	8004e86 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	74fb      	strb	r3, [r7, #19]
        break;
 8004e84:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e86:	697b      	ldr	r3, [r7, #20]
 8004e88:	2b0f      	cmp	r3, #15
 8004e8a:	d908      	bls.n	8004e9e <UART_SetConfig+0x66e>
 8004e8c:	697b      	ldr	r3, [r7, #20]
 8004e8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e92:	d204      	bcs.n	8004e9e <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	697a      	ldr	r2, [r7, #20]
 8004e9a:	60da      	str	r2, [r3, #12]
 8004e9c:	e001      	b.n	8004ea2 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004eae:	7cfb      	ldrb	r3, [r7, #19]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3720      	adds	r7, #32
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8004eba:	bf00      	nop
 8004ebc:	f4240000 	.word	0xf4240000

08004ec0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b083      	sub	sp, #12
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ecc:	f003 0301 	and.w	r3, r3, #1
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00a      	beq.n	8004eea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	430a      	orrs	r2, r1
 8004ee8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00a      	beq.n	8004f0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	685b      	ldr	r3, [r3, #4]
 8004efc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	430a      	orrs	r2, r1
 8004f0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f10:	f003 0304 	and.w	r3, r3, #4
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d00a      	beq.n	8004f2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	430a      	orrs	r2, r1
 8004f2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f32:	f003 0308 	and.w	r3, r3, #8
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d00a      	beq.n	8004f50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	430a      	orrs	r2, r1
 8004f4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f54:	f003 0310 	and.w	r3, r3, #16
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00a      	beq.n	8004f72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	430a      	orrs	r2, r1
 8004f70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f76:	f003 0320 	and.w	r3, r3, #32
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00a      	beq.n	8004f94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	430a      	orrs	r2, r1
 8004f92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d01a      	beq.n	8004fd6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	430a      	orrs	r2, r1
 8004fb4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fbe:	d10a      	bne.n	8004fd6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	430a      	orrs	r2, r1
 8004fd4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d00a      	beq.n	8004ff8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	430a      	orrs	r2, r1
 8004ff6:	605a      	str	r2, [r3, #4]
  }
}
 8004ff8:	bf00      	nop
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b086      	sub	sp, #24
 8005008:	af02      	add	r7, sp, #8
 800500a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005012:	f7fb ffb5 	bl	8000f80 <HAL_GetTick>
 8005016:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0308 	and.w	r3, r3, #8
 8005022:	2b08      	cmp	r3, #8
 8005024:	d10e      	bne.n	8005044 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005026:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800502a:	9300      	str	r3, [sp, #0]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f000 f82a 	bl	800508e <UART_WaitOnFlagUntilTimeout>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d001      	beq.n	8005044 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005040:	2303      	movs	r3, #3
 8005042:	e020      	b.n	8005086 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0304 	and.w	r3, r3, #4
 800504e:	2b04      	cmp	r3, #4
 8005050:	d10e      	bne.n	8005070 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005052:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005056:	9300      	str	r3, [sp, #0]
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f000 f814 	bl	800508e <UART_WaitOnFlagUntilTimeout>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d001      	beq.n	8005070 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e00a      	b.n	8005086 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2220      	movs	r2, #32
 8005074:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2220      	movs	r2, #32
 800507a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b084      	sub	sp, #16
 8005092:	af00      	add	r7, sp, #0
 8005094:	60f8      	str	r0, [r7, #12]
 8005096:	60b9      	str	r1, [r7, #8]
 8005098:	603b      	str	r3, [r7, #0]
 800509a:	4613      	mov	r3, r2
 800509c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800509e:	e02a      	b.n	80050f6 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a6:	d026      	beq.n	80050f6 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050a8:	f7fb ff6a 	bl	8000f80 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	69ba      	ldr	r2, [r7, #24]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d302      	bcc.n	80050be <UART_WaitOnFlagUntilTimeout+0x30>
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d11b      	bne.n	80050f6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681a      	ldr	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80050cc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	689a      	ldr	r2, [r3, #8]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f022 0201 	bic.w	r2, r2, #1
 80050dc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2220      	movs	r2, #32
 80050e2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2220      	movs	r2, #32
 80050e8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80050f2:	2303      	movs	r3, #3
 80050f4:	e00f      	b.n	8005116 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	69da      	ldr	r2, [r3, #28]
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	4013      	ands	r3, r2
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	429a      	cmp	r2, r3
 8005104:	bf0c      	ite	eq
 8005106:	2301      	moveq	r3, #1
 8005108:	2300      	movne	r3, #0
 800510a:	b2db      	uxtb	r3, r3
 800510c:	461a      	mov	r2, r3
 800510e:	79fb      	ldrb	r3, [r7, #7]
 8005110:	429a      	cmp	r2, r3
 8005112:	d0c5      	beq.n	80050a0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005114:	2300      	movs	r3, #0
}
 8005116:	4618      	mov	r0, r3
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <generateTXHeader>:
 */

#include "can.h"

CAN_TxHeaderTypeDef generateTXHeader(uint32_t StdId, uint32_t ExtId, uint32_t IDE, uint32_t RTR,
		uint32_t DLC, FunctionalState TimeTransmit) {
 800511e:	b4b0      	push	{r4, r5, r7}
 8005120:	b08b      	sub	sp, #44	; 0x2c
 8005122:	af00      	add	r7, sp, #0
 8005124:	60f8      	str	r0, [r7, #12]
 8005126:	60b9      	str	r1, [r7, #8]
 8005128:	607a      	str	r2, [r7, #4]
 800512a:	603b      	str	r3, [r7, #0]
	CAN_TxHeaderTypeDef txHeader;
	txHeader.StdId = StdId;
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	613b      	str	r3, [r7, #16]
	txHeader.ExtId = ExtId;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	617b      	str	r3, [r7, #20]
	txHeader.IDE = IDE;
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	61bb      	str	r3, [r7, #24]
	txHeader.RTR = RTR;
 8005138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800513a:	61fb      	str	r3, [r7, #28]
	txHeader.DLC = DLC;
 800513c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800513e:	623b      	str	r3, [r7, #32]
	txHeader.TransmitGlobalTime = DISABLE;
 8005140:	2300      	movs	r3, #0
 8005142:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	return txHeader;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	461d      	mov	r5, r3
 800514a:	f107 0410 	add.w	r4, r7, #16
 800514e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005150:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005152:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005156:	e885 0003 	stmia.w	r5, {r0, r1}
}
 800515a:	68f8      	ldr	r0, [r7, #12]
 800515c:	372c      	adds	r7, #44	; 0x2c
 800515e:	46bd      	mov	sp, r7
 8005160:	bcb0      	pop	{r4, r5, r7}
 8005162:	4770      	bx	lr

08005164 <writeToCAN>:

/**
 * Writes to the CAN Transmit Line and returns the amount of data written (approximately)
 *
 */
int writeToCAN(CAN_HandleTypeDef *hcan, uint8_t *data, uint8_t dataSize) {
 8005164:	b580      	push	{r7, lr}
 8005166:	b092      	sub	sp, #72	; 0x48
 8005168:	af04      	add	r7, sp, #16
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	60b9      	str	r1, [r7, #8]
 800516e:	4613      	mov	r3, r2
 8005170:	71fb      	strb	r3, [r7, #7]
	HAL_CAN_Start(hcan);
 8005172:	68f8      	ldr	r0, [r7, #12]
 8005174:	f7fd fa49 	bl	800260a <HAL_CAN_Start>
	CAN_TxHeaderTypeDef txHeader = generateTXHeader(CAN_ID, CAN_EXT_ID,
 8005178:	79fb      	ldrb	r3, [r7, #7]
 800517a:	f107 0018 	add.w	r0, r7, #24
 800517e:	2200      	movs	r2, #0
 8005180:	9202      	str	r2, [sp, #8]
 8005182:	9301      	str	r3, [sp, #4]
 8005184:	2300      	movs	r3, #0
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	2300      	movs	r3, #0
 800518a:	2200      	movs	r2, #0
 800518c:	f240 1123 	movw	r1, #291	; 0x123
 8005190:	f7ff ffc5 	bl	800511e <generateTXHeader>
	CAN_IS_EXT, CAN_RTR_DATA, dataSize, DISABLE);
	uint32_t mailbox = CAN_TX_MAILBOX0;
 8005194:	2301      	movs	r3, #1
 8005196:	617b      	str	r3, [r7, #20]

	if (HAL_CAN_AddTxMessage(hcan, &txHeader, data, &mailbox) != HAL_OK) {
 8005198:	f107 0314 	add.w	r3, r7, #20
 800519c:	f107 0118 	add.w	r1, r7, #24
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f7fd fa75 	bl	8002692 <HAL_CAN_AddTxMessage>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d002      	beq.n	80051b4 <writeToCAN+0x50>
		return -1;
 80051ae:	f04f 33ff 	mov.w	r3, #4294967295
 80051b2:	e011      	b.n	80051d8 <writeToCAN+0x74>
	}
	int i = 0;
 80051b4:	2300      	movs	r3, #0
 80051b6:	637b      	str	r3, [r7, #52]	; 0x34
	while (HAL_CAN_IsTxMessagePending(hcan, mailbox)){
 80051b8:	e005      	b.n	80051c6 <writeToCAN+0x62>
		HAL_CAN_StateTypeDef state = HAL_CAN_GetState(hcan);
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f7fd fc7b 	bl	8002ab6 <HAL_CAN_GetState>
 80051c0:	4603      	mov	r3, r0
 80051c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	while (HAL_CAN_IsTxMessagePending(hcan, mailbox)){
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	4619      	mov	r1, r3
 80051ca:	68f8      	ldr	r0, [r7, #12]
 80051cc:	f7fd fb3c 	bl	8002848 <HAL_CAN_IsTxMessagePending>
 80051d0:	4603      	mov	r3, r0
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1f1      	bne.n	80051ba <writeToCAN+0x56>
	}
	return dataSize;
 80051d6:	79fb      	ldrb	r3, [r7, #7]
}
 80051d8:	4618      	mov	r0, r3
 80051da:	3738      	adds	r7, #56	; 0x38
 80051dc:	46bd      	mov	sp, r7
 80051de:	bd80      	pop	{r7, pc}

080051e0 <readCAN>:

int readCAN(CAN_HandleTypeDef *hcan, uint8_t *data, CAN_RxHeaderTypeDef *rxHeader) {
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	607a      	str	r2, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, rxHeader, data) != HAL_OK) {
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	2100      	movs	r1, #0
 80051f2:	68f8      	ldr	r0, [r7, #12]
 80051f4:	f7fd fb4c 	bl	8002890 <HAL_CAN_GetRxMessage>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d002      	beq.n	8005204 <readCAN+0x24>
		return -1;
 80051fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005202:	e001      	b.n	8005208 <readCAN+0x28>
	}
	return rxHeader->DLC;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	691b      	ldr	r3, [r3, #16]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3710      	adds	r7, #16
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <__io_putchar>:
static void MX_CAN1_Init(void);
static void MX_USART2_UART_Init(void);
static void MX_ADC1_Init(void);
int determineDigit(void);
/* USER CODE BEGIN PFP */
int __io_putchar(int ch) {
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
	uint8_t c[1];
	c[0] = ch & 0x00FF;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	b2db      	uxtb	r3, r3
 800521c:	733b      	strb	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, &*c, 1, 10);
 800521e:	f107 010c 	add.w	r1, r7, #12
 8005222:	230a      	movs	r3, #10
 8005224:	2201      	movs	r2, #1
 8005226:	4804      	ldr	r0, [pc, #16]	; (8005238 <__io_putchar+0x28>)
 8005228:	f7ff fa6e 	bl	8004708 <HAL_UART_Transmit>
	return ch;
 800522c:	687b      	ldr	r3, [r7, #4]
}
 800522e:	4618      	mov	r0, r3
 8005230:	3710      	adds	r7, #16
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	2000028c 	.word	0x2000028c

0800523c <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	4603      	mov	r3, r0
 8005244:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_13) {
 8005246:	88fb      	ldrh	r3, [r7, #6]
 8005248:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800524c:	d126      	bne.n	800529c <HAL_GPIO_EXTI_Callback+0x60>
		if ((currentTick - lastTickTime) > 200 && getState() == READ_DIGIT) {
 800524e:	4b15      	ldr	r3, [pc, #84]	; (80052a4 <HAL_GPIO_EXTI_Callback+0x68>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a15      	ldr	r2, [pc, #84]	; (80052a8 <HAL_GPIO_EXTI_Callback+0x6c>)
 8005254:	8812      	ldrh	r2, [r2, #0]
 8005256:	1a9b      	subs	r3, r3, r2
 8005258:	2bc8      	cmp	r3, #200	; 0xc8
 800525a:	d91f      	bls.n	800529c <HAL_GPIO_EXTI_Callback+0x60>
 800525c:	f000 fb00 	bl	8005860 <getState>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d11a      	bne.n	800529c <HAL_GPIO_EXTI_Callback+0x60>
			int currentDigit = determineDigit();
 8005266:	f000 f825 	bl	80052b4 <determineDigit>
 800526a:	60f8      	str	r0, [r7, #12]
			adcDigit[(arrayIndex++) % 4] = currentDigit;
 800526c:	4b0f      	ldr	r3, [pc, #60]	; (80052ac <HAL_GPIO_EXTI_Callback+0x70>)
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	1c5a      	adds	r2, r3, #1
 8005272:	490e      	ldr	r1, [pc, #56]	; (80052ac <HAL_GPIO_EXTI_Callback+0x70>)
 8005274:	600a      	str	r2, [r1, #0]
 8005276:	425a      	negs	r2, r3
 8005278:	f003 0303 	and.w	r3, r3, #3
 800527c:	f002 0203 	and.w	r2, r2, #3
 8005280:	bf58      	it	pl
 8005282:	4253      	negpl	r3, r2
 8005284:	68fa      	ldr	r2, [r7, #12]
 8005286:	b2d1      	uxtb	r1, r2
 8005288:	4a09      	ldr	r2, [pc, #36]	; (80052b0 <HAL_GPIO_EXTI_Callback+0x74>)
 800528a:	54d1      	strb	r1, [r2, r3]
			nextState(DIGIT_READ);
 800528c:	2000      	movs	r0, #0
 800528e:	f000 faf3 	bl	8005878 <nextState>
			lastTickTime = currentTick;
 8005292:	4b04      	ldr	r3, [pc, #16]	; (80052a4 <HAL_GPIO_EXTI_Callback+0x68>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	b29a      	uxth	r2, r3
 8005298:	4b03      	ldr	r3, [pc, #12]	; (80052a8 <HAL_GPIO_EXTI_Callback+0x6c>)
 800529a:	801a      	strh	r2, [r3, #0]
		}
	}
}
 800529c:	bf00      	nop
 800529e:	3710      	adds	r7, #16
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	20000338 	.word	0x20000338
 80052a8:	200001fc 	.word	0x200001fc
 80052ac:	20000208 	.word	0x20000208
 80052b0:	20000288 	.word	0x20000288

080052b4 <determineDigit>:

int determineDigit(void) {
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0
	return (((float) adcValue / (float) maxADC) * 4) + 1;
 80052b8:	4b0f      	ldr	r3, [pc, #60]	; (80052f8 <determineDigit+0x44>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	ee07 3a90 	vmov	s15, r3
 80052c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052c4:	4b0d      	ldr	r3, [pc, #52]	; (80052fc <determineDigit+0x48>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	ee07 3a90 	vmov	s15, r3
 80052cc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80052d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052d4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80052d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80052dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80052e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80052e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80052e8:	ee17 3a90 	vmov	r3, s15
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	46bd      	mov	sp, r7
 80052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f4:	4770      	bx	lr
 80052f6:	bf00      	nop
 80052f8:	20000334 	.word	0x20000334
 80052fc:	20000008 	.word	0x20000008

08005300 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8005300:	b580      	push	{r7, lr}
 8005302:	b08a      	sub	sp, #40	; 0x28
 8005304:	af02      	add	r7, sp, #8
	/* USER CODE BEGIN 1 */
	state = READ_DIGIT;
 8005306:	4b44      	ldr	r3, [pc, #272]	; (8005418 <main+0x118>)
 8005308:	2200      	movs	r2, #0
 800530a:	701a      	strb	r2, [r3, #0]
	digitsRead = 0;
 800530c:	4b43      	ldr	r3, [pc, #268]	; (800541c <main+0x11c>)
 800530e:	2200      	movs	r2, #0
 8005310:	601a      	str	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8005312:	f7fb fdc9 	bl	8000ea8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8005316:	f000 f899 	bl	800544c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800531a:	f000 fa1d 	bl	8005758 <MX_GPIO_Init>
	MX_CAN1_Init();
 800531e:	f000 f995 	bl	800564c <MX_CAN1_Init>
	MX_USART2_UART_Init();
 8005322:	f000 f9e9 	bl	80056f8 <MX_USART2_UART_Init>
	MX_ADC1_Init();
 8005326:	f000 f919 	bl	800555c <MX_ADC1_Init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		/* USER CODE BEGIN 3 */
		currentTick = HAL_GetTick();
 800532a:	f7fb fe29 	bl	8000f80 <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	4b3b      	ldr	r3, [pc, #236]	; (8005420 <main+0x120>)
 8005332:	601a      	str	r2, [r3, #0]
		switch (getState()) {
 8005334:	f000 fa94 	bl	8005860 <getState>
 8005338:	4603      	mov	r3, r0
 800533a:	2b03      	cmp	r3, #3
 800533c:	d868      	bhi.n	8005410 <main+0x110>
 800533e:	a201      	add	r2, pc, #4	; (adr r2, 8005344 <main+0x44>)
 8005340:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005344:	08005355 	.word	0x08005355
 8005348:	0800538b 	.word	0x0800538b
 800534c:	080053d7 	.word	0x080053d7
 8005350:	08005409 	.word	0x08005409
		case READ_DIGIT: {
			HAL_StatusTypeDef start = HAL_ADC_Start(&hadc1);
 8005354:	4833      	ldr	r0, [pc, #204]	; (8005424 <main+0x124>)
 8005356:	f7fc f96b 	bl	8001630 <HAL_ADC_Start>
 800535a:	4603      	mov	r3, r0
 800535c:	77bb      	strb	r3, [r7, #30]
			HAL_StatusTypeDef poll = HAL_ADC_PollForConversion(&hadc1, 100);
 800535e:	2164      	movs	r1, #100	; 0x64
 8005360:	4830      	ldr	r0, [pc, #192]	; (8005424 <main+0x124>)
 8005362:	f7fc fa1f 	bl	80017a4 <HAL_ADC_PollForConversion>
 8005366:	4603      	mov	r3, r0
 8005368:	777b      	strb	r3, [r7, #29]
			adcValue = HAL_ADC_GetValue(&hadc1);
 800536a:	482e      	ldr	r0, [pc, #184]	; (8005424 <main+0x124>)
 800536c:	f7fc faea 	bl	8001944 <HAL_ADC_GetValue>
 8005370:	4602      	mov	r2, r0
 8005372:	4b2d      	ldr	r3, [pc, #180]	; (8005428 <main+0x128>)
 8005374:	601a      	str	r2, [r3, #0]
			printf("%d, %d\n", determineDigit(), digitsRead);
 8005376:	f7ff ff9d 	bl	80052b4 <determineDigit>
 800537a:	4601      	mov	r1, r0
 800537c:	4b27      	ldr	r3, [pc, #156]	; (800541c <main+0x11c>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	461a      	mov	r2, r3
 8005382:	482a      	ldr	r0, [pc, #168]	; (800542c <main+0x12c>)
 8005384:	f001 f96e 	bl	8006664 <iprintf>
			break;
 8005388:	e042      	b.n	8005410 <main+0x110>
		}

		case SEND_MESSAGE: {
			HAL_CAN_StateTypeDef state = HAL_CAN_GetState(&hcan1);
 800538a:	4829      	ldr	r0, [pc, #164]	; (8005430 <main+0x130>)
 800538c:	f7fd fb93 	bl	8002ab6 <HAL_CAN_GetState>
 8005390:	4603      	mov	r3, r0
 8005392:	77fb      	strb	r3, [r7, #31]
			printf("%d, %d, %d, %d\n", adcDigit[0], adcDigit[1], adcDigit[2], adcDigit[3]);
 8005394:	4b27      	ldr	r3, [pc, #156]	; (8005434 <main+0x134>)
 8005396:	781b      	ldrb	r3, [r3, #0]
 8005398:	4619      	mov	r1, r3
 800539a:	4b26      	ldr	r3, [pc, #152]	; (8005434 <main+0x134>)
 800539c:	785b      	ldrb	r3, [r3, #1]
 800539e:	461a      	mov	r2, r3
 80053a0:	4b24      	ldr	r3, [pc, #144]	; (8005434 <main+0x134>)
 80053a2:	789b      	ldrb	r3, [r3, #2]
 80053a4:	4618      	mov	r0, r3
 80053a6:	4b23      	ldr	r3, [pc, #140]	; (8005434 <main+0x134>)
 80053a8:	78db      	ldrb	r3, [r3, #3]
 80053aa:	9300      	str	r3, [sp, #0]
 80053ac:	4603      	mov	r3, r0
 80053ae:	4822      	ldr	r0, [pc, #136]	; (8005438 <main+0x138>)
 80053b0:	f001 f958 	bl	8006664 <iprintf>
			if (writeToCAN(&hcan1, adcDigit, 4) != -1) {
 80053b4:	2204      	movs	r2, #4
 80053b6:	491f      	ldr	r1, [pc, #124]	; (8005434 <main+0x134>)
 80053b8:	481d      	ldr	r0, [pc, #116]	; (8005430 <main+0x130>)
 80053ba:	f7ff fed3 	bl	8005164 <writeToCAN>
 80053be:	4603      	mov	r3, r0
 80053c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c4:	d003      	beq.n	80053ce <main+0xce>
				nextState(CAN_SENT);
 80053c6:	2001      	movs	r0, #1
 80053c8:	f000 fa56 	bl	8005878 <nextState>
			} else {
				printf("sad\n");
			}
			break;
 80053cc:	e020      	b.n	8005410 <main+0x110>
				printf("sad\n");
 80053ce:	481b      	ldr	r0, [pc, #108]	; (800543c <main+0x13c>)
 80053d0:	f001 f9bc 	bl	800674c <puts>
			break;
 80053d4:	e01c      	b.n	8005410 <main+0x110>
		}

		case RECEIVE_MESSAGE: {
			CAN_RxHeaderTypeDef result;
			if (readCAN(&hcan1, secretMessage, &result) != -1) {
 80053d6:	463b      	mov	r3, r7
 80053d8:	461a      	mov	r2, r3
 80053da:	4919      	ldr	r1, [pc, #100]	; (8005440 <main+0x140>)
 80053dc:	4814      	ldr	r0, [pc, #80]	; (8005430 <main+0x130>)
 80053de:	f7ff feff 	bl	80051e0 <readCAN>
 80053e2:	4603      	mov	r3, r0
 80053e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e8:	d009      	beq.n	80053fe <main+0xfe>
				printf("%s\n", (char*)secretMessage);
 80053ea:	4815      	ldr	r0, [pc, #84]	; (8005440 <main+0x140>)
 80053ec:	f001 f9ae 	bl	800674c <puts>
				if(result.ExtId == 0x2AAA5)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a14      	ldr	r2, [pc, #80]	; (8005444 <main+0x144>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d102      	bne.n	80053fe <main+0xfe>
					nextState(CAN_RECEIVED);
 80053f8:	2002      	movs	r0, #2
 80053fa:	f000 fa3d 	bl	8005878 <nextState>
			}
			printf("Reading CAN");
 80053fe:	4812      	ldr	r0, [pc, #72]	; (8005448 <main+0x148>)
 8005400:	f001 f930 	bl	8006664 <iprintf>
			break;
 8005404:	bf00      	nop
 8005406:	e003      	b.n	8005410 <main+0x110>
		}
		case FINISHED: {
			printf("%s\n", (char*) secretMessage);
 8005408:	480d      	ldr	r0, [pc, #52]	; (8005440 <main+0x140>)
 800540a:	f001 f99f 	bl	800674c <puts>
			break;
 800540e:	bf00      	nop
		}
		}
		HAL_Delay(10);
 8005410:	200a      	movs	r0, #10
 8005412:	f7fb fdc1 	bl	8000f98 <HAL_Delay>
		currentTick = HAL_GetTick();
 8005416:	e788      	b.n	800532a <main+0x2a>
 8005418:	2000021c 	.word	0x2000021c
 800541c:	20000220 	.word	0x20000220
 8005420:	20000338 	.word	0x20000338
 8005424:	20000224 	.word	0x20000224
 8005428:	20000334 	.word	0x20000334
 800542c:	080084e0 	.word	0x080084e0
 8005430:	2000030c 	.word	0x2000030c
 8005434:	20000288 	.word	0x20000288
 8005438:	080084e8 	.word	0x080084e8
 800543c:	080084f8 	.word	0x080084f8
 8005440:	20000200 	.word	0x20000200
 8005444:	0002aaa5 	.word	0x0002aaa5
 8005448:	080084fc 	.word	0x080084fc

0800544c <SystemClock_Config>:
	}
	/* USER CODE END 3 */
}

void SystemClock_Config(void)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b0b8      	sub	sp, #224	; 0xe0
 8005450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005452:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005456:	2244      	movs	r2, #68	; 0x44
 8005458:	2100      	movs	r1, #0
 800545a:	4618      	mov	r0, r3
 800545c:	f000 fc9e 	bl	8005d9c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005460:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8005464:	2200      	movs	r2, #0
 8005466:	601a      	str	r2, [r3, #0]
 8005468:	605a      	str	r2, [r3, #4]
 800546a:	609a      	str	r2, [r3, #8]
 800546c:	60da      	str	r2, [r3, #12]
 800546e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005470:	463b      	mov	r3, r7
 8005472:	2288      	movs	r2, #136	; 0x88
 8005474:	2100      	movs	r1, #0
 8005476:	4618      	mov	r0, r3
 8005478:	f000 fc90 	bl	8005d9c <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800547c:	2302      	movs	r3, #2
 800547e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005482:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005486:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800548a:	2310      	movs	r3, #16
 800548c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005490:	2302      	movs	r3, #2
 8005492:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005496:	2302      	movs	r3, #2
 8005498:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800549c:	2301      	movs	r3, #1
 800549e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 10;
 80054a2:	230a      	movs	r3, #10
 80054a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80054a8:	2307      	movs	r3, #7
 80054aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80054ae:	2302      	movs	r3, #2
 80054b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80054b4:	2302      	movs	r3, #2
 80054b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80054ba:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80054be:	4618      	mov	r0, r3
 80054c0:	f7fd fe70 	bl	80031a4 <HAL_RCC_OscConfig>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d001      	beq.n	80054ce <SystemClock_Config+0x82>
  {
    Error_Handler();
 80054ca:	f000 f9c1 	bl	8005850 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80054ce:	230f      	movs	r3, #15
 80054d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80054d4:	2303      	movs	r3, #3
 80054d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80054da:	2300      	movs	r3, #0
 80054dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80054e0:	2300      	movs	r3, #0
 80054e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80054e6:	2300      	movs	r3, #0
 80054e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80054ec:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80054f0:	2104      	movs	r1, #4
 80054f2:	4618      	mov	r0, r3
 80054f4:	f7fe fa06 	bl	8003904 <HAL_RCC_ClockConfig>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d001      	beq.n	8005502 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80054fe:	f000 f9a7 	bl	8005850 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC;
 8005502:	f244 0302 	movw	r3, #16386	; 0x4002
 8005506:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005508:	2300      	movs	r3, #0
 800550a:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800550c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005510:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8005512:	2302      	movs	r3, #2
 8005514:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8005516:	2301      	movs	r3, #1
 8005518:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800551a:	2308      	movs	r3, #8
 800551c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800551e:	2307      	movs	r3, #7
 8005520:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8005522:	2302      	movs	r3, #2
 8005524:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8005526:	2302      	movs	r3, #2
 8005528:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800552a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800552e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005530:	463b      	mov	r3, r7
 8005532:	4618      	mov	r0, r3
 8005534:	f7fe fbea 	bl	8003d0c <HAL_RCCEx_PeriphCLKConfig>
 8005538:	4603      	mov	r3, r0
 800553a:	2b00      	cmp	r3, #0
 800553c:	d001      	beq.n	8005542 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 800553e:	f000 f987 	bl	8005850 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8005542:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005546:	f7fd fdd7 	bl	80030f8 <HAL_PWREx_ControlVoltageScaling>
 800554a:	4603      	mov	r3, r0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d001      	beq.n	8005554 <SystemClock_Config+0x108>
  {
    Error_Handler();
 8005550:	f000 f97e 	bl	8005850 <Error_Handler>
  }
}
 8005554:	bf00      	nop
 8005556:	37e0      	adds	r7, #224	; 0xe0
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b08a      	sub	sp, #40	; 0x28
 8005560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8005562:	f107 031c 	add.w	r3, r7, #28
 8005566:	2200      	movs	r2, #0
 8005568:	601a      	str	r2, [r3, #0]
 800556a:	605a      	str	r2, [r3, #4]
 800556c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800556e:	1d3b      	adds	r3, r7, #4
 8005570:	2200      	movs	r2, #0
 8005572:	601a      	str	r2, [r3, #0]
 8005574:	605a      	str	r2, [r3, #4]
 8005576:	609a      	str	r2, [r3, #8]
 8005578:	60da      	str	r2, [r3, #12]
 800557a:	611a      	str	r2, [r3, #16]
 800557c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800557e:	4b30      	ldr	r3, [pc, #192]	; (8005640 <MX_ADC1_Init+0xe4>)
 8005580:	4a30      	ldr	r2, [pc, #192]	; (8005644 <MX_ADC1_Init+0xe8>)
 8005582:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4; /*!< ADC asynchronous clock with prescaler division by 4 */
 8005584:	4b2e      	ldr	r3, [pc, #184]	; (8005640 <MX_ADC1_Init+0xe4>)
 8005586:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800558a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800558c:	4b2c      	ldr	r3, [pc, #176]	; (8005640 <MX_ADC1_Init+0xe4>)
 800558e:	2200      	movs	r2, #0
 8005590:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005592:	4b2b      	ldr	r3, [pc, #172]	; (8005640 <MX_ADC1_Init+0xe4>)
 8005594:	2200      	movs	r2, #0
 8005596:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005598:	4b29      	ldr	r3, [pc, #164]	; (8005640 <MX_ADC1_Init+0xe4>)
 800559a:	2200      	movs	r2, #0
 800559c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800559e:	4b28      	ldr	r3, [pc, #160]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055a0:	2204      	movs	r2, #4
 80055a2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80055a4:	4b26      	ldr	r3, [pc, #152]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055a6:	2200      	movs	r2, #0
 80055a8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80055aa:	4b25      	ldr	r3, [pc, #148]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5; //not sure how much this affects function
 80055b0:	4b23      	ldr	r3, [pc, #140]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055b2:	2205      	movs	r2, #5
 80055b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80055b6:	4b22      	ldr	r3, [pc, #136]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80055be:	4b20      	ldr	r3, [pc, #128]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055c0:	2200      	movs	r2, #0
 80055c2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80055c4:	4b1e      	ldr	r3, [pc, #120]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055c6:	2200      	movs	r2, #0
 80055c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80055ca:	4b1d      	ldr	r3, [pc, #116]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80055d2:	4b1b      	ldr	r3, [pc, #108]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055d4:	2200      	movs	r2, #0
 80055d6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80055d8:	4b19      	ldr	r3, [pc, #100]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055da:	2200      	movs	r2, #0
 80055dc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80055e0:	4817      	ldr	r0, [pc, #92]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055e2:	f7fb fed1 	bl	8001388 <HAL_ADC_Init>
 80055e6:	4603      	mov	r3, r0
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d001      	beq.n	80055f0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80055ec:	f000 f930 	bl	8005850 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80055f0:	2300      	movs	r3, #0
 80055f2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80055f4:	f107 031c 	add.w	r3, r7, #28
 80055f8:	4619      	mov	r1, r3
 80055fa:	4811      	ldr	r0, [pc, #68]	; (8005640 <MX_ADC1_Init+0xe4>)
 80055fc:	f7fc fd94 	bl	8002128 <HAL_ADCEx_MultiModeConfigChannel>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d001      	beq.n	800560a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8005606:	f000 f923 	bl	8005850 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5; //Pin A0 is set to ADC Channel 5 by default
 800560a:	4b0f      	ldr	r3, [pc, #60]	; (8005648 <MX_ADC1_Init+0xec>)
 800560c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800560e:	2306      	movs	r3, #6
 8005610:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; //Important: 47 Cycles was deemed long enough (by experimentation) to actually get a significant sample out of the ADC module
 8005612:	2304      	movs	r3, #4
 8005614:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005616:	237f      	movs	r3, #127	; 0x7f
 8005618:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800561a:	2304      	movs	r3, #4
 800561c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800561e:	2300      	movs	r3, #0
 8005620:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005622:	1d3b      	adds	r3, r7, #4
 8005624:	4619      	mov	r1, r3
 8005626:	4806      	ldr	r0, [pc, #24]	; (8005640 <MX_ADC1_Init+0xe4>)
 8005628:	f7fc f99a 	bl	8001960 <HAL_ADC_ConfigChannel>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8005632:	f000 f90d 	bl	8005850 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005636:	bf00      	nop
 8005638:	3728      	adds	r7, #40	; 0x28
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	20000224 	.word	0x20000224
 8005644:	50040000 	.word	0x50040000
 8005648:	14f00020 	.word	0x14f00020

0800564c <MX_CAN1_Init>:
/**
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void) {
 800564c:	b580      	push	{r7, lr}
 800564e:	b08a      	sub	sp, #40	; 0x28
 8005650:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 8005652:	4b27      	ldr	r3, [pc, #156]	; (80056f0 <MX_CAN1_Init+0xa4>)
 8005654:	4a27      	ldr	r2, [pc, #156]	; (80056f4 <MX_CAN1_Init+0xa8>)
 8005656:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 10;
 8005658:	4b25      	ldr	r3, [pc, #148]	; (80056f0 <MX_CAN1_Init+0xa4>)
 800565a:	220a      	movs	r2, #10
 800565c:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 800565e:	4b24      	ldr	r3, [pc, #144]	; (80056f0 <MX_CAN1_Init+0xa4>)
 8005660:	2200      	movs	r2, #0
 8005662:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8005664:	4b22      	ldr	r3, [pc, #136]	; (80056f0 <MX_CAN1_Init+0xa4>)
 8005666:	2200      	movs	r2, #0
 8005668:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 800566a:	4b21      	ldr	r3, [pc, #132]	; (80056f0 <MX_CAN1_Init+0xa4>)
 800566c:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 8005670:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8005672:	4b1f      	ldr	r3, [pc, #124]	; (80056f0 <MX_CAN1_Init+0xa4>)
 8005674:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005678:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 800567a:	4b1d      	ldr	r3, [pc, #116]	; (80056f0 <MX_CAN1_Init+0xa4>)
 800567c:	2200      	movs	r2, #0
 800567e:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8005680:	4b1b      	ldr	r3, [pc, #108]	; (80056f0 <MX_CAN1_Init+0xa4>)
 8005682:	2200      	movs	r2, #0
 8005684:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8005686:	4b1a      	ldr	r3, [pc, #104]	; (80056f0 <MX_CAN1_Init+0xa4>)
 8005688:	2200      	movs	r2, #0
 800568a:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = ENABLE;
 800568c:	4b18      	ldr	r3, [pc, #96]	; (80056f0 <MX_CAN1_Init+0xa4>)
 800568e:	2201      	movs	r2, #1
 8005690:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8005692:	4b17      	ldr	r3, [pc, #92]	; (80056f0 <MX_CAN1_Init+0xa4>)
 8005694:	2200      	movs	r2, #0
 8005696:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8005698:	4b15      	ldr	r3, [pc, #84]	; (80056f0 <MX_CAN1_Init+0xa4>)
 800569a:	2200      	movs	r2, #0
 800569c:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 800569e:	4814      	ldr	r0, [pc, #80]	; (80056f0 <MX_CAN1_Init+0xa4>)
 80056a0:	f7fc fdee 	bl	8002280 <HAL_CAN_Init>
 80056a4:	4603      	mov	r3, r0
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d001      	beq.n	80056ae <MX_CAN1_Init+0x62>
		Error_Handler();
 80056aa:	f000 f8d1 	bl	8005850 <Error_Handler>
	 * Found Id = 0xXXXXXXXX
	 * Masked = (0x00000000) & 0xXXXXXXXX = 0x00000000
	 * Expected = 0x00000000
	 */
	CAN_FilterTypeDef filterParams;
	filterParams.FilterBank = 0;
 80056ae:	2300      	movs	r3, #0
 80056b0:	617b      	str	r3, [r7, #20]
	filterParams.FilterFIFOAssignment = CAN_RX_FIFO0;
 80056b2:	2300      	movs	r3, #0
 80056b4:	613b      	str	r3, [r7, #16]
	filterParams.FilterMode = CAN_FILTERMODE_IDMASK;
 80056b6:	2300      	movs	r3, #0
 80056b8:	61bb      	str	r3, [r7, #24]
	filterParams.FilterScale = CAN_FILTERSCALE_32BIT;
 80056ba:	2301      	movs	r3, #1
 80056bc:	61fb      	str	r3, [r7, #28]
	filterParams.FilterIdHigh = 0x0000;
 80056be:	2300      	movs	r3, #0
 80056c0:	603b      	str	r3, [r7, #0]
	filterParams.FilterIdLow = 0x0000;
 80056c2:	2300      	movs	r3, #0
 80056c4:	607b      	str	r3, [r7, #4]
	filterParams.FilterMaskIdHigh = 0x0000;
 80056c6:	2300      	movs	r3, #0
 80056c8:	60bb      	str	r3, [r7, #8]
	filterParams.FilterMaskIdLow = 0x0000;
 80056ca:	2300      	movs	r3, #0
 80056cc:	60fb      	str	r3, [r7, #12]
	filterParams.FilterActivation = CAN_FILTER_ENABLE;
 80056ce:	2301      	movs	r3, #1
 80056d0:	623b      	str	r3, [r7, #32]

	if (HAL_CAN_ConfigFilter(&hcan1, &filterParams) != HAL_OK) {
 80056d2:	463b      	mov	r3, r7
 80056d4:	4619      	mov	r1, r3
 80056d6:	4806      	ldr	r0, [pc, #24]	; (80056f0 <MX_CAN1_Init+0xa4>)
 80056d8:	f7fc fecd 	bl	8002476 <HAL_CAN_ConfigFilter>
 80056dc:	4603      	mov	r3, r0
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d001      	beq.n	80056e6 <MX_CAN1_Init+0x9a>
		Error_Handler();
 80056e2:	f000 f8b5 	bl	8005850 <Error_Handler>
	}
	/* USER CODE END CAN1_Init 2 */

}
 80056e6:	bf00      	nop
 80056e8:	3728      	adds	r7, #40	; 0x28
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop
 80056f0:	2000030c 	.word	0x2000030c
 80056f4:	40006400 	.word	0x40006400

080056f8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80056f8:	b580      	push	{r7, lr}
 80056fa:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80056fc:	4b14      	ldr	r3, [pc, #80]	; (8005750 <MX_USART2_UART_Init+0x58>)
 80056fe:	4a15      	ldr	r2, [pc, #84]	; (8005754 <MX_USART2_UART_Init+0x5c>)
 8005700:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8005702:	4b13      	ldr	r3, [pc, #76]	; (8005750 <MX_USART2_UART_Init+0x58>)
 8005704:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005708:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800570a:	4b11      	ldr	r3, [pc, #68]	; (8005750 <MX_USART2_UART_Init+0x58>)
 800570c:	2200      	movs	r2, #0
 800570e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8005710:	4b0f      	ldr	r3, [pc, #60]	; (8005750 <MX_USART2_UART_Init+0x58>)
 8005712:	2200      	movs	r2, #0
 8005714:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8005716:	4b0e      	ldr	r3, [pc, #56]	; (8005750 <MX_USART2_UART_Init+0x58>)
 8005718:	2200      	movs	r2, #0
 800571a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800571c:	4b0c      	ldr	r3, [pc, #48]	; (8005750 <MX_USART2_UART_Init+0x58>)
 800571e:	220c      	movs	r2, #12
 8005720:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005722:	4b0b      	ldr	r3, [pc, #44]	; (8005750 <MX_USART2_UART_Init+0x58>)
 8005724:	2200      	movs	r2, #0
 8005726:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005728:	4b09      	ldr	r3, [pc, #36]	; (8005750 <MX_USART2_UART_Init+0x58>)
 800572a:	2200      	movs	r2, #0
 800572c:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800572e:	4b08      	ldr	r3, [pc, #32]	; (8005750 <MX_USART2_UART_Init+0x58>)
 8005730:	2200      	movs	r2, #0
 8005732:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005734:	4b06      	ldr	r3, [pc, #24]	; (8005750 <MX_USART2_UART_Init+0x58>)
 8005736:	2200      	movs	r2, #0
 8005738:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 800573a:	4805      	ldr	r0, [pc, #20]	; (8005750 <MX_USART2_UART_Init+0x58>)
 800573c:	f7fe ff96 	bl	800466c <HAL_UART_Init>
 8005740:	4603      	mov	r3, r0
 8005742:	2b00      	cmp	r3, #0
 8005744:	d001      	beq.n	800574a <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8005746:	f000 f883 	bl	8005850 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800574a:	bf00      	nop
 800574c:	bd80      	pop	{r7, pc}
 800574e:	bf00      	nop
 8005750:	2000028c 	.word	0x2000028c
 8005754:	40004400 	.word	0x40004400

08005758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b08a      	sub	sp, #40	; 0x28
 800575c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800575e:	f107 0314 	add.w	r3, r7, #20
 8005762:	2200      	movs	r2, #0
 8005764:	601a      	str	r2, [r3, #0]
 8005766:	605a      	str	r2, [r3, #4]
 8005768:	609a      	str	r2, [r3, #8]
 800576a:	60da      	str	r2, [r3, #12]
 800576c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800576e:	4b35      	ldr	r3, [pc, #212]	; (8005844 <MX_GPIO_Init+0xec>)
 8005770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005772:	4a34      	ldr	r2, [pc, #208]	; (8005844 <MX_GPIO_Init+0xec>)
 8005774:	f043 0304 	orr.w	r3, r3, #4
 8005778:	64d3      	str	r3, [r2, #76]	; 0x4c
 800577a:	4b32      	ldr	r3, [pc, #200]	; (8005844 <MX_GPIO_Init+0xec>)
 800577c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800577e:	f003 0304 	and.w	r3, r3, #4
 8005782:	613b      	str	r3, [r7, #16]
 8005784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005786:	4b2f      	ldr	r3, [pc, #188]	; (8005844 <MX_GPIO_Init+0xec>)
 8005788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800578a:	4a2e      	ldr	r2, [pc, #184]	; (8005844 <MX_GPIO_Init+0xec>)
 800578c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005790:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005792:	4b2c      	ldr	r3, [pc, #176]	; (8005844 <MX_GPIO_Init+0xec>)
 8005794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005796:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800579a:	60fb      	str	r3, [r7, #12]
 800579c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800579e:	4b29      	ldr	r3, [pc, #164]	; (8005844 <MX_GPIO_Init+0xec>)
 80057a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057a2:	4a28      	ldr	r2, [pc, #160]	; (8005844 <MX_GPIO_Init+0xec>)
 80057a4:	f043 0301 	orr.w	r3, r3, #1
 80057a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80057aa:	4b26      	ldr	r3, [pc, #152]	; (8005844 <MX_GPIO_Init+0xec>)
 80057ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057ae:	f003 0301 	and.w	r3, r3, #1
 80057b2:	60bb      	str	r3, [r7, #8]
 80057b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80057b6:	4b23      	ldr	r3, [pc, #140]	; (8005844 <MX_GPIO_Init+0xec>)
 80057b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057ba:	4a22      	ldr	r2, [pc, #136]	; (8005844 <MX_GPIO_Init+0xec>)
 80057bc:	f043 0302 	orr.w	r3, r3, #2
 80057c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80057c2:	4b20      	ldr	r3, [pc, #128]	; (8005844 <MX_GPIO_Init+0xec>)
 80057c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80057c6:	f003 0302 	and.w	r3, r3, #2
 80057ca:	607b      	str	r3, [r7, #4]
 80057cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80057ce:	2200      	movs	r2, #0
 80057d0:	2120      	movs	r1, #32
 80057d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80057d6:	f7fd fc51 	bl	800307c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80057da:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80057de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80057e0:	4b19      	ldr	r3, [pc, #100]	; (8005848 <MX_GPIO_Init+0xf0>)
 80057e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057e4:	2300      	movs	r3, #0
 80057e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80057e8:	f107 0314 	add.w	r3, r7, #20
 80057ec:	4619      	mov	r1, r3
 80057ee:	4817      	ldr	r0, [pc, #92]	; (800584c <MX_GPIO_Init+0xf4>)
 80057f0:	f7fd fa9c 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80057f4:	2301      	movs	r3, #1
 80057f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80057f8:	230b      	movs	r3, #11
 80057fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057fc:	2300      	movs	r3, #0
 80057fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005800:	f107 0314 	add.w	r3, r7, #20
 8005804:	4619      	mov	r1, r3
 8005806:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800580a:	f7fd fa8f 	bl	8002d2c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800580e:	2320      	movs	r3, #32
 8005810:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005812:	2301      	movs	r3, #1
 8005814:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005816:	2300      	movs	r3, #0
 8005818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800581a:	2300      	movs	r3, #0
 800581c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800581e:	f107 0314 	add.w	r3, r7, #20
 8005822:	4619      	mov	r1, r3
 8005824:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005828:	f7fd fa80 	bl	8002d2c <HAL_GPIO_Init>


  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800582c:	2200      	movs	r2, #0
 800582e:	2100      	movs	r1, #0
 8005830:	2028      	movs	r0, #40	; 0x28
 8005832:	f7fd fa44 	bl	8002cbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005836:	2028      	movs	r0, #40	; 0x28
 8005838:	f7fd fa5d 	bl	8002cf6 <HAL_NVIC_EnableIRQ>
}
 800583c:	bf00      	nop
 800583e:	3728      	adds	r7, #40	; 0x28
 8005840:	46bd      	mov	sp, r7
 8005842:	bd80      	pop	{r7, pc}
 8005844:	40021000 	.word	0x40021000
 8005848:	10210000 	.word	0x10210000
 800584c:	48000800 	.word	0x48000800

08005850 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8005850:	b480      	push	{r7}
 8005852:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8005854:	bf00      	nop
 8005856:	46bd      	mov	sp, r7
 8005858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800585c:	4770      	bx	lr
	...

08005860 <getState>:
 */

#include "stateMachine.h"


enum states getState() {
 8005860:	b480      	push	{r7}
 8005862:	af00      	add	r7, sp, #0
	return state;
 8005864:	4b03      	ldr	r3, [pc, #12]	; (8005874 <getState+0x14>)
 8005866:	781b      	ldrb	r3, [r3, #0]
}
 8005868:	4618      	mov	r0, r3
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	2000021c 	.word	0x2000021c

08005878 <nextState>:

void nextState(enum events event) {
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	4603      	mov	r3, r0
 8005880:	71fb      	strb	r3, [r7, #7]
	switch(state) {
 8005882:	4b1d      	ldr	r3, [pc, #116]	; (80058f8 <nextState+0x80>)
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	2b03      	cmp	r3, #3
 8005888:	d829      	bhi.n	80058de <nextState+0x66>
 800588a:	a201      	add	r2, pc, #4	; (adr r2, 8005890 <nextState+0x18>)
 800588c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005890:	080058a1 	.word	0x080058a1
 8005894:	080058c7 	.word	0x080058c7
 8005898:	080058d3 	.word	0x080058d3
 800589c:	080058e7 	.word	0x080058e7
	case READ_DIGIT: {
		if(event == DIGIT_READ) {
 80058a0:	79fb      	ldrb	r3, [r7, #7]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d104      	bne.n	80058b0 <nextState+0x38>
			digitsRead++;
 80058a6:	4b15      	ldr	r3, [pc, #84]	; (80058fc <nextState+0x84>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	3301      	adds	r3, #1
 80058ac:	4a13      	ldr	r2, [pc, #76]	; (80058fc <nextState+0x84>)
 80058ae:	6013      	str	r3, [r2, #0]
		}
		if(digitsRead == 4) {
 80058b0:	4b12      	ldr	r3, [pc, #72]	; (80058fc <nextState+0x84>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	2b04      	cmp	r3, #4
 80058b6:	d118      	bne.n	80058ea <nextState+0x72>
			state = SEND_MESSAGE;
 80058b8:	4b0f      	ldr	r3, [pc, #60]	; (80058f8 <nextState+0x80>)
 80058ba:	2201      	movs	r2, #1
 80058bc:	701a      	strb	r2, [r3, #0]
			digitsRead = 0;
 80058be:	4b0f      	ldr	r3, [pc, #60]	; (80058fc <nextState+0x84>)
 80058c0:	2200      	movs	r2, #0
 80058c2:	601a      	str	r2, [r3, #0]
		}
		break;
 80058c4:	e011      	b.n	80058ea <nextState+0x72>
	}

	case SEND_MESSAGE: {
		if(event = CAN_SENT) {
 80058c6:	2301      	movs	r3, #1
 80058c8:	71fb      	strb	r3, [r7, #7]
			state = RECEIVE_MESSAGE;
 80058ca:	4b0b      	ldr	r3, [pc, #44]	; (80058f8 <nextState+0x80>)
 80058cc:	2202      	movs	r2, #2
 80058ce:	701a      	strb	r2, [r3, #0]
		}
		break;
 80058d0:	e00c      	b.n	80058ec <nextState+0x74>
	}
	case RECEIVE_MESSAGE: {
		if(event = CAN_RECEIVED) {
 80058d2:	2302      	movs	r3, #2
 80058d4:	71fb      	strb	r3, [r7, #7]
			state = FINISHED;
 80058d6:	4b08      	ldr	r3, [pc, #32]	; (80058f8 <nextState+0x80>)
 80058d8:	2203      	movs	r2, #3
 80058da:	701a      	strb	r2, [r3, #0]
		}
		break;
 80058dc:	e006      	b.n	80058ec <nextState+0x74>
	}
	case FINISHED:
		break;
	default:
		state = READ_DIGIT;
 80058de:	4b06      	ldr	r3, [pc, #24]	; (80058f8 <nextState+0x80>)
 80058e0:	2200      	movs	r2, #0
 80058e2:	701a      	strb	r2, [r3, #0]
		break;
 80058e4:	e002      	b.n	80058ec <nextState+0x74>
		break;
 80058e6:	bf00      	nop
 80058e8:	e000      	b.n	80058ec <nextState+0x74>
		break;
 80058ea:	bf00      	nop
	}
}
 80058ec:	bf00      	nop
 80058ee:	370c      	adds	r7, #12
 80058f0:	46bd      	mov	sp, r7
 80058f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f6:	4770      	bx	lr
 80058f8:	2000021c 	.word	0x2000021c
 80058fc:	20000220 	.word	0x20000220

08005900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005906:	4b12      	ldr	r3, [pc, #72]	; (8005950 <HAL_MspInit+0x50>)
 8005908:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800590a:	4a11      	ldr	r2, [pc, #68]	; (8005950 <HAL_MspInit+0x50>)
 800590c:	f043 0301 	orr.w	r3, r3, #1
 8005910:	6613      	str	r3, [r2, #96]	; 0x60
 8005912:	4b0f      	ldr	r3, [pc, #60]	; (8005950 <HAL_MspInit+0x50>)
 8005914:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	607b      	str	r3, [r7, #4]
 800591c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800591e:	4b0c      	ldr	r3, [pc, #48]	; (8005950 <HAL_MspInit+0x50>)
 8005920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005922:	4a0b      	ldr	r2, [pc, #44]	; (8005950 <HAL_MspInit+0x50>)
 8005924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005928:	6593      	str	r3, [r2, #88]	; 0x58
 800592a:	4b09      	ldr	r3, [pc, #36]	; (8005950 <HAL_MspInit+0x50>)
 800592c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800592e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005932:	603b      	str	r3, [r7, #0]
 8005934:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8005936:	2200      	movs	r2, #0
 8005938:	2100      	movs	r1, #0
 800593a:	2005      	movs	r0, #5
 800593c:	f7fd f9bf 	bl	8002cbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8005940:	2005      	movs	r0, #5
 8005942:	f7fd f9d8 	bl	8002cf6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005946:	bf00      	nop
 8005948:	3708      	adds	r7, #8
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	40021000 	.word	0x40021000

08005954 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b08a      	sub	sp, #40	; 0x28
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800595c:	f107 0314 	add.w	r3, r7, #20
 8005960:	2200      	movs	r2, #0
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	605a      	str	r2, [r3, #4]
 8005966:	609a      	str	r2, [r3, #8]
 8005968:	60da      	str	r2, [r3, #12]
 800596a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a15      	ldr	r2, [pc, #84]	; (80059c8 <HAL_ADC_MspInit+0x74>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d124      	bne.n	80059c0 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8005976:	4b15      	ldr	r3, [pc, #84]	; (80059cc <HAL_ADC_MspInit+0x78>)
 8005978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800597a:	4a14      	ldr	r2, [pc, #80]	; (80059cc <HAL_ADC_MspInit+0x78>)
 800597c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005980:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005982:	4b12      	ldr	r3, [pc, #72]	; (80059cc <HAL_ADC_MspInit+0x78>)
 8005984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005986:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800598a:	613b      	str	r3, [r7, #16]
 800598c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800598e:	4b0f      	ldr	r3, [pc, #60]	; (80059cc <HAL_ADC_MspInit+0x78>)
 8005990:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005992:	4a0e      	ldr	r2, [pc, #56]	; (80059cc <HAL_ADC_MspInit+0x78>)
 8005994:	f043 0301 	orr.w	r3, r3, #1
 8005998:	64d3      	str	r3, [r2, #76]	; 0x4c
 800599a:	4b0c      	ldr	r3, [pc, #48]	; (80059cc <HAL_ADC_MspInit+0x78>)
 800599c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80059a6:	2301      	movs	r3, #1
 80059a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80059aa:	230b      	movs	r3, #11
 80059ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059ae:	2300      	movs	r3, #0
 80059b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059b2:	f107 0314 	add.w	r3, r7, #20
 80059b6:	4619      	mov	r1, r3
 80059b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80059bc:	f7fd f9b6 	bl	8002d2c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80059c0:	bf00      	nop
 80059c2:	3728      	adds	r7, #40	; 0x28
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	50040000 	.word	0x50040000
 80059cc:	40021000 	.word	0x40021000

080059d0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b08a      	sub	sp, #40	; 0x28
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059d8:	f107 0314 	add.w	r3, r7, #20
 80059dc:	2200      	movs	r2, #0
 80059de:	601a      	str	r2, [r3, #0]
 80059e0:	605a      	str	r2, [r3, #4]
 80059e2:	609a      	str	r2, [r3, #8]
 80059e4:	60da      	str	r2, [r3, #12]
 80059e6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a18      	ldr	r2, [pc, #96]	; (8005a50 <HAL_CAN_MspInit+0x80>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d129      	bne.n	8005a46 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80059f2:	4b18      	ldr	r3, [pc, #96]	; (8005a54 <HAL_CAN_MspInit+0x84>)
 80059f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059f6:	4a17      	ldr	r2, [pc, #92]	; (8005a54 <HAL_CAN_MspInit+0x84>)
 80059f8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80059fc:	6593      	str	r3, [r2, #88]	; 0x58
 80059fe:	4b15      	ldr	r3, [pc, #84]	; (8005a54 <HAL_CAN_MspInit+0x84>)
 8005a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a06:	613b      	str	r3, [r7, #16]
 8005a08:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a0a:	4b12      	ldr	r3, [pc, #72]	; (8005a54 <HAL_CAN_MspInit+0x84>)
 8005a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a0e:	4a11      	ldr	r2, [pc, #68]	; (8005a54 <HAL_CAN_MspInit+0x84>)
 8005a10:	f043 0301 	orr.w	r3, r3, #1
 8005a14:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005a16:	4b0f      	ldr	r3, [pc, #60]	; (8005a54 <HAL_CAN_MspInit+0x84>)
 8005a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a1a:	f003 0301 	and.w	r3, r3, #1
 8005a1e:	60fb      	str	r3, [r7, #12]
 8005a20:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005a22:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005a26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a28:	2302      	movs	r3, #2
 8005a2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a30:	2303      	movs	r3, #3
 8005a32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8005a34:	2309      	movs	r3, #9
 8005a36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a38:	f107 0314 	add.w	r3, r7, #20
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005a42:	f7fd f973 	bl	8002d2c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8005a46:	bf00      	nop
 8005a48:	3728      	adds	r7, #40	; 0x28
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	40006400 	.word	0x40006400
 8005a54:	40021000 	.word	0x40021000

08005a58 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b08a      	sub	sp, #40	; 0x28
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a60:	f107 0314 	add.w	r3, r7, #20
 8005a64:	2200      	movs	r2, #0
 8005a66:	601a      	str	r2, [r3, #0]
 8005a68:	605a      	str	r2, [r3, #4]
 8005a6a:	609a      	str	r2, [r3, #8]
 8005a6c:	60da      	str	r2, [r3, #12]
 8005a6e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a17      	ldr	r2, [pc, #92]	; (8005ad4 <HAL_UART_MspInit+0x7c>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d128      	bne.n	8005acc <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005a7a:	4b17      	ldr	r3, [pc, #92]	; (8005ad8 <HAL_UART_MspInit+0x80>)
 8005a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a7e:	4a16      	ldr	r2, [pc, #88]	; (8005ad8 <HAL_UART_MspInit+0x80>)
 8005a80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a84:	6593      	str	r3, [r2, #88]	; 0x58
 8005a86:	4b14      	ldr	r3, [pc, #80]	; (8005ad8 <HAL_UART_MspInit+0x80>)
 8005a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a8e:	613b      	str	r3, [r7, #16]
 8005a90:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a92:	4b11      	ldr	r3, [pc, #68]	; (8005ad8 <HAL_UART_MspInit+0x80>)
 8005a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a96:	4a10      	ldr	r2, [pc, #64]	; (8005ad8 <HAL_UART_MspInit+0x80>)
 8005a98:	f043 0301 	orr.w	r3, r3, #1
 8005a9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005a9e:	4b0e      	ldr	r3, [pc, #56]	; (8005ad8 <HAL_UART_MspInit+0x80>)
 8005aa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aa2:	f003 0301 	and.w	r3, r3, #1
 8005aa6:	60fb      	str	r3, [r7, #12]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005aaa:	230c      	movs	r3, #12
 8005aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005aae:	2302      	movs	r3, #2
 8005ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ab6:	2303      	movs	r3, #3
 8005ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005aba:	2307      	movs	r3, #7
 8005abc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005abe:	f107 0314 	add.w	r3, r7, #20
 8005ac2:	4619      	mov	r1, r3
 8005ac4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005ac8:	f7fd f930 	bl	8002d2c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005acc:	bf00      	nop
 8005ace:	3728      	adds	r7, #40	; 0x28
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}
 8005ad4:	40004400 	.word	0x40004400
 8005ad8:	40021000 	.word	0x40021000

08005adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005adc:	b480      	push	{r7}
 8005ade:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005ae0:	bf00      	nop
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr

08005aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005aea:	b480      	push	{r7}
 8005aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005aee:	e7fe      	b.n	8005aee <HardFault_Handler+0x4>

08005af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005af0:	b480      	push	{r7}
 8005af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005af4:	e7fe      	b.n	8005af4 <MemManage_Handler+0x4>

08005af6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005af6:	b480      	push	{r7}
 8005af8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005afa:	e7fe      	b.n	8005afa <BusFault_Handler+0x4>

08005afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005afc:	b480      	push	{r7}
 8005afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005b00:	e7fe      	b.n	8005b00 <UsageFault_Handler+0x4>

08005b02 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005b02:	b480      	push	{r7}
 8005b04:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005b06:	bf00      	nop
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005b10:	b480      	push	{r7}
 8005b12:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005b14:	bf00      	nop
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr

08005b1e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005b1e:	b480      	push	{r7}
 8005b20:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005b22:	bf00      	nop
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005b30:	f7fb fa14 	bl	8000f5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005b34:	bf00      	nop
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8005b3c:	bf00      	nop
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr

08005b46 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8005b4a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005b4e:	f7fd faad 	bl	80030ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8005b52:	bf00      	nop
 8005b54:	bd80      	pop	{r7, pc}

08005b56 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005b56:	b580      	push	{r7, lr}
 8005b58:	b086      	sub	sp, #24
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	60f8      	str	r0, [r7, #12]
 8005b5e:	60b9      	str	r1, [r7, #8]
 8005b60:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b62:	2300      	movs	r3, #0
 8005b64:	617b      	str	r3, [r7, #20]
 8005b66:	e00a      	b.n	8005b7e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005b68:	f3af 8000 	nop.w
 8005b6c:	4601      	mov	r1, r0
 8005b6e:	68bb      	ldr	r3, [r7, #8]
 8005b70:	1c5a      	adds	r2, r3, #1
 8005b72:	60ba      	str	r2, [r7, #8]
 8005b74:	b2ca      	uxtb	r2, r1
 8005b76:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	617b      	str	r3, [r7, #20]
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	429a      	cmp	r2, r3
 8005b84:	dbf0      	blt.n	8005b68 <_read+0x12>
	}

return len;
 8005b86:	687b      	ldr	r3, [r7, #4]
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3718      	adds	r7, #24
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b086      	sub	sp, #24
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	60b9      	str	r1, [r7, #8]
 8005b9a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	617b      	str	r3, [r7, #20]
 8005ba0:	e009      	b.n	8005bb6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	1c5a      	adds	r2, r3, #1
 8005ba6:	60ba      	str	r2, [r7, #8]
 8005ba8:	781b      	ldrb	r3, [r3, #0]
 8005baa:	4618      	mov	r0, r3
 8005bac:	f7ff fb30 	bl	8005210 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	617b      	str	r3, [r7, #20]
 8005bb6:	697a      	ldr	r2, [r7, #20]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	429a      	cmp	r2, r3
 8005bbc:	dbf1      	blt.n	8005ba2 <_write+0x12>
	}
	return len;
 8005bbe:	687b      	ldr	r3, [r7, #4]
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3718      	adds	r7, #24
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <_close>:

int _close(int file)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b083      	sub	sp, #12
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
	return -1;
 8005bd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005bf0:	605a      	str	r2, [r3, #4]
	return 0;
 8005bf2:	2300      	movs	r3, #0
}
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	370c      	adds	r7, #12
 8005bf8:	46bd      	mov	sp, r7
 8005bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfe:	4770      	bx	lr

08005c00 <_isatty>:

int _isatty(int file)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
	return 1;
 8005c08:	2301      	movs	r3, #1
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	370c      	adds	r7, #12
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c14:	4770      	bx	lr

08005c16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005c16:	b480      	push	{r7}
 8005c18:	b085      	sub	sp, #20
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	60f8      	str	r0, [r7, #12]
 8005c1e:	60b9      	str	r1, [r7, #8]
 8005c20:	607a      	str	r2, [r7, #4]
	return 0;
 8005c22:	2300      	movs	r3, #0
}
 8005c24:	4618      	mov	r0, r3
 8005c26:	3714      	adds	r7, #20
 8005c28:	46bd      	mov	sp, r7
 8005c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2e:	4770      	bx	lr

08005c30 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005c38:	4b11      	ldr	r3, [pc, #68]	; (8005c80 <_sbrk+0x50>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d102      	bne.n	8005c46 <_sbrk+0x16>
		heap_end = &end;
 8005c40:	4b0f      	ldr	r3, [pc, #60]	; (8005c80 <_sbrk+0x50>)
 8005c42:	4a10      	ldr	r2, [pc, #64]	; (8005c84 <_sbrk+0x54>)
 8005c44:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005c46:	4b0e      	ldr	r3, [pc, #56]	; (8005c80 <_sbrk+0x50>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8005c4c:	4b0c      	ldr	r3, [pc, #48]	; (8005c80 <_sbrk+0x50>)
 8005c4e:	681a      	ldr	r2, [r3, #0]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4413      	add	r3, r2
 8005c54:	466a      	mov	r2, sp
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d907      	bls.n	8005c6a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8005c5a:	f000 f875 	bl	8005d48 <__errno>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	230c      	movs	r3, #12
 8005c62:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005c64:	f04f 33ff 	mov.w	r3, #4294967295
 8005c68:	e006      	b.n	8005c78 <_sbrk+0x48>
	}

	heap_end += incr;
 8005c6a:	4b05      	ldr	r3, [pc, #20]	; (8005c80 <_sbrk+0x50>)
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4413      	add	r3, r2
 8005c72:	4a03      	ldr	r2, [pc, #12]	; (8005c80 <_sbrk+0x50>)
 8005c74:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005c76:	68fb      	ldr	r3, [r7, #12]
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	3710      	adds	r7, #16
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	2000020c 	.word	0x2000020c
 8005c84:	20000340 	.word	0x20000340

08005c88 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005c8c:	4b17      	ldr	r3, [pc, #92]	; (8005cec <SystemInit+0x64>)
 8005c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c92:	4a16      	ldr	r2, [pc, #88]	; (8005cec <SystemInit+0x64>)
 8005c94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005c98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005c9c:	4b14      	ldr	r3, [pc, #80]	; (8005cf0 <SystemInit+0x68>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a13      	ldr	r2, [pc, #76]	; (8005cf0 <SystemInit+0x68>)
 8005ca2:	f043 0301 	orr.w	r3, r3, #1
 8005ca6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8005ca8:	4b11      	ldr	r3, [pc, #68]	; (8005cf0 <SystemInit+0x68>)
 8005caa:	2200      	movs	r2, #0
 8005cac:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005cae:	4b10      	ldr	r3, [pc, #64]	; (8005cf0 <SystemInit+0x68>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a0f      	ldr	r2, [pc, #60]	; (8005cf0 <SystemInit+0x68>)
 8005cb4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8005cb8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8005cbc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005cbe:	4b0c      	ldr	r3, [pc, #48]	; (8005cf0 <SystemInit+0x68>)
 8005cc0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005cc4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005cc6:	4b0a      	ldr	r3, [pc, #40]	; (8005cf0 <SystemInit+0x68>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a09      	ldr	r2, [pc, #36]	; (8005cf0 <SystemInit+0x68>)
 8005ccc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cd0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8005cd2:	4b07      	ldr	r3, [pc, #28]	; (8005cf0 <SystemInit+0x68>)
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005cd8:	4b04      	ldr	r3, [pc, #16]	; (8005cec <SystemInit+0x64>)
 8005cda:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005cde:	609a      	str	r2, [r3, #8]
#endif
}
 8005ce0:	bf00      	nop
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce8:	4770      	bx	lr
 8005cea:	bf00      	nop
 8005cec:	e000ed00 	.word	0xe000ed00
 8005cf0:	40021000 	.word	0x40021000

08005cf4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005cf4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005d2c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005cf8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005cfa:	e003      	b.n	8005d04 <LoopCopyDataInit>

08005cfc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005cfc:	4b0c      	ldr	r3, [pc, #48]	; (8005d30 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005cfe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005d00:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005d02:	3104      	adds	r1, #4

08005d04 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005d04:	480b      	ldr	r0, [pc, #44]	; (8005d34 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005d06:	4b0c      	ldr	r3, [pc, #48]	; (8005d38 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005d08:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005d0a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005d0c:	d3f6      	bcc.n	8005cfc <CopyDataInit>
	ldr	r2, =_sbss
 8005d0e:	4a0b      	ldr	r2, [pc, #44]	; (8005d3c <LoopForever+0x12>)
	b	LoopFillZerobss
 8005d10:	e002      	b.n	8005d18 <LoopFillZerobss>

08005d12 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005d12:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005d14:	f842 3b04 	str.w	r3, [r2], #4

08005d18 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005d18:	4b09      	ldr	r3, [pc, #36]	; (8005d40 <LoopForever+0x16>)
	cmp	r2, r3
 8005d1a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005d1c:	d3f9      	bcc.n	8005d12 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005d1e:	f7ff ffb3 	bl	8005c88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005d22:	f000 f817 	bl	8005d54 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005d26:	f7ff faeb 	bl	8005300 <main>

08005d2a <LoopForever>:

LoopForever:
    b LoopForever
 8005d2a:	e7fe      	b.n	8005d2a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005d2c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8005d30:	08008820 	.word	0x08008820
	ldr	r0, =_sdata
 8005d34:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005d38:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8005d3c:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8005d40:	20000340 	.word	0x20000340

08005d44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005d44:	e7fe      	b.n	8005d44 <ADC1_2_IRQHandler>
	...

08005d48 <__errno>:
 8005d48:	4b01      	ldr	r3, [pc, #4]	; (8005d50 <__errno+0x8>)
 8005d4a:	6818      	ldr	r0, [r3, #0]
 8005d4c:	4770      	bx	lr
 8005d4e:	bf00      	nop
 8005d50:	20000010 	.word	0x20000010

08005d54 <__libc_init_array>:
 8005d54:	b570      	push	{r4, r5, r6, lr}
 8005d56:	4e0d      	ldr	r6, [pc, #52]	; (8005d8c <__libc_init_array+0x38>)
 8005d58:	4c0d      	ldr	r4, [pc, #52]	; (8005d90 <__libc_init_array+0x3c>)
 8005d5a:	1ba4      	subs	r4, r4, r6
 8005d5c:	10a4      	asrs	r4, r4, #2
 8005d5e:	2500      	movs	r5, #0
 8005d60:	42a5      	cmp	r5, r4
 8005d62:	d109      	bne.n	8005d78 <__libc_init_array+0x24>
 8005d64:	4e0b      	ldr	r6, [pc, #44]	; (8005d94 <__libc_init_array+0x40>)
 8005d66:	4c0c      	ldr	r4, [pc, #48]	; (8005d98 <__libc_init_array+0x44>)
 8005d68:	f002 fbac 	bl	80084c4 <_init>
 8005d6c:	1ba4      	subs	r4, r4, r6
 8005d6e:	10a4      	asrs	r4, r4, #2
 8005d70:	2500      	movs	r5, #0
 8005d72:	42a5      	cmp	r5, r4
 8005d74:	d105      	bne.n	8005d82 <__libc_init_array+0x2e>
 8005d76:	bd70      	pop	{r4, r5, r6, pc}
 8005d78:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d7c:	4798      	blx	r3
 8005d7e:	3501      	adds	r5, #1
 8005d80:	e7ee      	b.n	8005d60 <__libc_init_array+0xc>
 8005d82:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005d86:	4798      	blx	r3
 8005d88:	3501      	adds	r5, #1
 8005d8a:	e7f2      	b.n	8005d72 <__libc_init_array+0x1e>
 8005d8c:	08008818 	.word	0x08008818
 8005d90:	08008818 	.word	0x08008818
 8005d94:	08008818 	.word	0x08008818
 8005d98:	0800881c 	.word	0x0800881c

08005d9c <memset>:
 8005d9c:	4402      	add	r2, r0
 8005d9e:	4603      	mov	r3, r0
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d100      	bne.n	8005da6 <memset+0xa>
 8005da4:	4770      	bx	lr
 8005da6:	f803 1b01 	strb.w	r1, [r3], #1
 8005daa:	e7f9      	b.n	8005da0 <memset+0x4>

08005dac <__cvt>:
 8005dac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005db0:	ec55 4b10 	vmov	r4, r5, d0
 8005db4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005db6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005dba:	2d00      	cmp	r5, #0
 8005dbc:	460e      	mov	r6, r1
 8005dbe:	4691      	mov	r9, r2
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	bfb8      	it	lt
 8005dc4:	4622      	movlt	r2, r4
 8005dc6:	462b      	mov	r3, r5
 8005dc8:	f027 0720 	bic.w	r7, r7, #32
 8005dcc:	bfbb      	ittet	lt
 8005dce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005dd2:	461d      	movlt	r5, r3
 8005dd4:	2300      	movge	r3, #0
 8005dd6:	232d      	movlt	r3, #45	; 0x2d
 8005dd8:	bfb8      	it	lt
 8005dda:	4614      	movlt	r4, r2
 8005ddc:	2f46      	cmp	r7, #70	; 0x46
 8005dde:	700b      	strb	r3, [r1, #0]
 8005de0:	d004      	beq.n	8005dec <__cvt+0x40>
 8005de2:	2f45      	cmp	r7, #69	; 0x45
 8005de4:	d100      	bne.n	8005de8 <__cvt+0x3c>
 8005de6:	3601      	adds	r6, #1
 8005de8:	2102      	movs	r1, #2
 8005dea:	e000      	b.n	8005dee <__cvt+0x42>
 8005dec:	2103      	movs	r1, #3
 8005dee:	ab03      	add	r3, sp, #12
 8005df0:	9301      	str	r3, [sp, #4]
 8005df2:	ab02      	add	r3, sp, #8
 8005df4:	9300      	str	r3, [sp, #0]
 8005df6:	4632      	mov	r2, r6
 8005df8:	4653      	mov	r3, sl
 8005dfa:	ec45 4b10 	vmov	d0, r4, r5
 8005dfe:	f000 fdfb 	bl	80069f8 <_dtoa_r>
 8005e02:	2f47      	cmp	r7, #71	; 0x47
 8005e04:	4680      	mov	r8, r0
 8005e06:	d102      	bne.n	8005e0e <__cvt+0x62>
 8005e08:	f019 0f01 	tst.w	r9, #1
 8005e0c:	d026      	beq.n	8005e5c <__cvt+0xb0>
 8005e0e:	2f46      	cmp	r7, #70	; 0x46
 8005e10:	eb08 0906 	add.w	r9, r8, r6
 8005e14:	d111      	bne.n	8005e3a <__cvt+0x8e>
 8005e16:	f898 3000 	ldrb.w	r3, [r8]
 8005e1a:	2b30      	cmp	r3, #48	; 0x30
 8005e1c:	d10a      	bne.n	8005e34 <__cvt+0x88>
 8005e1e:	2200      	movs	r2, #0
 8005e20:	2300      	movs	r3, #0
 8005e22:	4620      	mov	r0, r4
 8005e24:	4629      	mov	r1, r5
 8005e26:	f7fa fe4f 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e2a:	b918      	cbnz	r0, 8005e34 <__cvt+0x88>
 8005e2c:	f1c6 0601 	rsb	r6, r6, #1
 8005e30:	f8ca 6000 	str.w	r6, [sl]
 8005e34:	f8da 3000 	ldr.w	r3, [sl]
 8005e38:	4499      	add	r9, r3
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	4620      	mov	r0, r4
 8005e40:	4629      	mov	r1, r5
 8005e42:	f7fa fe41 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e46:	b938      	cbnz	r0, 8005e58 <__cvt+0xac>
 8005e48:	2230      	movs	r2, #48	; 0x30
 8005e4a:	9b03      	ldr	r3, [sp, #12]
 8005e4c:	454b      	cmp	r3, r9
 8005e4e:	d205      	bcs.n	8005e5c <__cvt+0xb0>
 8005e50:	1c59      	adds	r1, r3, #1
 8005e52:	9103      	str	r1, [sp, #12]
 8005e54:	701a      	strb	r2, [r3, #0]
 8005e56:	e7f8      	b.n	8005e4a <__cvt+0x9e>
 8005e58:	f8cd 900c 	str.w	r9, [sp, #12]
 8005e5c:	9b03      	ldr	r3, [sp, #12]
 8005e5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e60:	eba3 0308 	sub.w	r3, r3, r8
 8005e64:	4640      	mov	r0, r8
 8005e66:	6013      	str	r3, [r2, #0]
 8005e68:	b004      	add	sp, #16
 8005e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08005e6e <__exponent>:
 8005e6e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e70:	2900      	cmp	r1, #0
 8005e72:	4604      	mov	r4, r0
 8005e74:	bfba      	itte	lt
 8005e76:	4249      	neglt	r1, r1
 8005e78:	232d      	movlt	r3, #45	; 0x2d
 8005e7a:	232b      	movge	r3, #43	; 0x2b
 8005e7c:	2909      	cmp	r1, #9
 8005e7e:	f804 2b02 	strb.w	r2, [r4], #2
 8005e82:	7043      	strb	r3, [r0, #1]
 8005e84:	dd20      	ble.n	8005ec8 <__exponent+0x5a>
 8005e86:	f10d 0307 	add.w	r3, sp, #7
 8005e8a:	461f      	mov	r7, r3
 8005e8c:	260a      	movs	r6, #10
 8005e8e:	fb91 f5f6 	sdiv	r5, r1, r6
 8005e92:	fb06 1115 	mls	r1, r6, r5, r1
 8005e96:	3130      	adds	r1, #48	; 0x30
 8005e98:	2d09      	cmp	r5, #9
 8005e9a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005e9e:	f103 32ff 	add.w	r2, r3, #4294967295
 8005ea2:	4629      	mov	r1, r5
 8005ea4:	dc09      	bgt.n	8005eba <__exponent+0x4c>
 8005ea6:	3130      	adds	r1, #48	; 0x30
 8005ea8:	3b02      	subs	r3, #2
 8005eaa:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005eae:	42bb      	cmp	r3, r7
 8005eb0:	4622      	mov	r2, r4
 8005eb2:	d304      	bcc.n	8005ebe <__exponent+0x50>
 8005eb4:	1a10      	subs	r0, r2, r0
 8005eb6:	b003      	add	sp, #12
 8005eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005eba:	4613      	mov	r3, r2
 8005ebc:	e7e7      	b.n	8005e8e <__exponent+0x20>
 8005ebe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ec2:	f804 2b01 	strb.w	r2, [r4], #1
 8005ec6:	e7f2      	b.n	8005eae <__exponent+0x40>
 8005ec8:	2330      	movs	r3, #48	; 0x30
 8005eca:	4419      	add	r1, r3
 8005ecc:	7083      	strb	r3, [r0, #2]
 8005ece:	1d02      	adds	r2, r0, #4
 8005ed0:	70c1      	strb	r1, [r0, #3]
 8005ed2:	e7ef      	b.n	8005eb4 <__exponent+0x46>

08005ed4 <_printf_float>:
 8005ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ed8:	b08d      	sub	sp, #52	; 0x34
 8005eda:	460c      	mov	r4, r1
 8005edc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005ee0:	4616      	mov	r6, r2
 8005ee2:	461f      	mov	r7, r3
 8005ee4:	4605      	mov	r5, r0
 8005ee6:	f001 fcb9 	bl	800785c <_localeconv_r>
 8005eea:	6803      	ldr	r3, [r0, #0]
 8005eec:	9304      	str	r3, [sp, #16]
 8005eee:	4618      	mov	r0, r3
 8005ef0:	f7fa f96e 	bl	80001d0 <strlen>
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ef8:	f8d8 3000 	ldr.w	r3, [r8]
 8005efc:	9005      	str	r0, [sp, #20]
 8005efe:	3307      	adds	r3, #7
 8005f00:	f023 0307 	bic.w	r3, r3, #7
 8005f04:	f103 0208 	add.w	r2, r3, #8
 8005f08:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005f0c:	f8d4 b000 	ldr.w	fp, [r4]
 8005f10:	f8c8 2000 	str.w	r2, [r8]
 8005f14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f18:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005f1c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005f20:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005f24:	9307      	str	r3, [sp, #28]
 8005f26:	f8cd 8018 	str.w	r8, [sp, #24]
 8005f2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f2e:	4ba7      	ldr	r3, [pc, #668]	; (80061cc <_printf_float+0x2f8>)
 8005f30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f34:	f7fa fdfa 	bl	8000b2c <__aeabi_dcmpun>
 8005f38:	bb70      	cbnz	r0, 8005f98 <_printf_float+0xc4>
 8005f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8005f3e:	4ba3      	ldr	r3, [pc, #652]	; (80061cc <_printf_float+0x2f8>)
 8005f40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f44:	f7fa fdd4 	bl	8000af0 <__aeabi_dcmple>
 8005f48:	bb30      	cbnz	r0, 8005f98 <_printf_float+0xc4>
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	4640      	mov	r0, r8
 8005f50:	4649      	mov	r1, r9
 8005f52:	f7fa fdc3 	bl	8000adc <__aeabi_dcmplt>
 8005f56:	b110      	cbz	r0, 8005f5e <_printf_float+0x8a>
 8005f58:	232d      	movs	r3, #45	; 0x2d
 8005f5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f5e:	4a9c      	ldr	r2, [pc, #624]	; (80061d0 <_printf_float+0x2fc>)
 8005f60:	4b9c      	ldr	r3, [pc, #624]	; (80061d4 <_printf_float+0x300>)
 8005f62:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8005f66:	bf8c      	ite	hi
 8005f68:	4690      	movhi	r8, r2
 8005f6a:	4698      	movls	r8, r3
 8005f6c:	2303      	movs	r3, #3
 8005f6e:	f02b 0204 	bic.w	r2, fp, #4
 8005f72:	6123      	str	r3, [r4, #16]
 8005f74:	6022      	str	r2, [r4, #0]
 8005f76:	f04f 0900 	mov.w	r9, #0
 8005f7a:	9700      	str	r7, [sp, #0]
 8005f7c:	4633      	mov	r3, r6
 8005f7e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005f80:	4621      	mov	r1, r4
 8005f82:	4628      	mov	r0, r5
 8005f84:	f000 f9e6 	bl	8006354 <_printf_common>
 8005f88:	3001      	adds	r0, #1
 8005f8a:	f040 808d 	bne.w	80060a8 <_printf_float+0x1d4>
 8005f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f92:	b00d      	add	sp, #52	; 0x34
 8005f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f98:	4642      	mov	r2, r8
 8005f9a:	464b      	mov	r3, r9
 8005f9c:	4640      	mov	r0, r8
 8005f9e:	4649      	mov	r1, r9
 8005fa0:	f7fa fdc4 	bl	8000b2c <__aeabi_dcmpun>
 8005fa4:	b110      	cbz	r0, 8005fac <_printf_float+0xd8>
 8005fa6:	4a8c      	ldr	r2, [pc, #560]	; (80061d8 <_printf_float+0x304>)
 8005fa8:	4b8c      	ldr	r3, [pc, #560]	; (80061dc <_printf_float+0x308>)
 8005faa:	e7da      	b.n	8005f62 <_printf_float+0x8e>
 8005fac:	6861      	ldr	r1, [r4, #4]
 8005fae:	1c4b      	adds	r3, r1, #1
 8005fb0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005fb4:	a80a      	add	r0, sp, #40	; 0x28
 8005fb6:	d13e      	bne.n	8006036 <_printf_float+0x162>
 8005fb8:	2306      	movs	r3, #6
 8005fba:	6063      	str	r3, [r4, #4]
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005fc2:	ab09      	add	r3, sp, #36	; 0x24
 8005fc4:	9300      	str	r3, [sp, #0]
 8005fc6:	ec49 8b10 	vmov	d0, r8, r9
 8005fca:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005fce:	6022      	str	r2, [r4, #0]
 8005fd0:	f8cd a004 	str.w	sl, [sp, #4]
 8005fd4:	6861      	ldr	r1, [r4, #4]
 8005fd6:	4628      	mov	r0, r5
 8005fd8:	f7ff fee8 	bl	8005dac <__cvt>
 8005fdc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005fe0:	2b47      	cmp	r3, #71	; 0x47
 8005fe2:	4680      	mov	r8, r0
 8005fe4:	d109      	bne.n	8005ffa <_printf_float+0x126>
 8005fe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fe8:	1cd8      	adds	r0, r3, #3
 8005fea:	db02      	blt.n	8005ff2 <_printf_float+0x11e>
 8005fec:	6862      	ldr	r2, [r4, #4]
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	dd47      	ble.n	8006082 <_printf_float+0x1ae>
 8005ff2:	f1aa 0a02 	sub.w	sl, sl, #2
 8005ff6:	fa5f fa8a 	uxtb.w	sl, sl
 8005ffa:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005ffe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006000:	d824      	bhi.n	800604c <_printf_float+0x178>
 8006002:	3901      	subs	r1, #1
 8006004:	4652      	mov	r2, sl
 8006006:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800600a:	9109      	str	r1, [sp, #36]	; 0x24
 800600c:	f7ff ff2f 	bl	8005e6e <__exponent>
 8006010:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006012:	1813      	adds	r3, r2, r0
 8006014:	2a01      	cmp	r2, #1
 8006016:	4681      	mov	r9, r0
 8006018:	6123      	str	r3, [r4, #16]
 800601a:	dc02      	bgt.n	8006022 <_printf_float+0x14e>
 800601c:	6822      	ldr	r2, [r4, #0]
 800601e:	07d1      	lsls	r1, r2, #31
 8006020:	d501      	bpl.n	8006026 <_printf_float+0x152>
 8006022:	3301      	adds	r3, #1
 8006024:	6123      	str	r3, [r4, #16]
 8006026:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800602a:	2b00      	cmp	r3, #0
 800602c:	d0a5      	beq.n	8005f7a <_printf_float+0xa6>
 800602e:	232d      	movs	r3, #45	; 0x2d
 8006030:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006034:	e7a1      	b.n	8005f7a <_printf_float+0xa6>
 8006036:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800603a:	f000 8177 	beq.w	800632c <_printf_float+0x458>
 800603e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006042:	d1bb      	bne.n	8005fbc <_printf_float+0xe8>
 8006044:	2900      	cmp	r1, #0
 8006046:	d1b9      	bne.n	8005fbc <_printf_float+0xe8>
 8006048:	2301      	movs	r3, #1
 800604a:	e7b6      	b.n	8005fba <_printf_float+0xe6>
 800604c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006050:	d119      	bne.n	8006086 <_printf_float+0x1b2>
 8006052:	2900      	cmp	r1, #0
 8006054:	6863      	ldr	r3, [r4, #4]
 8006056:	dd0c      	ble.n	8006072 <_printf_float+0x19e>
 8006058:	6121      	str	r1, [r4, #16]
 800605a:	b913      	cbnz	r3, 8006062 <_printf_float+0x18e>
 800605c:	6822      	ldr	r2, [r4, #0]
 800605e:	07d2      	lsls	r2, r2, #31
 8006060:	d502      	bpl.n	8006068 <_printf_float+0x194>
 8006062:	3301      	adds	r3, #1
 8006064:	440b      	add	r3, r1
 8006066:	6123      	str	r3, [r4, #16]
 8006068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800606a:	65a3      	str	r3, [r4, #88]	; 0x58
 800606c:	f04f 0900 	mov.w	r9, #0
 8006070:	e7d9      	b.n	8006026 <_printf_float+0x152>
 8006072:	b913      	cbnz	r3, 800607a <_printf_float+0x1a6>
 8006074:	6822      	ldr	r2, [r4, #0]
 8006076:	07d0      	lsls	r0, r2, #31
 8006078:	d501      	bpl.n	800607e <_printf_float+0x1aa>
 800607a:	3302      	adds	r3, #2
 800607c:	e7f3      	b.n	8006066 <_printf_float+0x192>
 800607e:	2301      	movs	r3, #1
 8006080:	e7f1      	b.n	8006066 <_printf_float+0x192>
 8006082:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006086:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800608a:	4293      	cmp	r3, r2
 800608c:	db05      	blt.n	800609a <_printf_float+0x1c6>
 800608e:	6822      	ldr	r2, [r4, #0]
 8006090:	6123      	str	r3, [r4, #16]
 8006092:	07d1      	lsls	r1, r2, #31
 8006094:	d5e8      	bpl.n	8006068 <_printf_float+0x194>
 8006096:	3301      	adds	r3, #1
 8006098:	e7e5      	b.n	8006066 <_printf_float+0x192>
 800609a:	2b00      	cmp	r3, #0
 800609c:	bfd4      	ite	le
 800609e:	f1c3 0302 	rsble	r3, r3, #2
 80060a2:	2301      	movgt	r3, #1
 80060a4:	4413      	add	r3, r2
 80060a6:	e7de      	b.n	8006066 <_printf_float+0x192>
 80060a8:	6823      	ldr	r3, [r4, #0]
 80060aa:	055a      	lsls	r2, r3, #21
 80060ac:	d407      	bmi.n	80060be <_printf_float+0x1ea>
 80060ae:	6923      	ldr	r3, [r4, #16]
 80060b0:	4642      	mov	r2, r8
 80060b2:	4631      	mov	r1, r6
 80060b4:	4628      	mov	r0, r5
 80060b6:	47b8      	blx	r7
 80060b8:	3001      	adds	r0, #1
 80060ba:	d12b      	bne.n	8006114 <_printf_float+0x240>
 80060bc:	e767      	b.n	8005f8e <_printf_float+0xba>
 80060be:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80060c2:	f240 80dc 	bls.w	800627e <_printf_float+0x3aa>
 80060c6:	2200      	movs	r2, #0
 80060c8:	2300      	movs	r3, #0
 80060ca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80060ce:	f7fa fcfb 	bl	8000ac8 <__aeabi_dcmpeq>
 80060d2:	2800      	cmp	r0, #0
 80060d4:	d033      	beq.n	800613e <_printf_float+0x26a>
 80060d6:	2301      	movs	r3, #1
 80060d8:	4a41      	ldr	r2, [pc, #260]	; (80061e0 <_printf_float+0x30c>)
 80060da:	4631      	mov	r1, r6
 80060dc:	4628      	mov	r0, r5
 80060de:	47b8      	blx	r7
 80060e0:	3001      	adds	r0, #1
 80060e2:	f43f af54 	beq.w	8005f8e <_printf_float+0xba>
 80060e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060ea:	429a      	cmp	r2, r3
 80060ec:	db02      	blt.n	80060f4 <_printf_float+0x220>
 80060ee:	6823      	ldr	r3, [r4, #0]
 80060f0:	07d8      	lsls	r0, r3, #31
 80060f2:	d50f      	bpl.n	8006114 <_printf_float+0x240>
 80060f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80060f8:	4631      	mov	r1, r6
 80060fa:	4628      	mov	r0, r5
 80060fc:	47b8      	blx	r7
 80060fe:	3001      	adds	r0, #1
 8006100:	f43f af45 	beq.w	8005f8e <_printf_float+0xba>
 8006104:	f04f 0800 	mov.w	r8, #0
 8006108:	f104 091a 	add.w	r9, r4, #26
 800610c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800610e:	3b01      	subs	r3, #1
 8006110:	4543      	cmp	r3, r8
 8006112:	dc09      	bgt.n	8006128 <_printf_float+0x254>
 8006114:	6823      	ldr	r3, [r4, #0]
 8006116:	079b      	lsls	r3, r3, #30
 8006118:	f100 8103 	bmi.w	8006322 <_printf_float+0x44e>
 800611c:	68e0      	ldr	r0, [r4, #12]
 800611e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006120:	4298      	cmp	r0, r3
 8006122:	bfb8      	it	lt
 8006124:	4618      	movlt	r0, r3
 8006126:	e734      	b.n	8005f92 <_printf_float+0xbe>
 8006128:	2301      	movs	r3, #1
 800612a:	464a      	mov	r2, r9
 800612c:	4631      	mov	r1, r6
 800612e:	4628      	mov	r0, r5
 8006130:	47b8      	blx	r7
 8006132:	3001      	adds	r0, #1
 8006134:	f43f af2b 	beq.w	8005f8e <_printf_float+0xba>
 8006138:	f108 0801 	add.w	r8, r8, #1
 800613c:	e7e6      	b.n	800610c <_printf_float+0x238>
 800613e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006140:	2b00      	cmp	r3, #0
 8006142:	dc2b      	bgt.n	800619c <_printf_float+0x2c8>
 8006144:	2301      	movs	r3, #1
 8006146:	4a26      	ldr	r2, [pc, #152]	; (80061e0 <_printf_float+0x30c>)
 8006148:	4631      	mov	r1, r6
 800614a:	4628      	mov	r0, r5
 800614c:	47b8      	blx	r7
 800614e:	3001      	adds	r0, #1
 8006150:	f43f af1d 	beq.w	8005f8e <_printf_float+0xba>
 8006154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006156:	b923      	cbnz	r3, 8006162 <_printf_float+0x28e>
 8006158:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800615a:	b913      	cbnz	r3, 8006162 <_printf_float+0x28e>
 800615c:	6823      	ldr	r3, [r4, #0]
 800615e:	07d9      	lsls	r1, r3, #31
 8006160:	d5d8      	bpl.n	8006114 <_printf_float+0x240>
 8006162:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006166:	4631      	mov	r1, r6
 8006168:	4628      	mov	r0, r5
 800616a:	47b8      	blx	r7
 800616c:	3001      	adds	r0, #1
 800616e:	f43f af0e 	beq.w	8005f8e <_printf_float+0xba>
 8006172:	f04f 0900 	mov.w	r9, #0
 8006176:	f104 0a1a 	add.w	sl, r4, #26
 800617a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800617c:	425b      	negs	r3, r3
 800617e:	454b      	cmp	r3, r9
 8006180:	dc01      	bgt.n	8006186 <_printf_float+0x2b2>
 8006182:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006184:	e794      	b.n	80060b0 <_printf_float+0x1dc>
 8006186:	2301      	movs	r3, #1
 8006188:	4652      	mov	r2, sl
 800618a:	4631      	mov	r1, r6
 800618c:	4628      	mov	r0, r5
 800618e:	47b8      	blx	r7
 8006190:	3001      	adds	r0, #1
 8006192:	f43f aefc 	beq.w	8005f8e <_printf_float+0xba>
 8006196:	f109 0901 	add.w	r9, r9, #1
 800619a:	e7ee      	b.n	800617a <_printf_float+0x2a6>
 800619c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800619e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80061a0:	429a      	cmp	r2, r3
 80061a2:	bfa8      	it	ge
 80061a4:	461a      	movge	r2, r3
 80061a6:	2a00      	cmp	r2, #0
 80061a8:	4691      	mov	r9, r2
 80061aa:	dd07      	ble.n	80061bc <_printf_float+0x2e8>
 80061ac:	4613      	mov	r3, r2
 80061ae:	4631      	mov	r1, r6
 80061b0:	4642      	mov	r2, r8
 80061b2:	4628      	mov	r0, r5
 80061b4:	47b8      	blx	r7
 80061b6:	3001      	adds	r0, #1
 80061b8:	f43f aee9 	beq.w	8005f8e <_printf_float+0xba>
 80061bc:	f104 031a 	add.w	r3, r4, #26
 80061c0:	f04f 0b00 	mov.w	fp, #0
 80061c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80061c8:	9306      	str	r3, [sp, #24]
 80061ca:	e015      	b.n	80061f8 <_printf_float+0x324>
 80061cc:	7fefffff 	.word	0x7fefffff
 80061d0:	08008558 	.word	0x08008558
 80061d4:	08008554 	.word	0x08008554
 80061d8:	08008560 	.word	0x08008560
 80061dc:	0800855c 	.word	0x0800855c
 80061e0:	08008564 	.word	0x08008564
 80061e4:	2301      	movs	r3, #1
 80061e6:	9a06      	ldr	r2, [sp, #24]
 80061e8:	4631      	mov	r1, r6
 80061ea:	4628      	mov	r0, r5
 80061ec:	47b8      	blx	r7
 80061ee:	3001      	adds	r0, #1
 80061f0:	f43f aecd 	beq.w	8005f8e <_printf_float+0xba>
 80061f4:	f10b 0b01 	add.w	fp, fp, #1
 80061f8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80061fc:	ebaa 0309 	sub.w	r3, sl, r9
 8006200:	455b      	cmp	r3, fp
 8006202:	dcef      	bgt.n	80061e4 <_printf_float+0x310>
 8006204:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006208:	429a      	cmp	r2, r3
 800620a:	44d0      	add	r8, sl
 800620c:	db15      	blt.n	800623a <_printf_float+0x366>
 800620e:	6823      	ldr	r3, [r4, #0]
 8006210:	07da      	lsls	r2, r3, #31
 8006212:	d412      	bmi.n	800623a <_printf_float+0x366>
 8006214:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006216:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006218:	eba3 020a 	sub.w	r2, r3, sl
 800621c:	eba3 0a01 	sub.w	sl, r3, r1
 8006220:	4592      	cmp	sl, r2
 8006222:	bfa8      	it	ge
 8006224:	4692      	movge	sl, r2
 8006226:	f1ba 0f00 	cmp.w	sl, #0
 800622a:	dc0e      	bgt.n	800624a <_printf_float+0x376>
 800622c:	f04f 0800 	mov.w	r8, #0
 8006230:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006234:	f104 091a 	add.w	r9, r4, #26
 8006238:	e019      	b.n	800626e <_printf_float+0x39a>
 800623a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800623e:	4631      	mov	r1, r6
 8006240:	4628      	mov	r0, r5
 8006242:	47b8      	blx	r7
 8006244:	3001      	adds	r0, #1
 8006246:	d1e5      	bne.n	8006214 <_printf_float+0x340>
 8006248:	e6a1      	b.n	8005f8e <_printf_float+0xba>
 800624a:	4653      	mov	r3, sl
 800624c:	4642      	mov	r2, r8
 800624e:	4631      	mov	r1, r6
 8006250:	4628      	mov	r0, r5
 8006252:	47b8      	blx	r7
 8006254:	3001      	adds	r0, #1
 8006256:	d1e9      	bne.n	800622c <_printf_float+0x358>
 8006258:	e699      	b.n	8005f8e <_printf_float+0xba>
 800625a:	2301      	movs	r3, #1
 800625c:	464a      	mov	r2, r9
 800625e:	4631      	mov	r1, r6
 8006260:	4628      	mov	r0, r5
 8006262:	47b8      	blx	r7
 8006264:	3001      	adds	r0, #1
 8006266:	f43f ae92 	beq.w	8005f8e <_printf_float+0xba>
 800626a:	f108 0801 	add.w	r8, r8, #1
 800626e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006272:	1a9b      	subs	r3, r3, r2
 8006274:	eba3 030a 	sub.w	r3, r3, sl
 8006278:	4543      	cmp	r3, r8
 800627a:	dcee      	bgt.n	800625a <_printf_float+0x386>
 800627c:	e74a      	b.n	8006114 <_printf_float+0x240>
 800627e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006280:	2a01      	cmp	r2, #1
 8006282:	dc01      	bgt.n	8006288 <_printf_float+0x3b4>
 8006284:	07db      	lsls	r3, r3, #31
 8006286:	d53a      	bpl.n	80062fe <_printf_float+0x42a>
 8006288:	2301      	movs	r3, #1
 800628a:	4642      	mov	r2, r8
 800628c:	4631      	mov	r1, r6
 800628e:	4628      	mov	r0, r5
 8006290:	47b8      	blx	r7
 8006292:	3001      	adds	r0, #1
 8006294:	f43f ae7b 	beq.w	8005f8e <_printf_float+0xba>
 8006298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800629c:	4631      	mov	r1, r6
 800629e:	4628      	mov	r0, r5
 80062a0:	47b8      	blx	r7
 80062a2:	3001      	adds	r0, #1
 80062a4:	f108 0801 	add.w	r8, r8, #1
 80062a8:	f43f ae71 	beq.w	8005f8e <_printf_float+0xba>
 80062ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062ae:	2200      	movs	r2, #0
 80062b0:	f103 3aff 	add.w	sl, r3, #4294967295
 80062b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062b8:	2300      	movs	r3, #0
 80062ba:	f7fa fc05 	bl	8000ac8 <__aeabi_dcmpeq>
 80062be:	b9c8      	cbnz	r0, 80062f4 <_printf_float+0x420>
 80062c0:	4653      	mov	r3, sl
 80062c2:	4642      	mov	r2, r8
 80062c4:	4631      	mov	r1, r6
 80062c6:	4628      	mov	r0, r5
 80062c8:	47b8      	blx	r7
 80062ca:	3001      	adds	r0, #1
 80062cc:	d10e      	bne.n	80062ec <_printf_float+0x418>
 80062ce:	e65e      	b.n	8005f8e <_printf_float+0xba>
 80062d0:	2301      	movs	r3, #1
 80062d2:	4652      	mov	r2, sl
 80062d4:	4631      	mov	r1, r6
 80062d6:	4628      	mov	r0, r5
 80062d8:	47b8      	blx	r7
 80062da:	3001      	adds	r0, #1
 80062dc:	f43f ae57 	beq.w	8005f8e <_printf_float+0xba>
 80062e0:	f108 0801 	add.w	r8, r8, #1
 80062e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062e6:	3b01      	subs	r3, #1
 80062e8:	4543      	cmp	r3, r8
 80062ea:	dcf1      	bgt.n	80062d0 <_printf_float+0x3fc>
 80062ec:	464b      	mov	r3, r9
 80062ee:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80062f2:	e6de      	b.n	80060b2 <_printf_float+0x1de>
 80062f4:	f04f 0800 	mov.w	r8, #0
 80062f8:	f104 0a1a 	add.w	sl, r4, #26
 80062fc:	e7f2      	b.n	80062e4 <_printf_float+0x410>
 80062fe:	2301      	movs	r3, #1
 8006300:	e7df      	b.n	80062c2 <_printf_float+0x3ee>
 8006302:	2301      	movs	r3, #1
 8006304:	464a      	mov	r2, r9
 8006306:	4631      	mov	r1, r6
 8006308:	4628      	mov	r0, r5
 800630a:	47b8      	blx	r7
 800630c:	3001      	adds	r0, #1
 800630e:	f43f ae3e 	beq.w	8005f8e <_printf_float+0xba>
 8006312:	f108 0801 	add.w	r8, r8, #1
 8006316:	68e3      	ldr	r3, [r4, #12]
 8006318:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800631a:	1a9b      	subs	r3, r3, r2
 800631c:	4543      	cmp	r3, r8
 800631e:	dcf0      	bgt.n	8006302 <_printf_float+0x42e>
 8006320:	e6fc      	b.n	800611c <_printf_float+0x248>
 8006322:	f04f 0800 	mov.w	r8, #0
 8006326:	f104 0919 	add.w	r9, r4, #25
 800632a:	e7f4      	b.n	8006316 <_printf_float+0x442>
 800632c:	2900      	cmp	r1, #0
 800632e:	f43f ae8b 	beq.w	8006048 <_printf_float+0x174>
 8006332:	2300      	movs	r3, #0
 8006334:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8006338:	ab09      	add	r3, sp, #36	; 0x24
 800633a:	9300      	str	r3, [sp, #0]
 800633c:	ec49 8b10 	vmov	d0, r8, r9
 8006340:	6022      	str	r2, [r4, #0]
 8006342:	f8cd a004 	str.w	sl, [sp, #4]
 8006346:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800634a:	4628      	mov	r0, r5
 800634c:	f7ff fd2e 	bl	8005dac <__cvt>
 8006350:	4680      	mov	r8, r0
 8006352:	e648      	b.n	8005fe6 <_printf_float+0x112>

08006354 <_printf_common>:
 8006354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006358:	4691      	mov	r9, r2
 800635a:	461f      	mov	r7, r3
 800635c:	688a      	ldr	r2, [r1, #8]
 800635e:	690b      	ldr	r3, [r1, #16]
 8006360:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006364:	4293      	cmp	r3, r2
 8006366:	bfb8      	it	lt
 8006368:	4613      	movlt	r3, r2
 800636a:	f8c9 3000 	str.w	r3, [r9]
 800636e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006372:	4606      	mov	r6, r0
 8006374:	460c      	mov	r4, r1
 8006376:	b112      	cbz	r2, 800637e <_printf_common+0x2a>
 8006378:	3301      	adds	r3, #1
 800637a:	f8c9 3000 	str.w	r3, [r9]
 800637e:	6823      	ldr	r3, [r4, #0]
 8006380:	0699      	lsls	r1, r3, #26
 8006382:	bf42      	ittt	mi
 8006384:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006388:	3302      	addmi	r3, #2
 800638a:	f8c9 3000 	strmi.w	r3, [r9]
 800638e:	6825      	ldr	r5, [r4, #0]
 8006390:	f015 0506 	ands.w	r5, r5, #6
 8006394:	d107      	bne.n	80063a6 <_printf_common+0x52>
 8006396:	f104 0a19 	add.w	sl, r4, #25
 800639a:	68e3      	ldr	r3, [r4, #12]
 800639c:	f8d9 2000 	ldr.w	r2, [r9]
 80063a0:	1a9b      	subs	r3, r3, r2
 80063a2:	42ab      	cmp	r3, r5
 80063a4:	dc28      	bgt.n	80063f8 <_printf_common+0xa4>
 80063a6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80063aa:	6822      	ldr	r2, [r4, #0]
 80063ac:	3300      	adds	r3, #0
 80063ae:	bf18      	it	ne
 80063b0:	2301      	movne	r3, #1
 80063b2:	0692      	lsls	r2, r2, #26
 80063b4:	d42d      	bmi.n	8006412 <_printf_common+0xbe>
 80063b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063ba:	4639      	mov	r1, r7
 80063bc:	4630      	mov	r0, r6
 80063be:	47c0      	blx	r8
 80063c0:	3001      	adds	r0, #1
 80063c2:	d020      	beq.n	8006406 <_printf_common+0xb2>
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	68e5      	ldr	r5, [r4, #12]
 80063c8:	f8d9 2000 	ldr.w	r2, [r9]
 80063cc:	f003 0306 	and.w	r3, r3, #6
 80063d0:	2b04      	cmp	r3, #4
 80063d2:	bf08      	it	eq
 80063d4:	1aad      	subeq	r5, r5, r2
 80063d6:	68a3      	ldr	r3, [r4, #8]
 80063d8:	6922      	ldr	r2, [r4, #16]
 80063da:	bf0c      	ite	eq
 80063dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80063e0:	2500      	movne	r5, #0
 80063e2:	4293      	cmp	r3, r2
 80063e4:	bfc4      	itt	gt
 80063e6:	1a9b      	subgt	r3, r3, r2
 80063e8:	18ed      	addgt	r5, r5, r3
 80063ea:	f04f 0900 	mov.w	r9, #0
 80063ee:	341a      	adds	r4, #26
 80063f0:	454d      	cmp	r5, r9
 80063f2:	d11a      	bne.n	800642a <_printf_common+0xd6>
 80063f4:	2000      	movs	r0, #0
 80063f6:	e008      	b.n	800640a <_printf_common+0xb6>
 80063f8:	2301      	movs	r3, #1
 80063fa:	4652      	mov	r2, sl
 80063fc:	4639      	mov	r1, r7
 80063fe:	4630      	mov	r0, r6
 8006400:	47c0      	blx	r8
 8006402:	3001      	adds	r0, #1
 8006404:	d103      	bne.n	800640e <_printf_common+0xba>
 8006406:	f04f 30ff 	mov.w	r0, #4294967295
 800640a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800640e:	3501      	adds	r5, #1
 8006410:	e7c3      	b.n	800639a <_printf_common+0x46>
 8006412:	18e1      	adds	r1, r4, r3
 8006414:	1c5a      	adds	r2, r3, #1
 8006416:	2030      	movs	r0, #48	; 0x30
 8006418:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800641c:	4422      	add	r2, r4
 800641e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006422:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006426:	3302      	adds	r3, #2
 8006428:	e7c5      	b.n	80063b6 <_printf_common+0x62>
 800642a:	2301      	movs	r3, #1
 800642c:	4622      	mov	r2, r4
 800642e:	4639      	mov	r1, r7
 8006430:	4630      	mov	r0, r6
 8006432:	47c0      	blx	r8
 8006434:	3001      	adds	r0, #1
 8006436:	d0e6      	beq.n	8006406 <_printf_common+0xb2>
 8006438:	f109 0901 	add.w	r9, r9, #1
 800643c:	e7d8      	b.n	80063f0 <_printf_common+0x9c>
	...

08006440 <_printf_i>:
 8006440:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006444:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006448:	460c      	mov	r4, r1
 800644a:	7e09      	ldrb	r1, [r1, #24]
 800644c:	b085      	sub	sp, #20
 800644e:	296e      	cmp	r1, #110	; 0x6e
 8006450:	4617      	mov	r7, r2
 8006452:	4606      	mov	r6, r0
 8006454:	4698      	mov	r8, r3
 8006456:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006458:	f000 80b3 	beq.w	80065c2 <_printf_i+0x182>
 800645c:	d822      	bhi.n	80064a4 <_printf_i+0x64>
 800645e:	2963      	cmp	r1, #99	; 0x63
 8006460:	d036      	beq.n	80064d0 <_printf_i+0x90>
 8006462:	d80a      	bhi.n	800647a <_printf_i+0x3a>
 8006464:	2900      	cmp	r1, #0
 8006466:	f000 80b9 	beq.w	80065dc <_printf_i+0x19c>
 800646a:	2958      	cmp	r1, #88	; 0x58
 800646c:	f000 8083 	beq.w	8006576 <_printf_i+0x136>
 8006470:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006474:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006478:	e032      	b.n	80064e0 <_printf_i+0xa0>
 800647a:	2964      	cmp	r1, #100	; 0x64
 800647c:	d001      	beq.n	8006482 <_printf_i+0x42>
 800647e:	2969      	cmp	r1, #105	; 0x69
 8006480:	d1f6      	bne.n	8006470 <_printf_i+0x30>
 8006482:	6820      	ldr	r0, [r4, #0]
 8006484:	6813      	ldr	r3, [r2, #0]
 8006486:	0605      	lsls	r5, r0, #24
 8006488:	f103 0104 	add.w	r1, r3, #4
 800648c:	d52a      	bpl.n	80064e4 <_printf_i+0xa4>
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	6011      	str	r1, [r2, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	da03      	bge.n	800649e <_printf_i+0x5e>
 8006496:	222d      	movs	r2, #45	; 0x2d
 8006498:	425b      	negs	r3, r3
 800649a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800649e:	486f      	ldr	r0, [pc, #444]	; (800665c <_printf_i+0x21c>)
 80064a0:	220a      	movs	r2, #10
 80064a2:	e039      	b.n	8006518 <_printf_i+0xd8>
 80064a4:	2973      	cmp	r1, #115	; 0x73
 80064a6:	f000 809d 	beq.w	80065e4 <_printf_i+0x1a4>
 80064aa:	d808      	bhi.n	80064be <_printf_i+0x7e>
 80064ac:	296f      	cmp	r1, #111	; 0x6f
 80064ae:	d020      	beq.n	80064f2 <_printf_i+0xb2>
 80064b0:	2970      	cmp	r1, #112	; 0x70
 80064b2:	d1dd      	bne.n	8006470 <_printf_i+0x30>
 80064b4:	6823      	ldr	r3, [r4, #0]
 80064b6:	f043 0320 	orr.w	r3, r3, #32
 80064ba:	6023      	str	r3, [r4, #0]
 80064bc:	e003      	b.n	80064c6 <_printf_i+0x86>
 80064be:	2975      	cmp	r1, #117	; 0x75
 80064c0:	d017      	beq.n	80064f2 <_printf_i+0xb2>
 80064c2:	2978      	cmp	r1, #120	; 0x78
 80064c4:	d1d4      	bne.n	8006470 <_printf_i+0x30>
 80064c6:	2378      	movs	r3, #120	; 0x78
 80064c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80064cc:	4864      	ldr	r0, [pc, #400]	; (8006660 <_printf_i+0x220>)
 80064ce:	e055      	b.n	800657c <_printf_i+0x13c>
 80064d0:	6813      	ldr	r3, [r2, #0]
 80064d2:	1d19      	adds	r1, r3, #4
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6011      	str	r1, [r2, #0]
 80064d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80064dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80064e0:	2301      	movs	r3, #1
 80064e2:	e08c      	b.n	80065fe <_printf_i+0x1be>
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	6011      	str	r1, [r2, #0]
 80064e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80064ec:	bf18      	it	ne
 80064ee:	b21b      	sxthne	r3, r3
 80064f0:	e7cf      	b.n	8006492 <_printf_i+0x52>
 80064f2:	6813      	ldr	r3, [r2, #0]
 80064f4:	6825      	ldr	r5, [r4, #0]
 80064f6:	1d18      	adds	r0, r3, #4
 80064f8:	6010      	str	r0, [r2, #0]
 80064fa:	0628      	lsls	r0, r5, #24
 80064fc:	d501      	bpl.n	8006502 <_printf_i+0xc2>
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	e002      	b.n	8006508 <_printf_i+0xc8>
 8006502:	0668      	lsls	r0, r5, #25
 8006504:	d5fb      	bpl.n	80064fe <_printf_i+0xbe>
 8006506:	881b      	ldrh	r3, [r3, #0]
 8006508:	4854      	ldr	r0, [pc, #336]	; (800665c <_printf_i+0x21c>)
 800650a:	296f      	cmp	r1, #111	; 0x6f
 800650c:	bf14      	ite	ne
 800650e:	220a      	movne	r2, #10
 8006510:	2208      	moveq	r2, #8
 8006512:	2100      	movs	r1, #0
 8006514:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006518:	6865      	ldr	r5, [r4, #4]
 800651a:	60a5      	str	r5, [r4, #8]
 800651c:	2d00      	cmp	r5, #0
 800651e:	f2c0 8095 	blt.w	800664c <_printf_i+0x20c>
 8006522:	6821      	ldr	r1, [r4, #0]
 8006524:	f021 0104 	bic.w	r1, r1, #4
 8006528:	6021      	str	r1, [r4, #0]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d13d      	bne.n	80065aa <_printf_i+0x16a>
 800652e:	2d00      	cmp	r5, #0
 8006530:	f040 808e 	bne.w	8006650 <_printf_i+0x210>
 8006534:	4665      	mov	r5, ip
 8006536:	2a08      	cmp	r2, #8
 8006538:	d10b      	bne.n	8006552 <_printf_i+0x112>
 800653a:	6823      	ldr	r3, [r4, #0]
 800653c:	07db      	lsls	r3, r3, #31
 800653e:	d508      	bpl.n	8006552 <_printf_i+0x112>
 8006540:	6923      	ldr	r3, [r4, #16]
 8006542:	6862      	ldr	r2, [r4, #4]
 8006544:	429a      	cmp	r2, r3
 8006546:	bfde      	ittt	le
 8006548:	2330      	movle	r3, #48	; 0x30
 800654a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800654e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006552:	ebac 0305 	sub.w	r3, ip, r5
 8006556:	6123      	str	r3, [r4, #16]
 8006558:	f8cd 8000 	str.w	r8, [sp]
 800655c:	463b      	mov	r3, r7
 800655e:	aa03      	add	r2, sp, #12
 8006560:	4621      	mov	r1, r4
 8006562:	4630      	mov	r0, r6
 8006564:	f7ff fef6 	bl	8006354 <_printf_common>
 8006568:	3001      	adds	r0, #1
 800656a:	d14d      	bne.n	8006608 <_printf_i+0x1c8>
 800656c:	f04f 30ff 	mov.w	r0, #4294967295
 8006570:	b005      	add	sp, #20
 8006572:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006576:	4839      	ldr	r0, [pc, #228]	; (800665c <_printf_i+0x21c>)
 8006578:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800657c:	6813      	ldr	r3, [r2, #0]
 800657e:	6821      	ldr	r1, [r4, #0]
 8006580:	1d1d      	adds	r5, r3, #4
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	6015      	str	r5, [r2, #0]
 8006586:	060a      	lsls	r2, r1, #24
 8006588:	d50b      	bpl.n	80065a2 <_printf_i+0x162>
 800658a:	07ca      	lsls	r2, r1, #31
 800658c:	bf44      	itt	mi
 800658e:	f041 0120 	orrmi.w	r1, r1, #32
 8006592:	6021      	strmi	r1, [r4, #0]
 8006594:	b91b      	cbnz	r3, 800659e <_printf_i+0x15e>
 8006596:	6822      	ldr	r2, [r4, #0]
 8006598:	f022 0220 	bic.w	r2, r2, #32
 800659c:	6022      	str	r2, [r4, #0]
 800659e:	2210      	movs	r2, #16
 80065a0:	e7b7      	b.n	8006512 <_printf_i+0xd2>
 80065a2:	064d      	lsls	r5, r1, #25
 80065a4:	bf48      	it	mi
 80065a6:	b29b      	uxthmi	r3, r3
 80065a8:	e7ef      	b.n	800658a <_printf_i+0x14a>
 80065aa:	4665      	mov	r5, ip
 80065ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80065b0:	fb02 3311 	mls	r3, r2, r1, r3
 80065b4:	5cc3      	ldrb	r3, [r0, r3]
 80065b6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80065ba:	460b      	mov	r3, r1
 80065bc:	2900      	cmp	r1, #0
 80065be:	d1f5      	bne.n	80065ac <_printf_i+0x16c>
 80065c0:	e7b9      	b.n	8006536 <_printf_i+0xf6>
 80065c2:	6813      	ldr	r3, [r2, #0]
 80065c4:	6825      	ldr	r5, [r4, #0]
 80065c6:	6961      	ldr	r1, [r4, #20]
 80065c8:	1d18      	adds	r0, r3, #4
 80065ca:	6010      	str	r0, [r2, #0]
 80065cc:	0628      	lsls	r0, r5, #24
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	d501      	bpl.n	80065d6 <_printf_i+0x196>
 80065d2:	6019      	str	r1, [r3, #0]
 80065d4:	e002      	b.n	80065dc <_printf_i+0x19c>
 80065d6:	066a      	lsls	r2, r5, #25
 80065d8:	d5fb      	bpl.n	80065d2 <_printf_i+0x192>
 80065da:	8019      	strh	r1, [r3, #0]
 80065dc:	2300      	movs	r3, #0
 80065de:	6123      	str	r3, [r4, #16]
 80065e0:	4665      	mov	r5, ip
 80065e2:	e7b9      	b.n	8006558 <_printf_i+0x118>
 80065e4:	6813      	ldr	r3, [r2, #0]
 80065e6:	1d19      	adds	r1, r3, #4
 80065e8:	6011      	str	r1, [r2, #0]
 80065ea:	681d      	ldr	r5, [r3, #0]
 80065ec:	6862      	ldr	r2, [r4, #4]
 80065ee:	2100      	movs	r1, #0
 80065f0:	4628      	mov	r0, r5
 80065f2:	f7f9 fdf5 	bl	80001e0 <memchr>
 80065f6:	b108      	cbz	r0, 80065fc <_printf_i+0x1bc>
 80065f8:	1b40      	subs	r0, r0, r5
 80065fa:	6060      	str	r0, [r4, #4]
 80065fc:	6863      	ldr	r3, [r4, #4]
 80065fe:	6123      	str	r3, [r4, #16]
 8006600:	2300      	movs	r3, #0
 8006602:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006606:	e7a7      	b.n	8006558 <_printf_i+0x118>
 8006608:	6923      	ldr	r3, [r4, #16]
 800660a:	462a      	mov	r2, r5
 800660c:	4639      	mov	r1, r7
 800660e:	4630      	mov	r0, r6
 8006610:	47c0      	blx	r8
 8006612:	3001      	adds	r0, #1
 8006614:	d0aa      	beq.n	800656c <_printf_i+0x12c>
 8006616:	6823      	ldr	r3, [r4, #0]
 8006618:	079b      	lsls	r3, r3, #30
 800661a:	d413      	bmi.n	8006644 <_printf_i+0x204>
 800661c:	68e0      	ldr	r0, [r4, #12]
 800661e:	9b03      	ldr	r3, [sp, #12]
 8006620:	4298      	cmp	r0, r3
 8006622:	bfb8      	it	lt
 8006624:	4618      	movlt	r0, r3
 8006626:	e7a3      	b.n	8006570 <_printf_i+0x130>
 8006628:	2301      	movs	r3, #1
 800662a:	464a      	mov	r2, r9
 800662c:	4639      	mov	r1, r7
 800662e:	4630      	mov	r0, r6
 8006630:	47c0      	blx	r8
 8006632:	3001      	adds	r0, #1
 8006634:	d09a      	beq.n	800656c <_printf_i+0x12c>
 8006636:	3501      	adds	r5, #1
 8006638:	68e3      	ldr	r3, [r4, #12]
 800663a:	9a03      	ldr	r2, [sp, #12]
 800663c:	1a9b      	subs	r3, r3, r2
 800663e:	42ab      	cmp	r3, r5
 8006640:	dcf2      	bgt.n	8006628 <_printf_i+0x1e8>
 8006642:	e7eb      	b.n	800661c <_printf_i+0x1dc>
 8006644:	2500      	movs	r5, #0
 8006646:	f104 0919 	add.w	r9, r4, #25
 800664a:	e7f5      	b.n	8006638 <_printf_i+0x1f8>
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1ac      	bne.n	80065aa <_printf_i+0x16a>
 8006650:	7803      	ldrb	r3, [r0, #0]
 8006652:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006656:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800665a:	e76c      	b.n	8006536 <_printf_i+0xf6>
 800665c:	08008566 	.word	0x08008566
 8006660:	08008577 	.word	0x08008577

08006664 <iprintf>:
 8006664:	b40f      	push	{r0, r1, r2, r3}
 8006666:	4b0a      	ldr	r3, [pc, #40]	; (8006690 <iprintf+0x2c>)
 8006668:	b513      	push	{r0, r1, r4, lr}
 800666a:	681c      	ldr	r4, [r3, #0]
 800666c:	b124      	cbz	r4, 8006678 <iprintf+0x14>
 800666e:	69a3      	ldr	r3, [r4, #24]
 8006670:	b913      	cbnz	r3, 8006678 <iprintf+0x14>
 8006672:	4620      	mov	r0, r4
 8006674:	f001 f868 	bl	8007748 <__sinit>
 8006678:	ab05      	add	r3, sp, #20
 800667a:	9a04      	ldr	r2, [sp, #16]
 800667c:	68a1      	ldr	r1, [r4, #8]
 800667e:	9301      	str	r3, [sp, #4]
 8006680:	4620      	mov	r0, r4
 8006682:	f001 fd2b 	bl	80080dc <_vfiprintf_r>
 8006686:	b002      	add	sp, #8
 8006688:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800668c:	b004      	add	sp, #16
 800668e:	4770      	bx	lr
 8006690:	20000010 	.word	0x20000010

08006694 <_puts_r>:
 8006694:	b570      	push	{r4, r5, r6, lr}
 8006696:	460e      	mov	r6, r1
 8006698:	4605      	mov	r5, r0
 800669a:	b118      	cbz	r0, 80066a4 <_puts_r+0x10>
 800669c:	6983      	ldr	r3, [r0, #24]
 800669e:	b90b      	cbnz	r3, 80066a4 <_puts_r+0x10>
 80066a0:	f001 f852 	bl	8007748 <__sinit>
 80066a4:	69ab      	ldr	r3, [r5, #24]
 80066a6:	68ac      	ldr	r4, [r5, #8]
 80066a8:	b913      	cbnz	r3, 80066b0 <_puts_r+0x1c>
 80066aa:	4628      	mov	r0, r5
 80066ac:	f001 f84c 	bl	8007748 <__sinit>
 80066b0:	4b23      	ldr	r3, [pc, #140]	; (8006740 <_puts_r+0xac>)
 80066b2:	429c      	cmp	r4, r3
 80066b4:	d117      	bne.n	80066e6 <_puts_r+0x52>
 80066b6:	686c      	ldr	r4, [r5, #4]
 80066b8:	89a3      	ldrh	r3, [r4, #12]
 80066ba:	071b      	lsls	r3, r3, #28
 80066bc:	d51d      	bpl.n	80066fa <_puts_r+0x66>
 80066be:	6923      	ldr	r3, [r4, #16]
 80066c0:	b1db      	cbz	r3, 80066fa <_puts_r+0x66>
 80066c2:	3e01      	subs	r6, #1
 80066c4:	68a3      	ldr	r3, [r4, #8]
 80066c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80066ca:	3b01      	subs	r3, #1
 80066cc:	60a3      	str	r3, [r4, #8]
 80066ce:	b9e9      	cbnz	r1, 800670c <_puts_r+0x78>
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	da2e      	bge.n	8006732 <_puts_r+0x9e>
 80066d4:	4622      	mov	r2, r4
 80066d6:	210a      	movs	r1, #10
 80066d8:	4628      	mov	r0, r5
 80066da:	f000 f83f 	bl	800675c <__swbuf_r>
 80066de:	3001      	adds	r0, #1
 80066e0:	d011      	beq.n	8006706 <_puts_r+0x72>
 80066e2:	200a      	movs	r0, #10
 80066e4:	e011      	b.n	800670a <_puts_r+0x76>
 80066e6:	4b17      	ldr	r3, [pc, #92]	; (8006744 <_puts_r+0xb0>)
 80066e8:	429c      	cmp	r4, r3
 80066ea:	d101      	bne.n	80066f0 <_puts_r+0x5c>
 80066ec:	68ac      	ldr	r4, [r5, #8]
 80066ee:	e7e3      	b.n	80066b8 <_puts_r+0x24>
 80066f0:	4b15      	ldr	r3, [pc, #84]	; (8006748 <_puts_r+0xb4>)
 80066f2:	429c      	cmp	r4, r3
 80066f4:	bf08      	it	eq
 80066f6:	68ec      	ldreq	r4, [r5, #12]
 80066f8:	e7de      	b.n	80066b8 <_puts_r+0x24>
 80066fa:	4621      	mov	r1, r4
 80066fc:	4628      	mov	r0, r5
 80066fe:	f000 f87f 	bl	8006800 <__swsetup_r>
 8006702:	2800      	cmp	r0, #0
 8006704:	d0dd      	beq.n	80066c2 <_puts_r+0x2e>
 8006706:	f04f 30ff 	mov.w	r0, #4294967295
 800670a:	bd70      	pop	{r4, r5, r6, pc}
 800670c:	2b00      	cmp	r3, #0
 800670e:	da04      	bge.n	800671a <_puts_r+0x86>
 8006710:	69a2      	ldr	r2, [r4, #24]
 8006712:	429a      	cmp	r2, r3
 8006714:	dc06      	bgt.n	8006724 <_puts_r+0x90>
 8006716:	290a      	cmp	r1, #10
 8006718:	d004      	beq.n	8006724 <_puts_r+0x90>
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	1c5a      	adds	r2, r3, #1
 800671e:	6022      	str	r2, [r4, #0]
 8006720:	7019      	strb	r1, [r3, #0]
 8006722:	e7cf      	b.n	80066c4 <_puts_r+0x30>
 8006724:	4622      	mov	r2, r4
 8006726:	4628      	mov	r0, r5
 8006728:	f000 f818 	bl	800675c <__swbuf_r>
 800672c:	3001      	adds	r0, #1
 800672e:	d1c9      	bne.n	80066c4 <_puts_r+0x30>
 8006730:	e7e9      	b.n	8006706 <_puts_r+0x72>
 8006732:	6823      	ldr	r3, [r4, #0]
 8006734:	200a      	movs	r0, #10
 8006736:	1c5a      	adds	r2, r3, #1
 8006738:	6022      	str	r2, [r4, #0]
 800673a:	7018      	strb	r0, [r3, #0]
 800673c:	e7e5      	b.n	800670a <_puts_r+0x76>
 800673e:	bf00      	nop
 8006740:	080085b8 	.word	0x080085b8
 8006744:	080085d8 	.word	0x080085d8
 8006748:	08008598 	.word	0x08008598

0800674c <puts>:
 800674c:	4b02      	ldr	r3, [pc, #8]	; (8006758 <puts+0xc>)
 800674e:	4601      	mov	r1, r0
 8006750:	6818      	ldr	r0, [r3, #0]
 8006752:	f7ff bf9f 	b.w	8006694 <_puts_r>
 8006756:	bf00      	nop
 8006758:	20000010 	.word	0x20000010

0800675c <__swbuf_r>:
 800675c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800675e:	460e      	mov	r6, r1
 8006760:	4614      	mov	r4, r2
 8006762:	4605      	mov	r5, r0
 8006764:	b118      	cbz	r0, 800676e <__swbuf_r+0x12>
 8006766:	6983      	ldr	r3, [r0, #24]
 8006768:	b90b      	cbnz	r3, 800676e <__swbuf_r+0x12>
 800676a:	f000 ffed 	bl	8007748 <__sinit>
 800676e:	4b21      	ldr	r3, [pc, #132]	; (80067f4 <__swbuf_r+0x98>)
 8006770:	429c      	cmp	r4, r3
 8006772:	d12a      	bne.n	80067ca <__swbuf_r+0x6e>
 8006774:	686c      	ldr	r4, [r5, #4]
 8006776:	69a3      	ldr	r3, [r4, #24]
 8006778:	60a3      	str	r3, [r4, #8]
 800677a:	89a3      	ldrh	r3, [r4, #12]
 800677c:	071a      	lsls	r2, r3, #28
 800677e:	d52e      	bpl.n	80067de <__swbuf_r+0x82>
 8006780:	6923      	ldr	r3, [r4, #16]
 8006782:	b363      	cbz	r3, 80067de <__swbuf_r+0x82>
 8006784:	6923      	ldr	r3, [r4, #16]
 8006786:	6820      	ldr	r0, [r4, #0]
 8006788:	1ac0      	subs	r0, r0, r3
 800678a:	6963      	ldr	r3, [r4, #20]
 800678c:	b2f6      	uxtb	r6, r6
 800678e:	4283      	cmp	r3, r0
 8006790:	4637      	mov	r7, r6
 8006792:	dc04      	bgt.n	800679e <__swbuf_r+0x42>
 8006794:	4621      	mov	r1, r4
 8006796:	4628      	mov	r0, r5
 8006798:	f000 ff6c 	bl	8007674 <_fflush_r>
 800679c:	bb28      	cbnz	r0, 80067ea <__swbuf_r+0x8e>
 800679e:	68a3      	ldr	r3, [r4, #8]
 80067a0:	3b01      	subs	r3, #1
 80067a2:	60a3      	str	r3, [r4, #8]
 80067a4:	6823      	ldr	r3, [r4, #0]
 80067a6:	1c5a      	adds	r2, r3, #1
 80067a8:	6022      	str	r2, [r4, #0]
 80067aa:	701e      	strb	r6, [r3, #0]
 80067ac:	6963      	ldr	r3, [r4, #20]
 80067ae:	3001      	adds	r0, #1
 80067b0:	4283      	cmp	r3, r0
 80067b2:	d004      	beq.n	80067be <__swbuf_r+0x62>
 80067b4:	89a3      	ldrh	r3, [r4, #12]
 80067b6:	07db      	lsls	r3, r3, #31
 80067b8:	d519      	bpl.n	80067ee <__swbuf_r+0x92>
 80067ba:	2e0a      	cmp	r6, #10
 80067bc:	d117      	bne.n	80067ee <__swbuf_r+0x92>
 80067be:	4621      	mov	r1, r4
 80067c0:	4628      	mov	r0, r5
 80067c2:	f000 ff57 	bl	8007674 <_fflush_r>
 80067c6:	b190      	cbz	r0, 80067ee <__swbuf_r+0x92>
 80067c8:	e00f      	b.n	80067ea <__swbuf_r+0x8e>
 80067ca:	4b0b      	ldr	r3, [pc, #44]	; (80067f8 <__swbuf_r+0x9c>)
 80067cc:	429c      	cmp	r4, r3
 80067ce:	d101      	bne.n	80067d4 <__swbuf_r+0x78>
 80067d0:	68ac      	ldr	r4, [r5, #8]
 80067d2:	e7d0      	b.n	8006776 <__swbuf_r+0x1a>
 80067d4:	4b09      	ldr	r3, [pc, #36]	; (80067fc <__swbuf_r+0xa0>)
 80067d6:	429c      	cmp	r4, r3
 80067d8:	bf08      	it	eq
 80067da:	68ec      	ldreq	r4, [r5, #12]
 80067dc:	e7cb      	b.n	8006776 <__swbuf_r+0x1a>
 80067de:	4621      	mov	r1, r4
 80067e0:	4628      	mov	r0, r5
 80067e2:	f000 f80d 	bl	8006800 <__swsetup_r>
 80067e6:	2800      	cmp	r0, #0
 80067e8:	d0cc      	beq.n	8006784 <__swbuf_r+0x28>
 80067ea:	f04f 37ff 	mov.w	r7, #4294967295
 80067ee:	4638      	mov	r0, r7
 80067f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067f2:	bf00      	nop
 80067f4:	080085b8 	.word	0x080085b8
 80067f8:	080085d8 	.word	0x080085d8
 80067fc:	08008598 	.word	0x08008598

08006800 <__swsetup_r>:
 8006800:	4b32      	ldr	r3, [pc, #200]	; (80068cc <__swsetup_r+0xcc>)
 8006802:	b570      	push	{r4, r5, r6, lr}
 8006804:	681d      	ldr	r5, [r3, #0]
 8006806:	4606      	mov	r6, r0
 8006808:	460c      	mov	r4, r1
 800680a:	b125      	cbz	r5, 8006816 <__swsetup_r+0x16>
 800680c:	69ab      	ldr	r3, [r5, #24]
 800680e:	b913      	cbnz	r3, 8006816 <__swsetup_r+0x16>
 8006810:	4628      	mov	r0, r5
 8006812:	f000 ff99 	bl	8007748 <__sinit>
 8006816:	4b2e      	ldr	r3, [pc, #184]	; (80068d0 <__swsetup_r+0xd0>)
 8006818:	429c      	cmp	r4, r3
 800681a:	d10f      	bne.n	800683c <__swsetup_r+0x3c>
 800681c:	686c      	ldr	r4, [r5, #4]
 800681e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006822:	b29a      	uxth	r2, r3
 8006824:	0715      	lsls	r5, r2, #28
 8006826:	d42c      	bmi.n	8006882 <__swsetup_r+0x82>
 8006828:	06d0      	lsls	r0, r2, #27
 800682a:	d411      	bmi.n	8006850 <__swsetup_r+0x50>
 800682c:	2209      	movs	r2, #9
 800682e:	6032      	str	r2, [r6, #0]
 8006830:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006834:	81a3      	strh	r3, [r4, #12]
 8006836:	f04f 30ff 	mov.w	r0, #4294967295
 800683a:	e03e      	b.n	80068ba <__swsetup_r+0xba>
 800683c:	4b25      	ldr	r3, [pc, #148]	; (80068d4 <__swsetup_r+0xd4>)
 800683e:	429c      	cmp	r4, r3
 8006840:	d101      	bne.n	8006846 <__swsetup_r+0x46>
 8006842:	68ac      	ldr	r4, [r5, #8]
 8006844:	e7eb      	b.n	800681e <__swsetup_r+0x1e>
 8006846:	4b24      	ldr	r3, [pc, #144]	; (80068d8 <__swsetup_r+0xd8>)
 8006848:	429c      	cmp	r4, r3
 800684a:	bf08      	it	eq
 800684c:	68ec      	ldreq	r4, [r5, #12]
 800684e:	e7e6      	b.n	800681e <__swsetup_r+0x1e>
 8006850:	0751      	lsls	r1, r2, #29
 8006852:	d512      	bpl.n	800687a <__swsetup_r+0x7a>
 8006854:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006856:	b141      	cbz	r1, 800686a <__swsetup_r+0x6a>
 8006858:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800685c:	4299      	cmp	r1, r3
 800685e:	d002      	beq.n	8006866 <__swsetup_r+0x66>
 8006860:	4630      	mov	r0, r6
 8006862:	f001 fb69 	bl	8007f38 <_free_r>
 8006866:	2300      	movs	r3, #0
 8006868:	6363      	str	r3, [r4, #52]	; 0x34
 800686a:	89a3      	ldrh	r3, [r4, #12]
 800686c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006870:	81a3      	strh	r3, [r4, #12]
 8006872:	2300      	movs	r3, #0
 8006874:	6063      	str	r3, [r4, #4]
 8006876:	6923      	ldr	r3, [r4, #16]
 8006878:	6023      	str	r3, [r4, #0]
 800687a:	89a3      	ldrh	r3, [r4, #12]
 800687c:	f043 0308 	orr.w	r3, r3, #8
 8006880:	81a3      	strh	r3, [r4, #12]
 8006882:	6923      	ldr	r3, [r4, #16]
 8006884:	b94b      	cbnz	r3, 800689a <__swsetup_r+0x9a>
 8006886:	89a3      	ldrh	r3, [r4, #12]
 8006888:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800688c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006890:	d003      	beq.n	800689a <__swsetup_r+0x9a>
 8006892:	4621      	mov	r1, r4
 8006894:	4630      	mov	r0, r6
 8006896:	f001 f813 	bl	80078c0 <__smakebuf_r>
 800689a:	89a2      	ldrh	r2, [r4, #12]
 800689c:	f012 0301 	ands.w	r3, r2, #1
 80068a0:	d00c      	beq.n	80068bc <__swsetup_r+0xbc>
 80068a2:	2300      	movs	r3, #0
 80068a4:	60a3      	str	r3, [r4, #8]
 80068a6:	6963      	ldr	r3, [r4, #20]
 80068a8:	425b      	negs	r3, r3
 80068aa:	61a3      	str	r3, [r4, #24]
 80068ac:	6923      	ldr	r3, [r4, #16]
 80068ae:	b953      	cbnz	r3, 80068c6 <__swsetup_r+0xc6>
 80068b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068b4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80068b8:	d1ba      	bne.n	8006830 <__swsetup_r+0x30>
 80068ba:	bd70      	pop	{r4, r5, r6, pc}
 80068bc:	0792      	lsls	r2, r2, #30
 80068be:	bf58      	it	pl
 80068c0:	6963      	ldrpl	r3, [r4, #20]
 80068c2:	60a3      	str	r3, [r4, #8]
 80068c4:	e7f2      	b.n	80068ac <__swsetup_r+0xac>
 80068c6:	2000      	movs	r0, #0
 80068c8:	e7f7      	b.n	80068ba <__swsetup_r+0xba>
 80068ca:	bf00      	nop
 80068cc:	20000010 	.word	0x20000010
 80068d0:	080085b8 	.word	0x080085b8
 80068d4:	080085d8 	.word	0x080085d8
 80068d8:	08008598 	.word	0x08008598

080068dc <quorem>:
 80068dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068e0:	6903      	ldr	r3, [r0, #16]
 80068e2:	690c      	ldr	r4, [r1, #16]
 80068e4:	42a3      	cmp	r3, r4
 80068e6:	4680      	mov	r8, r0
 80068e8:	f2c0 8082 	blt.w	80069f0 <quorem+0x114>
 80068ec:	3c01      	subs	r4, #1
 80068ee:	f101 0714 	add.w	r7, r1, #20
 80068f2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80068f6:	f100 0614 	add.w	r6, r0, #20
 80068fa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80068fe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006902:	eb06 030c 	add.w	r3, r6, ip
 8006906:	3501      	adds	r5, #1
 8006908:	eb07 090c 	add.w	r9, r7, ip
 800690c:	9301      	str	r3, [sp, #4]
 800690e:	fbb0 f5f5 	udiv	r5, r0, r5
 8006912:	b395      	cbz	r5, 800697a <quorem+0x9e>
 8006914:	f04f 0a00 	mov.w	sl, #0
 8006918:	4638      	mov	r0, r7
 800691a:	46b6      	mov	lr, r6
 800691c:	46d3      	mov	fp, sl
 800691e:	f850 2b04 	ldr.w	r2, [r0], #4
 8006922:	b293      	uxth	r3, r2
 8006924:	fb05 a303 	mla	r3, r5, r3, sl
 8006928:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800692c:	b29b      	uxth	r3, r3
 800692e:	ebab 0303 	sub.w	r3, fp, r3
 8006932:	0c12      	lsrs	r2, r2, #16
 8006934:	f8de b000 	ldr.w	fp, [lr]
 8006938:	fb05 a202 	mla	r2, r5, r2, sl
 800693c:	fa13 f38b 	uxtah	r3, r3, fp
 8006940:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006944:	fa1f fb82 	uxth.w	fp, r2
 8006948:	f8de 2000 	ldr.w	r2, [lr]
 800694c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006950:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006954:	b29b      	uxth	r3, r3
 8006956:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800695a:	4581      	cmp	r9, r0
 800695c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006960:	f84e 3b04 	str.w	r3, [lr], #4
 8006964:	d2db      	bcs.n	800691e <quorem+0x42>
 8006966:	f856 300c 	ldr.w	r3, [r6, ip]
 800696a:	b933      	cbnz	r3, 800697a <quorem+0x9e>
 800696c:	9b01      	ldr	r3, [sp, #4]
 800696e:	3b04      	subs	r3, #4
 8006970:	429e      	cmp	r6, r3
 8006972:	461a      	mov	r2, r3
 8006974:	d330      	bcc.n	80069d8 <quorem+0xfc>
 8006976:	f8c8 4010 	str.w	r4, [r8, #16]
 800697a:	4640      	mov	r0, r8
 800697c:	f001 fa08 	bl	8007d90 <__mcmp>
 8006980:	2800      	cmp	r0, #0
 8006982:	db25      	blt.n	80069d0 <quorem+0xf4>
 8006984:	3501      	adds	r5, #1
 8006986:	4630      	mov	r0, r6
 8006988:	f04f 0c00 	mov.w	ip, #0
 800698c:	f857 2b04 	ldr.w	r2, [r7], #4
 8006990:	f8d0 e000 	ldr.w	lr, [r0]
 8006994:	b293      	uxth	r3, r2
 8006996:	ebac 0303 	sub.w	r3, ip, r3
 800699a:	0c12      	lsrs	r2, r2, #16
 800699c:	fa13 f38e 	uxtah	r3, r3, lr
 80069a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80069a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069ae:	45b9      	cmp	r9, r7
 80069b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80069b4:	f840 3b04 	str.w	r3, [r0], #4
 80069b8:	d2e8      	bcs.n	800698c <quorem+0xb0>
 80069ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80069be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80069c2:	b92a      	cbnz	r2, 80069d0 <quorem+0xf4>
 80069c4:	3b04      	subs	r3, #4
 80069c6:	429e      	cmp	r6, r3
 80069c8:	461a      	mov	r2, r3
 80069ca:	d30b      	bcc.n	80069e4 <quorem+0x108>
 80069cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80069d0:	4628      	mov	r0, r5
 80069d2:	b003      	add	sp, #12
 80069d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069d8:	6812      	ldr	r2, [r2, #0]
 80069da:	3b04      	subs	r3, #4
 80069dc:	2a00      	cmp	r2, #0
 80069de:	d1ca      	bne.n	8006976 <quorem+0x9a>
 80069e0:	3c01      	subs	r4, #1
 80069e2:	e7c5      	b.n	8006970 <quorem+0x94>
 80069e4:	6812      	ldr	r2, [r2, #0]
 80069e6:	3b04      	subs	r3, #4
 80069e8:	2a00      	cmp	r2, #0
 80069ea:	d1ef      	bne.n	80069cc <quorem+0xf0>
 80069ec:	3c01      	subs	r4, #1
 80069ee:	e7ea      	b.n	80069c6 <quorem+0xea>
 80069f0:	2000      	movs	r0, #0
 80069f2:	e7ee      	b.n	80069d2 <quorem+0xf6>
 80069f4:	0000      	movs	r0, r0
	...

080069f8 <_dtoa_r>:
 80069f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069fc:	ec57 6b10 	vmov	r6, r7, d0
 8006a00:	b097      	sub	sp, #92	; 0x5c
 8006a02:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006a04:	9106      	str	r1, [sp, #24]
 8006a06:	4604      	mov	r4, r0
 8006a08:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a0a:	9312      	str	r3, [sp, #72]	; 0x48
 8006a0c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006a10:	e9cd 6700 	strd	r6, r7, [sp]
 8006a14:	b93d      	cbnz	r5, 8006a26 <_dtoa_r+0x2e>
 8006a16:	2010      	movs	r0, #16
 8006a18:	f000 ff92 	bl	8007940 <malloc>
 8006a1c:	6260      	str	r0, [r4, #36]	; 0x24
 8006a1e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006a22:	6005      	str	r5, [r0, #0]
 8006a24:	60c5      	str	r5, [r0, #12]
 8006a26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a28:	6819      	ldr	r1, [r3, #0]
 8006a2a:	b151      	cbz	r1, 8006a42 <_dtoa_r+0x4a>
 8006a2c:	685a      	ldr	r2, [r3, #4]
 8006a2e:	604a      	str	r2, [r1, #4]
 8006a30:	2301      	movs	r3, #1
 8006a32:	4093      	lsls	r3, r2
 8006a34:	608b      	str	r3, [r1, #8]
 8006a36:	4620      	mov	r0, r4
 8006a38:	f000 ffc9 	bl	80079ce <_Bfree>
 8006a3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a3e:	2200      	movs	r2, #0
 8006a40:	601a      	str	r2, [r3, #0]
 8006a42:	1e3b      	subs	r3, r7, #0
 8006a44:	bfbb      	ittet	lt
 8006a46:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006a4a:	9301      	strlt	r3, [sp, #4]
 8006a4c:	2300      	movge	r3, #0
 8006a4e:	2201      	movlt	r2, #1
 8006a50:	bfac      	ite	ge
 8006a52:	f8c8 3000 	strge.w	r3, [r8]
 8006a56:	f8c8 2000 	strlt.w	r2, [r8]
 8006a5a:	4baf      	ldr	r3, [pc, #700]	; (8006d18 <_dtoa_r+0x320>)
 8006a5c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006a60:	ea33 0308 	bics.w	r3, r3, r8
 8006a64:	d114      	bne.n	8006a90 <_dtoa_r+0x98>
 8006a66:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a68:	f242 730f 	movw	r3, #9999	; 0x270f
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	9b00      	ldr	r3, [sp, #0]
 8006a70:	b923      	cbnz	r3, 8006a7c <_dtoa_r+0x84>
 8006a72:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006a76:	2800      	cmp	r0, #0
 8006a78:	f000 8542 	beq.w	8007500 <_dtoa_r+0xb08>
 8006a7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a7e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8006d2c <_dtoa_r+0x334>
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	f000 8544 	beq.w	8007510 <_dtoa_r+0xb18>
 8006a88:	f10b 0303 	add.w	r3, fp, #3
 8006a8c:	f000 bd3e 	b.w	800750c <_dtoa_r+0xb14>
 8006a90:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006a94:	2200      	movs	r2, #0
 8006a96:	2300      	movs	r3, #0
 8006a98:	4630      	mov	r0, r6
 8006a9a:	4639      	mov	r1, r7
 8006a9c:	f7fa f814 	bl	8000ac8 <__aeabi_dcmpeq>
 8006aa0:	4681      	mov	r9, r0
 8006aa2:	b168      	cbz	r0, 8006ac0 <_dtoa_r+0xc8>
 8006aa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	6013      	str	r3, [r2, #0]
 8006aaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	f000 8524 	beq.w	80074fa <_dtoa_r+0xb02>
 8006ab2:	4b9a      	ldr	r3, [pc, #616]	; (8006d1c <_dtoa_r+0x324>)
 8006ab4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006ab6:	f103 3bff 	add.w	fp, r3, #4294967295
 8006aba:	6013      	str	r3, [r2, #0]
 8006abc:	f000 bd28 	b.w	8007510 <_dtoa_r+0xb18>
 8006ac0:	aa14      	add	r2, sp, #80	; 0x50
 8006ac2:	a915      	add	r1, sp, #84	; 0x54
 8006ac4:	ec47 6b10 	vmov	d0, r6, r7
 8006ac8:	4620      	mov	r0, r4
 8006aca:	f001 f9d8 	bl	8007e7e <__d2b>
 8006ace:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006ad2:	9004      	str	r0, [sp, #16]
 8006ad4:	2d00      	cmp	r5, #0
 8006ad6:	d07c      	beq.n	8006bd2 <_dtoa_r+0x1da>
 8006ad8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006adc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8006ae0:	46b2      	mov	sl, r6
 8006ae2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8006ae6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006aea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8006aee:	2200      	movs	r2, #0
 8006af0:	4b8b      	ldr	r3, [pc, #556]	; (8006d20 <_dtoa_r+0x328>)
 8006af2:	4650      	mov	r0, sl
 8006af4:	4659      	mov	r1, fp
 8006af6:	f7f9 fbc7 	bl	8000288 <__aeabi_dsub>
 8006afa:	a381      	add	r3, pc, #516	; (adr r3, 8006d00 <_dtoa_r+0x308>)
 8006afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b00:	f7f9 fd7a 	bl	80005f8 <__aeabi_dmul>
 8006b04:	a380      	add	r3, pc, #512	; (adr r3, 8006d08 <_dtoa_r+0x310>)
 8006b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0a:	f7f9 fbbf 	bl	800028c <__adddf3>
 8006b0e:	4606      	mov	r6, r0
 8006b10:	4628      	mov	r0, r5
 8006b12:	460f      	mov	r7, r1
 8006b14:	f7f9 fd06 	bl	8000524 <__aeabi_i2d>
 8006b18:	a37d      	add	r3, pc, #500	; (adr r3, 8006d10 <_dtoa_r+0x318>)
 8006b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b1e:	f7f9 fd6b 	bl	80005f8 <__aeabi_dmul>
 8006b22:	4602      	mov	r2, r0
 8006b24:	460b      	mov	r3, r1
 8006b26:	4630      	mov	r0, r6
 8006b28:	4639      	mov	r1, r7
 8006b2a:	f7f9 fbaf 	bl	800028c <__adddf3>
 8006b2e:	4606      	mov	r6, r0
 8006b30:	460f      	mov	r7, r1
 8006b32:	f7fa f811 	bl	8000b58 <__aeabi_d2iz>
 8006b36:	2200      	movs	r2, #0
 8006b38:	4682      	mov	sl, r0
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	4630      	mov	r0, r6
 8006b3e:	4639      	mov	r1, r7
 8006b40:	f7f9 ffcc 	bl	8000adc <__aeabi_dcmplt>
 8006b44:	b148      	cbz	r0, 8006b5a <_dtoa_r+0x162>
 8006b46:	4650      	mov	r0, sl
 8006b48:	f7f9 fcec 	bl	8000524 <__aeabi_i2d>
 8006b4c:	4632      	mov	r2, r6
 8006b4e:	463b      	mov	r3, r7
 8006b50:	f7f9 ffba 	bl	8000ac8 <__aeabi_dcmpeq>
 8006b54:	b908      	cbnz	r0, 8006b5a <_dtoa_r+0x162>
 8006b56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b5a:	f1ba 0f16 	cmp.w	sl, #22
 8006b5e:	d859      	bhi.n	8006c14 <_dtoa_r+0x21c>
 8006b60:	4970      	ldr	r1, [pc, #448]	; (8006d24 <_dtoa_r+0x32c>)
 8006b62:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8006b66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b6e:	f7f9 ffd3 	bl	8000b18 <__aeabi_dcmpgt>
 8006b72:	2800      	cmp	r0, #0
 8006b74:	d050      	beq.n	8006c18 <_dtoa_r+0x220>
 8006b76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006b80:	1b5d      	subs	r5, r3, r5
 8006b82:	f1b5 0801 	subs.w	r8, r5, #1
 8006b86:	bf49      	itett	mi
 8006b88:	f1c5 0301 	rsbmi	r3, r5, #1
 8006b8c:	2300      	movpl	r3, #0
 8006b8e:	9305      	strmi	r3, [sp, #20]
 8006b90:	f04f 0800 	movmi.w	r8, #0
 8006b94:	bf58      	it	pl
 8006b96:	9305      	strpl	r3, [sp, #20]
 8006b98:	f1ba 0f00 	cmp.w	sl, #0
 8006b9c:	db3e      	blt.n	8006c1c <_dtoa_r+0x224>
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	44d0      	add	r8, sl
 8006ba2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8006ba6:	9307      	str	r3, [sp, #28]
 8006ba8:	9b06      	ldr	r3, [sp, #24]
 8006baa:	2b09      	cmp	r3, #9
 8006bac:	f200 8090 	bhi.w	8006cd0 <_dtoa_r+0x2d8>
 8006bb0:	2b05      	cmp	r3, #5
 8006bb2:	bfc4      	itt	gt
 8006bb4:	3b04      	subgt	r3, #4
 8006bb6:	9306      	strgt	r3, [sp, #24]
 8006bb8:	9b06      	ldr	r3, [sp, #24]
 8006bba:	f1a3 0302 	sub.w	r3, r3, #2
 8006bbe:	bfcc      	ite	gt
 8006bc0:	2500      	movgt	r5, #0
 8006bc2:	2501      	movle	r5, #1
 8006bc4:	2b03      	cmp	r3, #3
 8006bc6:	f200 808f 	bhi.w	8006ce8 <_dtoa_r+0x2f0>
 8006bca:	e8df f003 	tbb	[pc, r3]
 8006bce:	7f7d      	.short	0x7f7d
 8006bd0:	7131      	.short	0x7131
 8006bd2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8006bd6:	441d      	add	r5, r3
 8006bd8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006bdc:	2820      	cmp	r0, #32
 8006bde:	dd13      	ble.n	8006c08 <_dtoa_r+0x210>
 8006be0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006be4:	9b00      	ldr	r3, [sp, #0]
 8006be6:	fa08 f800 	lsl.w	r8, r8, r0
 8006bea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006bee:	fa23 f000 	lsr.w	r0, r3, r0
 8006bf2:	ea48 0000 	orr.w	r0, r8, r0
 8006bf6:	f7f9 fc85 	bl	8000504 <__aeabi_ui2d>
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	4682      	mov	sl, r0
 8006bfe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8006c02:	3d01      	subs	r5, #1
 8006c04:	9313      	str	r3, [sp, #76]	; 0x4c
 8006c06:	e772      	b.n	8006aee <_dtoa_r+0xf6>
 8006c08:	9b00      	ldr	r3, [sp, #0]
 8006c0a:	f1c0 0020 	rsb	r0, r0, #32
 8006c0e:	fa03 f000 	lsl.w	r0, r3, r0
 8006c12:	e7f0      	b.n	8006bf6 <_dtoa_r+0x1fe>
 8006c14:	2301      	movs	r3, #1
 8006c16:	e7b1      	b.n	8006b7c <_dtoa_r+0x184>
 8006c18:	900f      	str	r0, [sp, #60]	; 0x3c
 8006c1a:	e7b0      	b.n	8006b7e <_dtoa_r+0x186>
 8006c1c:	9b05      	ldr	r3, [sp, #20]
 8006c1e:	eba3 030a 	sub.w	r3, r3, sl
 8006c22:	9305      	str	r3, [sp, #20]
 8006c24:	f1ca 0300 	rsb	r3, sl, #0
 8006c28:	9307      	str	r3, [sp, #28]
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	930e      	str	r3, [sp, #56]	; 0x38
 8006c2e:	e7bb      	b.n	8006ba8 <_dtoa_r+0x1b0>
 8006c30:	2301      	movs	r3, #1
 8006c32:	930a      	str	r3, [sp, #40]	; 0x28
 8006c34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	dd59      	ble.n	8006cee <_dtoa_r+0x2f6>
 8006c3a:	9302      	str	r3, [sp, #8]
 8006c3c:	4699      	mov	r9, r3
 8006c3e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006c40:	2200      	movs	r2, #0
 8006c42:	6072      	str	r2, [r6, #4]
 8006c44:	2204      	movs	r2, #4
 8006c46:	f102 0014 	add.w	r0, r2, #20
 8006c4a:	4298      	cmp	r0, r3
 8006c4c:	6871      	ldr	r1, [r6, #4]
 8006c4e:	d953      	bls.n	8006cf8 <_dtoa_r+0x300>
 8006c50:	4620      	mov	r0, r4
 8006c52:	f000 fe88 	bl	8007966 <_Balloc>
 8006c56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c58:	6030      	str	r0, [r6, #0]
 8006c5a:	f1b9 0f0e 	cmp.w	r9, #14
 8006c5e:	f8d3 b000 	ldr.w	fp, [r3]
 8006c62:	f200 80e6 	bhi.w	8006e32 <_dtoa_r+0x43a>
 8006c66:	2d00      	cmp	r5, #0
 8006c68:	f000 80e3 	beq.w	8006e32 <_dtoa_r+0x43a>
 8006c6c:	ed9d 7b00 	vldr	d7, [sp]
 8006c70:	f1ba 0f00 	cmp.w	sl, #0
 8006c74:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006c78:	dd74      	ble.n	8006d64 <_dtoa_r+0x36c>
 8006c7a:	4a2a      	ldr	r2, [pc, #168]	; (8006d24 <_dtoa_r+0x32c>)
 8006c7c:	f00a 030f 	and.w	r3, sl, #15
 8006c80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006c84:	ed93 7b00 	vldr	d7, [r3]
 8006c88:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006c8c:	06f0      	lsls	r0, r6, #27
 8006c8e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8006c92:	d565      	bpl.n	8006d60 <_dtoa_r+0x368>
 8006c94:	4b24      	ldr	r3, [pc, #144]	; (8006d28 <_dtoa_r+0x330>)
 8006c96:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006c9a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c9e:	f7f9 fdd5 	bl	800084c <__aeabi_ddiv>
 8006ca2:	e9cd 0100 	strd	r0, r1, [sp]
 8006ca6:	f006 060f 	and.w	r6, r6, #15
 8006caa:	2503      	movs	r5, #3
 8006cac:	4f1e      	ldr	r7, [pc, #120]	; (8006d28 <_dtoa_r+0x330>)
 8006cae:	e04c      	b.n	8006d4a <_dtoa_r+0x352>
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	930a      	str	r3, [sp, #40]	; 0x28
 8006cb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cb6:	4453      	add	r3, sl
 8006cb8:	f103 0901 	add.w	r9, r3, #1
 8006cbc:	9302      	str	r3, [sp, #8]
 8006cbe:	464b      	mov	r3, r9
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	bfb8      	it	lt
 8006cc4:	2301      	movlt	r3, #1
 8006cc6:	e7ba      	b.n	8006c3e <_dtoa_r+0x246>
 8006cc8:	2300      	movs	r3, #0
 8006cca:	e7b2      	b.n	8006c32 <_dtoa_r+0x23a>
 8006ccc:	2300      	movs	r3, #0
 8006cce:	e7f0      	b.n	8006cb2 <_dtoa_r+0x2ba>
 8006cd0:	2501      	movs	r5, #1
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	9306      	str	r3, [sp, #24]
 8006cd6:	950a      	str	r5, [sp, #40]	; 0x28
 8006cd8:	f04f 33ff 	mov.w	r3, #4294967295
 8006cdc:	9302      	str	r3, [sp, #8]
 8006cde:	4699      	mov	r9, r3
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	2312      	movs	r3, #18
 8006ce4:	920b      	str	r2, [sp, #44]	; 0x2c
 8006ce6:	e7aa      	b.n	8006c3e <_dtoa_r+0x246>
 8006ce8:	2301      	movs	r3, #1
 8006cea:	930a      	str	r3, [sp, #40]	; 0x28
 8006cec:	e7f4      	b.n	8006cd8 <_dtoa_r+0x2e0>
 8006cee:	2301      	movs	r3, #1
 8006cf0:	9302      	str	r3, [sp, #8]
 8006cf2:	4699      	mov	r9, r3
 8006cf4:	461a      	mov	r2, r3
 8006cf6:	e7f5      	b.n	8006ce4 <_dtoa_r+0x2ec>
 8006cf8:	3101      	adds	r1, #1
 8006cfa:	6071      	str	r1, [r6, #4]
 8006cfc:	0052      	lsls	r2, r2, #1
 8006cfe:	e7a2      	b.n	8006c46 <_dtoa_r+0x24e>
 8006d00:	636f4361 	.word	0x636f4361
 8006d04:	3fd287a7 	.word	0x3fd287a7
 8006d08:	8b60c8b3 	.word	0x8b60c8b3
 8006d0c:	3fc68a28 	.word	0x3fc68a28
 8006d10:	509f79fb 	.word	0x509f79fb
 8006d14:	3fd34413 	.word	0x3fd34413
 8006d18:	7ff00000 	.word	0x7ff00000
 8006d1c:	08008565 	.word	0x08008565
 8006d20:	3ff80000 	.word	0x3ff80000
 8006d24:	08008620 	.word	0x08008620
 8006d28:	080085f8 	.word	0x080085f8
 8006d2c:	08008591 	.word	0x08008591
 8006d30:	07f1      	lsls	r1, r6, #31
 8006d32:	d508      	bpl.n	8006d46 <_dtoa_r+0x34e>
 8006d34:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006d38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d3c:	f7f9 fc5c 	bl	80005f8 <__aeabi_dmul>
 8006d40:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006d44:	3501      	adds	r5, #1
 8006d46:	1076      	asrs	r6, r6, #1
 8006d48:	3708      	adds	r7, #8
 8006d4a:	2e00      	cmp	r6, #0
 8006d4c:	d1f0      	bne.n	8006d30 <_dtoa_r+0x338>
 8006d4e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006d52:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006d56:	f7f9 fd79 	bl	800084c <__aeabi_ddiv>
 8006d5a:	e9cd 0100 	strd	r0, r1, [sp]
 8006d5e:	e01a      	b.n	8006d96 <_dtoa_r+0x39e>
 8006d60:	2502      	movs	r5, #2
 8006d62:	e7a3      	b.n	8006cac <_dtoa_r+0x2b4>
 8006d64:	f000 80a0 	beq.w	8006ea8 <_dtoa_r+0x4b0>
 8006d68:	f1ca 0600 	rsb	r6, sl, #0
 8006d6c:	4b9f      	ldr	r3, [pc, #636]	; (8006fec <_dtoa_r+0x5f4>)
 8006d6e:	4fa0      	ldr	r7, [pc, #640]	; (8006ff0 <_dtoa_r+0x5f8>)
 8006d70:	f006 020f 	and.w	r2, r6, #15
 8006d74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d80:	f7f9 fc3a 	bl	80005f8 <__aeabi_dmul>
 8006d84:	e9cd 0100 	strd	r0, r1, [sp]
 8006d88:	1136      	asrs	r6, r6, #4
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	2502      	movs	r5, #2
 8006d8e:	2e00      	cmp	r6, #0
 8006d90:	d17f      	bne.n	8006e92 <_dtoa_r+0x49a>
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d1e1      	bne.n	8006d5a <_dtoa_r+0x362>
 8006d96:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	f000 8087 	beq.w	8006eac <_dtoa_r+0x4b4>
 8006d9e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006da2:	2200      	movs	r2, #0
 8006da4:	4b93      	ldr	r3, [pc, #588]	; (8006ff4 <_dtoa_r+0x5fc>)
 8006da6:	4630      	mov	r0, r6
 8006da8:	4639      	mov	r1, r7
 8006daa:	f7f9 fe97 	bl	8000adc <__aeabi_dcmplt>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	d07c      	beq.n	8006eac <_dtoa_r+0x4b4>
 8006db2:	f1b9 0f00 	cmp.w	r9, #0
 8006db6:	d079      	beq.n	8006eac <_dtoa_r+0x4b4>
 8006db8:	9b02      	ldr	r3, [sp, #8]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	dd35      	ble.n	8006e2a <_dtoa_r+0x432>
 8006dbe:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006dc2:	9308      	str	r3, [sp, #32]
 8006dc4:	4639      	mov	r1, r7
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	4b8b      	ldr	r3, [pc, #556]	; (8006ff8 <_dtoa_r+0x600>)
 8006dca:	4630      	mov	r0, r6
 8006dcc:	f7f9 fc14 	bl	80005f8 <__aeabi_dmul>
 8006dd0:	e9cd 0100 	strd	r0, r1, [sp]
 8006dd4:	9f02      	ldr	r7, [sp, #8]
 8006dd6:	3501      	adds	r5, #1
 8006dd8:	4628      	mov	r0, r5
 8006dda:	f7f9 fba3 	bl	8000524 <__aeabi_i2d>
 8006dde:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006de2:	f7f9 fc09 	bl	80005f8 <__aeabi_dmul>
 8006de6:	2200      	movs	r2, #0
 8006de8:	4b84      	ldr	r3, [pc, #528]	; (8006ffc <_dtoa_r+0x604>)
 8006dea:	f7f9 fa4f 	bl	800028c <__adddf3>
 8006dee:	4605      	mov	r5, r0
 8006df0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8006df4:	2f00      	cmp	r7, #0
 8006df6:	d15d      	bne.n	8006eb4 <_dtoa_r+0x4bc>
 8006df8:	2200      	movs	r2, #0
 8006dfa:	4b81      	ldr	r3, [pc, #516]	; (8007000 <_dtoa_r+0x608>)
 8006dfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e00:	f7f9 fa42 	bl	8000288 <__aeabi_dsub>
 8006e04:	462a      	mov	r2, r5
 8006e06:	4633      	mov	r3, r6
 8006e08:	e9cd 0100 	strd	r0, r1, [sp]
 8006e0c:	f7f9 fe84 	bl	8000b18 <__aeabi_dcmpgt>
 8006e10:	2800      	cmp	r0, #0
 8006e12:	f040 8288 	bne.w	8007326 <_dtoa_r+0x92e>
 8006e16:	462a      	mov	r2, r5
 8006e18:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006e1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e20:	f7f9 fe5c 	bl	8000adc <__aeabi_dcmplt>
 8006e24:	2800      	cmp	r0, #0
 8006e26:	f040 827c 	bne.w	8007322 <_dtoa_r+0x92a>
 8006e2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006e2e:	e9cd 2300 	strd	r2, r3, [sp]
 8006e32:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	f2c0 8150 	blt.w	80070da <_dtoa_r+0x6e2>
 8006e3a:	f1ba 0f0e 	cmp.w	sl, #14
 8006e3e:	f300 814c 	bgt.w	80070da <_dtoa_r+0x6e2>
 8006e42:	4b6a      	ldr	r3, [pc, #424]	; (8006fec <_dtoa_r+0x5f4>)
 8006e44:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006e48:	ed93 7b00 	vldr	d7, [r3]
 8006e4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006e54:	f280 80d8 	bge.w	8007008 <_dtoa_r+0x610>
 8006e58:	f1b9 0f00 	cmp.w	r9, #0
 8006e5c:	f300 80d4 	bgt.w	8007008 <_dtoa_r+0x610>
 8006e60:	f040 825e 	bne.w	8007320 <_dtoa_r+0x928>
 8006e64:	2200      	movs	r2, #0
 8006e66:	4b66      	ldr	r3, [pc, #408]	; (8007000 <_dtoa_r+0x608>)
 8006e68:	ec51 0b17 	vmov	r0, r1, d7
 8006e6c:	f7f9 fbc4 	bl	80005f8 <__aeabi_dmul>
 8006e70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e74:	f7f9 fe46 	bl	8000b04 <__aeabi_dcmpge>
 8006e78:	464f      	mov	r7, r9
 8006e7a:	464e      	mov	r6, r9
 8006e7c:	2800      	cmp	r0, #0
 8006e7e:	f040 8234 	bne.w	80072ea <_dtoa_r+0x8f2>
 8006e82:	2331      	movs	r3, #49	; 0x31
 8006e84:	f10b 0501 	add.w	r5, fp, #1
 8006e88:	f88b 3000 	strb.w	r3, [fp]
 8006e8c:	f10a 0a01 	add.w	sl, sl, #1
 8006e90:	e22f      	b.n	80072f2 <_dtoa_r+0x8fa>
 8006e92:	07f2      	lsls	r2, r6, #31
 8006e94:	d505      	bpl.n	8006ea2 <_dtoa_r+0x4aa>
 8006e96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e9a:	f7f9 fbad 	bl	80005f8 <__aeabi_dmul>
 8006e9e:	3501      	adds	r5, #1
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	1076      	asrs	r6, r6, #1
 8006ea4:	3708      	adds	r7, #8
 8006ea6:	e772      	b.n	8006d8e <_dtoa_r+0x396>
 8006ea8:	2502      	movs	r5, #2
 8006eaa:	e774      	b.n	8006d96 <_dtoa_r+0x39e>
 8006eac:	f8cd a020 	str.w	sl, [sp, #32]
 8006eb0:	464f      	mov	r7, r9
 8006eb2:	e791      	b.n	8006dd8 <_dtoa_r+0x3e0>
 8006eb4:	4b4d      	ldr	r3, [pc, #308]	; (8006fec <_dtoa_r+0x5f4>)
 8006eb6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006eba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006ebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d047      	beq.n	8006f54 <_dtoa_r+0x55c>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	2000      	movs	r0, #0
 8006eca:	494e      	ldr	r1, [pc, #312]	; (8007004 <_dtoa_r+0x60c>)
 8006ecc:	f7f9 fcbe 	bl	800084c <__aeabi_ddiv>
 8006ed0:	462a      	mov	r2, r5
 8006ed2:	4633      	mov	r3, r6
 8006ed4:	f7f9 f9d8 	bl	8000288 <__aeabi_dsub>
 8006ed8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006edc:	465d      	mov	r5, fp
 8006ede:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ee2:	f7f9 fe39 	bl	8000b58 <__aeabi_d2iz>
 8006ee6:	4606      	mov	r6, r0
 8006ee8:	f7f9 fb1c 	bl	8000524 <__aeabi_i2d>
 8006eec:	4602      	mov	r2, r0
 8006eee:	460b      	mov	r3, r1
 8006ef0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ef4:	f7f9 f9c8 	bl	8000288 <__aeabi_dsub>
 8006ef8:	3630      	adds	r6, #48	; 0x30
 8006efa:	f805 6b01 	strb.w	r6, [r5], #1
 8006efe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006f02:	e9cd 0100 	strd	r0, r1, [sp]
 8006f06:	f7f9 fde9 	bl	8000adc <__aeabi_dcmplt>
 8006f0a:	2800      	cmp	r0, #0
 8006f0c:	d163      	bne.n	8006fd6 <_dtoa_r+0x5de>
 8006f0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006f12:	2000      	movs	r0, #0
 8006f14:	4937      	ldr	r1, [pc, #220]	; (8006ff4 <_dtoa_r+0x5fc>)
 8006f16:	f7f9 f9b7 	bl	8000288 <__aeabi_dsub>
 8006f1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006f1e:	f7f9 fddd 	bl	8000adc <__aeabi_dcmplt>
 8006f22:	2800      	cmp	r0, #0
 8006f24:	f040 80b7 	bne.w	8007096 <_dtoa_r+0x69e>
 8006f28:	eba5 030b 	sub.w	r3, r5, fp
 8006f2c:	429f      	cmp	r7, r3
 8006f2e:	f77f af7c 	ble.w	8006e2a <_dtoa_r+0x432>
 8006f32:	2200      	movs	r2, #0
 8006f34:	4b30      	ldr	r3, [pc, #192]	; (8006ff8 <_dtoa_r+0x600>)
 8006f36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f3a:	f7f9 fb5d 	bl	80005f8 <__aeabi_dmul>
 8006f3e:	2200      	movs	r2, #0
 8006f40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006f44:	4b2c      	ldr	r3, [pc, #176]	; (8006ff8 <_dtoa_r+0x600>)
 8006f46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f4a:	f7f9 fb55 	bl	80005f8 <__aeabi_dmul>
 8006f4e:	e9cd 0100 	strd	r0, r1, [sp]
 8006f52:	e7c4      	b.n	8006ede <_dtoa_r+0x4e6>
 8006f54:	462a      	mov	r2, r5
 8006f56:	4633      	mov	r3, r6
 8006f58:	f7f9 fb4e 	bl	80005f8 <__aeabi_dmul>
 8006f5c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006f60:	eb0b 0507 	add.w	r5, fp, r7
 8006f64:	465e      	mov	r6, fp
 8006f66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f6a:	f7f9 fdf5 	bl	8000b58 <__aeabi_d2iz>
 8006f6e:	4607      	mov	r7, r0
 8006f70:	f7f9 fad8 	bl	8000524 <__aeabi_i2d>
 8006f74:	3730      	adds	r7, #48	; 0x30
 8006f76:	4602      	mov	r2, r0
 8006f78:	460b      	mov	r3, r1
 8006f7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006f7e:	f7f9 f983 	bl	8000288 <__aeabi_dsub>
 8006f82:	f806 7b01 	strb.w	r7, [r6], #1
 8006f86:	42ae      	cmp	r6, r5
 8006f88:	e9cd 0100 	strd	r0, r1, [sp]
 8006f8c:	f04f 0200 	mov.w	r2, #0
 8006f90:	d126      	bne.n	8006fe0 <_dtoa_r+0x5e8>
 8006f92:	4b1c      	ldr	r3, [pc, #112]	; (8007004 <_dtoa_r+0x60c>)
 8006f94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f98:	f7f9 f978 	bl	800028c <__adddf3>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fa4:	f7f9 fdb8 	bl	8000b18 <__aeabi_dcmpgt>
 8006fa8:	2800      	cmp	r0, #0
 8006faa:	d174      	bne.n	8007096 <_dtoa_r+0x69e>
 8006fac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006fb0:	2000      	movs	r0, #0
 8006fb2:	4914      	ldr	r1, [pc, #80]	; (8007004 <_dtoa_r+0x60c>)
 8006fb4:	f7f9 f968 	bl	8000288 <__aeabi_dsub>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	460b      	mov	r3, r1
 8006fbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fc0:	f7f9 fd8c 	bl	8000adc <__aeabi_dcmplt>
 8006fc4:	2800      	cmp	r0, #0
 8006fc6:	f43f af30 	beq.w	8006e2a <_dtoa_r+0x432>
 8006fca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006fce:	2b30      	cmp	r3, #48	; 0x30
 8006fd0:	f105 32ff 	add.w	r2, r5, #4294967295
 8006fd4:	d002      	beq.n	8006fdc <_dtoa_r+0x5e4>
 8006fd6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006fda:	e04a      	b.n	8007072 <_dtoa_r+0x67a>
 8006fdc:	4615      	mov	r5, r2
 8006fde:	e7f4      	b.n	8006fca <_dtoa_r+0x5d2>
 8006fe0:	4b05      	ldr	r3, [pc, #20]	; (8006ff8 <_dtoa_r+0x600>)
 8006fe2:	f7f9 fb09 	bl	80005f8 <__aeabi_dmul>
 8006fe6:	e9cd 0100 	strd	r0, r1, [sp]
 8006fea:	e7bc      	b.n	8006f66 <_dtoa_r+0x56e>
 8006fec:	08008620 	.word	0x08008620
 8006ff0:	080085f8 	.word	0x080085f8
 8006ff4:	3ff00000 	.word	0x3ff00000
 8006ff8:	40240000 	.word	0x40240000
 8006ffc:	401c0000 	.word	0x401c0000
 8007000:	40140000 	.word	0x40140000
 8007004:	3fe00000 	.word	0x3fe00000
 8007008:	e9dd 6700 	ldrd	r6, r7, [sp]
 800700c:	465d      	mov	r5, fp
 800700e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007012:	4630      	mov	r0, r6
 8007014:	4639      	mov	r1, r7
 8007016:	f7f9 fc19 	bl	800084c <__aeabi_ddiv>
 800701a:	f7f9 fd9d 	bl	8000b58 <__aeabi_d2iz>
 800701e:	4680      	mov	r8, r0
 8007020:	f7f9 fa80 	bl	8000524 <__aeabi_i2d>
 8007024:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007028:	f7f9 fae6 	bl	80005f8 <__aeabi_dmul>
 800702c:	4602      	mov	r2, r0
 800702e:	460b      	mov	r3, r1
 8007030:	4630      	mov	r0, r6
 8007032:	4639      	mov	r1, r7
 8007034:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007038:	f7f9 f926 	bl	8000288 <__aeabi_dsub>
 800703c:	f805 6b01 	strb.w	r6, [r5], #1
 8007040:	eba5 060b 	sub.w	r6, r5, fp
 8007044:	45b1      	cmp	r9, r6
 8007046:	4602      	mov	r2, r0
 8007048:	460b      	mov	r3, r1
 800704a:	d139      	bne.n	80070c0 <_dtoa_r+0x6c8>
 800704c:	f7f9 f91e 	bl	800028c <__adddf3>
 8007050:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007054:	4606      	mov	r6, r0
 8007056:	460f      	mov	r7, r1
 8007058:	f7f9 fd5e 	bl	8000b18 <__aeabi_dcmpgt>
 800705c:	b9c8      	cbnz	r0, 8007092 <_dtoa_r+0x69a>
 800705e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007062:	4630      	mov	r0, r6
 8007064:	4639      	mov	r1, r7
 8007066:	f7f9 fd2f 	bl	8000ac8 <__aeabi_dcmpeq>
 800706a:	b110      	cbz	r0, 8007072 <_dtoa_r+0x67a>
 800706c:	f018 0f01 	tst.w	r8, #1
 8007070:	d10f      	bne.n	8007092 <_dtoa_r+0x69a>
 8007072:	9904      	ldr	r1, [sp, #16]
 8007074:	4620      	mov	r0, r4
 8007076:	f000 fcaa 	bl	80079ce <_Bfree>
 800707a:	2300      	movs	r3, #0
 800707c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800707e:	702b      	strb	r3, [r5, #0]
 8007080:	f10a 0301 	add.w	r3, sl, #1
 8007084:	6013      	str	r3, [r2, #0]
 8007086:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007088:	2b00      	cmp	r3, #0
 800708a:	f000 8241 	beq.w	8007510 <_dtoa_r+0xb18>
 800708e:	601d      	str	r5, [r3, #0]
 8007090:	e23e      	b.n	8007510 <_dtoa_r+0xb18>
 8007092:	f8cd a020 	str.w	sl, [sp, #32]
 8007096:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800709a:	2a39      	cmp	r2, #57	; 0x39
 800709c:	f105 33ff 	add.w	r3, r5, #4294967295
 80070a0:	d108      	bne.n	80070b4 <_dtoa_r+0x6bc>
 80070a2:	459b      	cmp	fp, r3
 80070a4:	d10a      	bne.n	80070bc <_dtoa_r+0x6c4>
 80070a6:	9b08      	ldr	r3, [sp, #32]
 80070a8:	3301      	adds	r3, #1
 80070aa:	9308      	str	r3, [sp, #32]
 80070ac:	2330      	movs	r3, #48	; 0x30
 80070ae:	f88b 3000 	strb.w	r3, [fp]
 80070b2:	465b      	mov	r3, fp
 80070b4:	781a      	ldrb	r2, [r3, #0]
 80070b6:	3201      	adds	r2, #1
 80070b8:	701a      	strb	r2, [r3, #0]
 80070ba:	e78c      	b.n	8006fd6 <_dtoa_r+0x5de>
 80070bc:	461d      	mov	r5, r3
 80070be:	e7ea      	b.n	8007096 <_dtoa_r+0x69e>
 80070c0:	2200      	movs	r2, #0
 80070c2:	4b9b      	ldr	r3, [pc, #620]	; (8007330 <_dtoa_r+0x938>)
 80070c4:	f7f9 fa98 	bl	80005f8 <__aeabi_dmul>
 80070c8:	2200      	movs	r2, #0
 80070ca:	2300      	movs	r3, #0
 80070cc:	4606      	mov	r6, r0
 80070ce:	460f      	mov	r7, r1
 80070d0:	f7f9 fcfa 	bl	8000ac8 <__aeabi_dcmpeq>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	d09a      	beq.n	800700e <_dtoa_r+0x616>
 80070d8:	e7cb      	b.n	8007072 <_dtoa_r+0x67a>
 80070da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070dc:	2a00      	cmp	r2, #0
 80070de:	f000 808b 	beq.w	80071f8 <_dtoa_r+0x800>
 80070e2:	9a06      	ldr	r2, [sp, #24]
 80070e4:	2a01      	cmp	r2, #1
 80070e6:	dc6e      	bgt.n	80071c6 <_dtoa_r+0x7ce>
 80070e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80070ea:	2a00      	cmp	r2, #0
 80070ec:	d067      	beq.n	80071be <_dtoa_r+0x7c6>
 80070ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80070f2:	9f07      	ldr	r7, [sp, #28]
 80070f4:	9d05      	ldr	r5, [sp, #20]
 80070f6:	9a05      	ldr	r2, [sp, #20]
 80070f8:	2101      	movs	r1, #1
 80070fa:	441a      	add	r2, r3
 80070fc:	4620      	mov	r0, r4
 80070fe:	9205      	str	r2, [sp, #20]
 8007100:	4498      	add	r8, r3
 8007102:	f000 fd04 	bl	8007b0e <__i2b>
 8007106:	4606      	mov	r6, r0
 8007108:	2d00      	cmp	r5, #0
 800710a:	dd0c      	ble.n	8007126 <_dtoa_r+0x72e>
 800710c:	f1b8 0f00 	cmp.w	r8, #0
 8007110:	dd09      	ble.n	8007126 <_dtoa_r+0x72e>
 8007112:	4545      	cmp	r5, r8
 8007114:	9a05      	ldr	r2, [sp, #20]
 8007116:	462b      	mov	r3, r5
 8007118:	bfa8      	it	ge
 800711a:	4643      	movge	r3, r8
 800711c:	1ad2      	subs	r2, r2, r3
 800711e:	9205      	str	r2, [sp, #20]
 8007120:	1aed      	subs	r5, r5, r3
 8007122:	eba8 0803 	sub.w	r8, r8, r3
 8007126:	9b07      	ldr	r3, [sp, #28]
 8007128:	b1eb      	cbz	r3, 8007166 <_dtoa_r+0x76e>
 800712a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800712c:	2b00      	cmp	r3, #0
 800712e:	d067      	beq.n	8007200 <_dtoa_r+0x808>
 8007130:	b18f      	cbz	r7, 8007156 <_dtoa_r+0x75e>
 8007132:	4631      	mov	r1, r6
 8007134:	463a      	mov	r2, r7
 8007136:	4620      	mov	r0, r4
 8007138:	f000 fd88 	bl	8007c4c <__pow5mult>
 800713c:	9a04      	ldr	r2, [sp, #16]
 800713e:	4601      	mov	r1, r0
 8007140:	4606      	mov	r6, r0
 8007142:	4620      	mov	r0, r4
 8007144:	f000 fcec 	bl	8007b20 <__multiply>
 8007148:	9904      	ldr	r1, [sp, #16]
 800714a:	9008      	str	r0, [sp, #32]
 800714c:	4620      	mov	r0, r4
 800714e:	f000 fc3e 	bl	80079ce <_Bfree>
 8007152:	9b08      	ldr	r3, [sp, #32]
 8007154:	9304      	str	r3, [sp, #16]
 8007156:	9b07      	ldr	r3, [sp, #28]
 8007158:	1bda      	subs	r2, r3, r7
 800715a:	d004      	beq.n	8007166 <_dtoa_r+0x76e>
 800715c:	9904      	ldr	r1, [sp, #16]
 800715e:	4620      	mov	r0, r4
 8007160:	f000 fd74 	bl	8007c4c <__pow5mult>
 8007164:	9004      	str	r0, [sp, #16]
 8007166:	2101      	movs	r1, #1
 8007168:	4620      	mov	r0, r4
 800716a:	f000 fcd0 	bl	8007b0e <__i2b>
 800716e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007170:	4607      	mov	r7, r0
 8007172:	2b00      	cmp	r3, #0
 8007174:	f000 81d0 	beq.w	8007518 <_dtoa_r+0xb20>
 8007178:	461a      	mov	r2, r3
 800717a:	4601      	mov	r1, r0
 800717c:	4620      	mov	r0, r4
 800717e:	f000 fd65 	bl	8007c4c <__pow5mult>
 8007182:	9b06      	ldr	r3, [sp, #24]
 8007184:	2b01      	cmp	r3, #1
 8007186:	4607      	mov	r7, r0
 8007188:	dc40      	bgt.n	800720c <_dtoa_r+0x814>
 800718a:	9b00      	ldr	r3, [sp, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d139      	bne.n	8007204 <_dtoa_r+0x80c>
 8007190:	9b01      	ldr	r3, [sp, #4]
 8007192:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007196:	2b00      	cmp	r3, #0
 8007198:	d136      	bne.n	8007208 <_dtoa_r+0x810>
 800719a:	9b01      	ldr	r3, [sp, #4]
 800719c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80071a0:	0d1b      	lsrs	r3, r3, #20
 80071a2:	051b      	lsls	r3, r3, #20
 80071a4:	b12b      	cbz	r3, 80071b2 <_dtoa_r+0x7ba>
 80071a6:	9b05      	ldr	r3, [sp, #20]
 80071a8:	3301      	adds	r3, #1
 80071aa:	9305      	str	r3, [sp, #20]
 80071ac:	f108 0801 	add.w	r8, r8, #1
 80071b0:	2301      	movs	r3, #1
 80071b2:	9307      	str	r3, [sp, #28]
 80071b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d12a      	bne.n	8007210 <_dtoa_r+0x818>
 80071ba:	2001      	movs	r0, #1
 80071bc:	e030      	b.n	8007220 <_dtoa_r+0x828>
 80071be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80071c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80071c4:	e795      	b.n	80070f2 <_dtoa_r+0x6fa>
 80071c6:	9b07      	ldr	r3, [sp, #28]
 80071c8:	f109 37ff 	add.w	r7, r9, #4294967295
 80071cc:	42bb      	cmp	r3, r7
 80071ce:	bfbf      	itttt	lt
 80071d0:	9b07      	ldrlt	r3, [sp, #28]
 80071d2:	9707      	strlt	r7, [sp, #28]
 80071d4:	1afa      	sublt	r2, r7, r3
 80071d6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80071d8:	bfbb      	ittet	lt
 80071da:	189b      	addlt	r3, r3, r2
 80071dc:	930e      	strlt	r3, [sp, #56]	; 0x38
 80071de:	1bdf      	subge	r7, r3, r7
 80071e0:	2700      	movlt	r7, #0
 80071e2:	f1b9 0f00 	cmp.w	r9, #0
 80071e6:	bfb5      	itete	lt
 80071e8:	9b05      	ldrlt	r3, [sp, #20]
 80071ea:	9d05      	ldrge	r5, [sp, #20]
 80071ec:	eba3 0509 	sublt.w	r5, r3, r9
 80071f0:	464b      	movge	r3, r9
 80071f2:	bfb8      	it	lt
 80071f4:	2300      	movlt	r3, #0
 80071f6:	e77e      	b.n	80070f6 <_dtoa_r+0x6fe>
 80071f8:	9f07      	ldr	r7, [sp, #28]
 80071fa:	9d05      	ldr	r5, [sp, #20]
 80071fc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80071fe:	e783      	b.n	8007108 <_dtoa_r+0x710>
 8007200:	9a07      	ldr	r2, [sp, #28]
 8007202:	e7ab      	b.n	800715c <_dtoa_r+0x764>
 8007204:	2300      	movs	r3, #0
 8007206:	e7d4      	b.n	80071b2 <_dtoa_r+0x7ba>
 8007208:	9b00      	ldr	r3, [sp, #0]
 800720a:	e7d2      	b.n	80071b2 <_dtoa_r+0x7ba>
 800720c:	2300      	movs	r3, #0
 800720e:	9307      	str	r3, [sp, #28]
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8007216:	6918      	ldr	r0, [r3, #16]
 8007218:	f000 fc2b 	bl	8007a72 <__hi0bits>
 800721c:	f1c0 0020 	rsb	r0, r0, #32
 8007220:	4440      	add	r0, r8
 8007222:	f010 001f 	ands.w	r0, r0, #31
 8007226:	d047      	beq.n	80072b8 <_dtoa_r+0x8c0>
 8007228:	f1c0 0320 	rsb	r3, r0, #32
 800722c:	2b04      	cmp	r3, #4
 800722e:	dd3b      	ble.n	80072a8 <_dtoa_r+0x8b0>
 8007230:	9b05      	ldr	r3, [sp, #20]
 8007232:	f1c0 001c 	rsb	r0, r0, #28
 8007236:	4403      	add	r3, r0
 8007238:	9305      	str	r3, [sp, #20]
 800723a:	4405      	add	r5, r0
 800723c:	4480      	add	r8, r0
 800723e:	9b05      	ldr	r3, [sp, #20]
 8007240:	2b00      	cmp	r3, #0
 8007242:	dd05      	ble.n	8007250 <_dtoa_r+0x858>
 8007244:	461a      	mov	r2, r3
 8007246:	9904      	ldr	r1, [sp, #16]
 8007248:	4620      	mov	r0, r4
 800724a:	f000 fd4d 	bl	8007ce8 <__lshift>
 800724e:	9004      	str	r0, [sp, #16]
 8007250:	f1b8 0f00 	cmp.w	r8, #0
 8007254:	dd05      	ble.n	8007262 <_dtoa_r+0x86a>
 8007256:	4639      	mov	r1, r7
 8007258:	4642      	mov	r2, r8
 800725a:	4620      	mov	r0, r4
 800725c:	f000 fd44 	bl	8007ce8 <__lshift>
 8007260:	4607      	mov	r7, r0
 8007262:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007264:	b353      	cbz	r3, 80072bc <_dtoa_r+0x8c4>
 8007266:	4639      	mov	r1, r7
 8007268:	9804      	ldr	r0, [sp, #16]
 800726a:	f000 fd91 	bl	8007d90 <__mcmp>
 800726e:	2800      	cmp	r0, #0
 8007270:	da24      	bge.n	80072bc <_dtoa_r+0x8c4>
 8007272:	2300      	movs	r3, #0
 8007274:	220a      	movs	r2, #10
 8007276:	9904      	ldr	r1, [sp, #16]
 8007278:	4620      	mov	r0, r4
 800727a:	f000 fbbf 	bl	80079fc <__multadd>
 800727e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007280:	9004      	str	r0, [sp, #16]
 8007282:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007286:	2b00      	cmp	r3, #0
 8007288:	f000 814d 	beq.w	8007526 <_dtoa_r+0xb2e>
 800728c:	2300      	movs	r3, #0
 800728e:	4631      	mov	r1, r6
 8007290:	220a      	movs	r2, #10
 8007292:	4620      	mov	r0, r4
 8007294:	f000 fbb2 	bl	80079fc <__multadd>
 8007298:	9b02      	ldr	r3, [sp, #8]
 800729a:	2b00      	cmp	r3, #0
 800729c:	4606      	mov	r6, r0
 800729e:	dc4f      	bgt.n	8007340 <_dtoa_r+0x948>
 80072a0:	9b06      	ldr	r3, [sp, #24]
 80072a2:	2b02      	cmp	r3, #2
 80072a4:	dd4c      	ble.n	8007340 <_dtoa_r+0x948>
 80072a6:	e011      	b.n	80072cc <_dtoa_r+0x8d4>
 80072a8:	d0c9      	beq.n	800723e <_dtoa_r+0x846>
 80072aa:	9a05      	ldr	r2, [sp, #20]
 80072ac:	331c      	adds	r3, #28
 80072ae:	441a      	add	r2, r3
 80072b0:	9205      	str	r2, [sp, #20]
 80072b2:	441d      	add	r5, r3
 80072b4:	4498      	add	r8, r3
 80072b6:	e7c2      	b.n	800723e <_dtoa_r+0x846>
 80072b8:	4603      	mov	r3, r0
 80072ba:	e7f6      	b.n	80072aa <_dtoa_r+0x8b2>
 80072bc:	f1b9 0f00 	cmp.w	r9, #0
 80072c0:	dc38      	bgt.n	8007334 <_dtoa_r+0x93c>
 80072c2:	9b06      	ldr	r3, [sp, #24]
 80072c4:	2b02      	cmp	r3, #2
 80072c6:	dd35      	ble.n	8007334 <_dtoa_r+0x93c>
 80072c8:	f8cd 9008 	str.w	r9, [sp, #8]
 80072cc:	9b02      	ldr	r3, [sp, #8]
 80072ce:	b963      	cbnz	r3, 80072ea <_dtoa_r+0x8f2>
 80072d0:	4639      	mov	r1, r7
 80072d2:	2205      	movs	r2, #5
 80072d4:	4620      	mov	r0, r4
 80072d6:	f000 fb91 	bl	80079fc <__multadd>
 80072da:	4601      	mov	r1, r0
 80072dc:	4607      	mov	r7, r0
 80072de:	9804      	ldr	r0, [sp, #16]
 80072e0:	f000 fd56 	bl	8007d90 <__mcmp>
 80072e4:	2800      	cmp	r0, #0
 80072e6:	f73f adcc 	bgt.w	8006e82 <_dtoa_r+0x48a>
 80072ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072ec:	465d      	mov	r5, fp
 80072ee:	ea6f 0a03 	mvn.w	sl, r3
 80072f2:	f04f 0900 	mov.w	r9, #0
 80072f6:	4639      	mov	r1, r7
 80072f8:	4620      	mov	r0, r4
 80072fa:	f000 fb68 	bl	80079ce <_Bfree>
 80072fe:	2e00      	cmp	r6, #0
 8007300:	f43f aeb7 	beq.w	8007072 <_dtoa_r+0x67a>
 8007304:	f1b9 0f00 	cmp.w	r9, #0
 8007308:	d005      	beq.n	8007316 <_dtoa_r+0x91e>
 800730a:	45b1      	cmp	r9, r6
 800730c:	d003      	beq.n	8007316 <_dtoa_r+0x91e>
 800730e:	4649      	mov	r1, r9
 8007310:	4620      	mov	r0, r4
 8007312:	f000 fb5c 	bl	80079ce <_Bfree>
 8007316:	4631      	mov	r1, r6
 8007318:	4620      	mov	r0, r4
 800731a:	f000 fb58 	bl	80079ce <_Bfree>
 800731e:	e6a8      	b.n	8007072 <_dtoa_r+0x67a>
 8007320:	2700      	movs	r7, #0
 8007322:	463e      	mov	r6, r7
 8007324:	e7e1      	b.n	80072ea <_dtoa_r+0x8f2>
 8007326:	f8dd a020 	ldr.w	sl, [sp, #32]
 800732a:	463e      	mov	r6, r7
 800732c:	e5a9      	b.n	8006e82 <_dtoa_r+0x48a>
 800732e:	bf00      	nop
 8007330:	40240000 	.word	0x40240000
 8007334:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007336:	f8cd 9008 	str.w	r9, [sp, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	f000 80fa 	beq.w	8007534 <_dtoa_r+0xb3c>
 8007340:	2d00      	cmp	r5, #0
 8007342:	dd05      	ble.n	8007350 <_dtoa_r+0x958>
 8007344:	4631      	mov	r1, r6
 8007346:	462a      	mov	r2, r5
 8007348:	4620      	mov	r0, r4
 800734a:	f000 fccd 	bl	8007ce8 <__lshift>
 800734e:	4606      	mov	r6, r0
 8007350:	9b07      	ldr	r3, [sp, #28]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d04c      	beq.n	80073f0 <_dtoa_r+0x9f8>
 8007356:	6871      	ldr	r1, [r6, #4]
 8007358:	4620      	mov	r0, r4
 800735a:	f000 fb04 	bl	8007966 <_Balloc>
 800735e:	6932      	ldr	r2, [r6, #16]
 8007360:	3202      	adds	r2, #2
 8007362:	4605      	mov	r5, r0
 8007364:	0092      	lsls	r2, r2, #2
 8007366:	f106 010c 	add.w	r1, r6, #12
 800736a:	300c      	adds	r0, #12
 800736c:	f000 faf0 	bl	8007950 <memcpy>
 8007370:	2201      	movs	r2, #1
 8007372:	4629      	mov	r1, r5
 8007374:	4620      	mov	r0, r4
 8007376:	f000 fcb7 	bl	8007ce8 <__lshift>
 800737a:	9b00      	ldr	r3, [sp, #0]
 800737c:	f8cd b014 	str.w	fp, [sp, #20]
 8007380:	f003 0301 	and.w	r3, r3, #1
 8007384:	46b1      	mov	r9, r6
 8007386:	9307      	str	r3, [sp, #28]
 8007388:	4606      	mov	r6, r0
 800738a:	4639      	mov	r1, r7
 800738c:	9804      	ldr	r0, [sp, #16]
 800738e:	f7ff faa5 	bl	80068dc <quorem>
 8007392:	4649      	mov	r1, r9
 8007394:	4605      	mov	r5, r0
 8007396:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800739a:	9804      	ldr	r0, [sp, #16]
 800739c:	f000 fcf8 	bl	8007d90 <__mcmp>
 80073a0:	4632      	mov	r2, r6
 80073a2:	9000      	str	r0, [sp, #0]
 80073a4:	4639      	mov	r1, r7
 80073a6:	4620      	mov	r0, r4
 80073a8:	f000 fd0c 	bl	8007dc4 <__mdiff>
 80073ac:	68c3      	ldr	r3, [r0, #12]
 80073ae:	4602      	mov	r2, r0
 80073b0:	bb03      	cbnz	r3, 80073f4 <_dtoa_r+0x9fc>
 80073b2:	4601      	mov	r1, r0
 80073b4:	9008      	str	r0, [sp, #32]
 80073b6:	9804      	ldr	r0, [sp, #16]
 80073b8:	f000 fcea 	bl	8007d90 <__mcmp>
 80073bc:	9a08      	ldr	r2, [sp, #32]
 80073be:	4603      	mov	r3, r0
 80073c0:	4611      	mov	r1, r2
 80073c2:	4620      	mov	r0, r4
 80073c4:	9308      	str	r3, [sp, #32]
 80073c6:	f000 fb02 	bl	80079ce <_Bfree>
 80073ca:	9b08      	ldr	r3, [sp, #32]
 80073cc:	b9a3      	cbnz	r3, 80073f8 <_dtoa_r+0xa00>
 80073ce:	9a06      	ldr	r2, [sp, #24]
 80073d0:	b992      	cbnz	r2, 80073f8 <_dtoa_r+0xa00>
 80073d2:	9a07      	ldr	r2, [sp, #28]
 80073d4:	b982      	cbnz	r2, 80073f8 <_dtoa_r+0xa00>
 80073d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80073da:	d029      	beq.n	8007430 <_dtoa_r+0xa38>
 80073dc:	9b00      	ldr	r3, [sp, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	dd01      	ble.n	80073e6 <_dtoa_r+0x9ee>
 80073e2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80073e6:	9b05      	ldr	r3, [sp, #20]
 80073e8:	1c5d      	adds	r5, r3, #1
 80073ea:	f883 8000 	strb.w	r8, [r3]
 80073ee:	e782      	b.n	80072f6 <_dtoa_r+0x8fe>
 80073f0:	4630      	mov	r0, r6
 80073f2:	e7c2      	b.n	800737a <_dtoa_r+0x982>
 80073f4:	2301      	movs	r3, #1
 80073f6:	e7e3      	b.n	80073c0 <_dtoa_r+0x9c8>
 80073f8:	9a00      	ldr	r2, [sp, #0]
 80073fa:	2a00      	cmp	r2, #0
 80073fc:	db04      	blt.n	8007408 <_dtoa_r+0xa10>
 80073fe:	d125      	bne.n	800744c <_dtoa_r+0xa54>
 8007400:	9a06      	ldr	r2, [sp, #24]
 8007402:	bb1a      	cbnz	r2, 800744c <_dtoa_r+0xa54>
 8007404:	9a07      	ldr	r2, [sp, #28]
 8007406:	bb0a      	cbnz	r2, 800744c <_dtoa_r+0xa54>
 8007408:	2b00      	cmp	r3, #0
 800740a:	ddec      	ble.n	80073e6 <_dtoa_r+0x9ee>
 800740c:	2201      	movs	r2, #1
 800740e:	9904      	ldr	r1, [sp, #16]
 8007410:	4620      	mov	r0, r4
 8007412:	f000 fc69 	bl	8007ce8 <__lshift>
 8007416:	4639      	mov	r1, r7
 8007418:	9004      	str	r0, [sp, #16]
 800741a:	f000 fcb9 	bl	8007d90 <__mcmp>
 800741e:	2800      	cmp	r0, #0
 8007420:	dc03      	bgt.n	800742a <_dtoa_r+0xa32>
 8007422:	d1e0      	bne.n	80073e6 <_dtoa_r+0x9ee>
 8007424:	f018 0f01 	tst.w	r8, #1
 8007428:	d0dd      	beq.n	80073e6 <_dtoa_r+0x9ee>
 800742a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800742e:	d1d8      	bne.n	80073e2 <_dtoa_r+0x9ea>
 8007430:	9b05      	ldr	r3, [sp, #20]
 8007432:	9a05      	ldr	r2, [sp, #20]
 8007434:	1c5d      	adds	r5, r3, #1
 8007436:	2339      	movs	r3, #57	; 0x39
 8007438:	7013      	strb	r3, [r2, #0]
 800743a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800743e:	2b39      	cmp	r3, #57	; 0x39
 8007440:	f105 32ff 	add.w	r2, r5, #4294967295
 8007444:	d04f      	beq.n	80074e6 <_dtoa_r+0xaee>
 8007446:	3301      	adds	r3, #1
 8007448:	7013      	strb	r3, [r2, #0]
 800744a:	e754      	b.n	80072f6 <_dtoa_r+0x8fe>
 800744c:	9a05      	ldr	r2, [sp, #20]
 800744e:	2b00      	cmp	r3, #0
 8007450:	f102 0501 	add.w	r5, r2, #1
 8007454:	dd06      	ble.n	8007464 <_dtoa_r+0xa6c>
 8007456:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800745a:	d0e9      	beq.n	8007430 <_dtoa_r+0xa38>
 800745c:	f108 0801 	add.w	r8, r8, #1
 8007460:	9b05      	ldr	r3, [sp, #20]
 8007462:	e7c2      	b.n	80073ea <_dtoa_r+0x9f2>
 8007464:	9a02      	ldr	r2, [sp, #8]
 8007466:	f805 8c01 	strb.w	r8, [r5, #-1]
 800746a:	eba5 030b 	sub.w	r3, r5, fp
 800746e:	4293      	cmp	r3, r2
 8007470:	d021      	beq.n	80074b6 <_dtoa_r+0xabe>
 8007472:	2300      	movs	r3, #0
 8007474:	220a      	movs	r2, #10
 8007476:	9904      	ldr	r1, [sp, #16]
 8007478:	4620      	mov	r0, r4
 800747a:	f000 fabf 	bl	80079fc <__multadd>
 800747e:	45b1      	cmp	r9, r6
 8007480:	9004      	str	r0, [sp, #16]
 8007482:	f04f 0300 	mov.w	r3, #0
 8007486:	f04f 020a 	mov.w	r2, #10
 800748a:	4649      	mov	r1, r9
 800748c:	4620      	mov	r0, r4
 800748e:	d105      	bne.n	800749c <_dtoa_r+0xaa4>
 8007490:	f000 fab4 	bl	80079fc <__multadd>
 8007494:	4681      	mov	r9, r0
 8007496:	4606      	mov	r6, r0
 8007498:	9505      	str	r5, [sp, #20]
 800749a:	e776      	b.n	800738a <_dtoa_r+0x992>
 800749c:	f000 faae 	bl	80079fc <__multadd>
 80074a0:	4631      	mov	r1, r6
 80074a2:	4681      	mov	r9, r0
 80074a4:	2300      	movs	r3, #0
 80074a6:	220a      	movs	r2, #10
 80074a8:	4620      	mov	r0, r4
 80074aa:	f000 faa7 	bl	80079fc <__multadd>
 80074ae:	4606      	mov	r6, r0
 80074b0:	e7f2      	b.n	8007498 <_dtoa_r+0xaa0>
 80074b2:	f04f 0900 	mov.w	r9, #0
 80074b6:	2201      	movs	r2, #1
 80074b8:	9904      	ldr	r1, [sp, #16]
 80074ba:	4620      	mov	r0, r4
 80074bc:	f000 fc14 	bl	8007ce8 <__lshift>
 80074c0:	4639      	mov	r1, r7
 80074c2:	9004      	str	r0, [sp, #16]
 80074c4:	f000 fc64 	bl	8007d90 <__mcmp>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	dcb6      	bgt.n	800743a <_dtoa_r+0xa42>
 80074cc:	d102      	bne.n	80074d4 <_dtoa_r+0xadc>
 80074ce:	f018 0f01 	tst.w	r8, #1
 80074d2:	d1b2      	bne.n	800743a <_dtoa_r+0xa42>
 80074d4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80074d8:	2b30      	cmp	r3, #48	; 0x30
 80074da:	f105 32ff 	add.w	r2, r5, #4294967295
 80074de:	f47f af0a 	bne.w	80072f6 <_dtoa_r+0x8fe>
 80074e2:	4615      	mov	r5, r2
 80074e4:	e7f6      	b.n	80074d4 <_dtoa_r+0xadc>
 80074e6:	4593      	cmp	fp, r2
 80074e8:	d105      	bne.n	80074f6 <_dtoa_r+0xafe>
 80074ea:	2331      	movs	r3, #49	; 0x31
 80074ec:	f10a 0a01 	add.w	sl, sl, #1
 80074f0:	f88b 3000 	strb.w	r3, [fp]
 80074f4:	e6ff      	b.n	80072f6 <_dtoa_r+0x8fe>
 80074f6:	4615      	mov	r5, r2
 80074f8:	e79f      	b.n	800743a <_dtoa_r+0xa42>
 80074fa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8007560 <_dtoa_r+0xb68>
 80074fe:	e007      	b.n	8007510 <_dtoa_r+0xb18>
 8007500:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007502:	f8df b060 	ldr.w	fp, [pc, #96]	; 8007564 <_dtoa_r+0xb6c>
 8007506:	b11b      	cbz	r3, 8007510 <_dtoa_r+0xb18>
 8007508:	f10b 0308 	add.w	r3, fp, #8
 800750c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800750e:	6013      	str	r3, [r2, #0]
 8007510:	4658      	mov	r0, fp
 8007512:	b017      	add	sp, #92	; 0x5c
 8007514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007518:	9b06      	ldr	r3, [sp, #24]
 800751a:	2b01      	cmp	r3, #1
 800751c:	f77f ae35 	ble.w	800718a <_dtoa_r+0x792>
 8007520:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007522:	9307      	str	r3, [sp, #28]
 8007524:	e649      	b.n	80071ba <_dtoa_r+0x7c2>
 8007526:	9b02      	ldr	r3, [sp, #8]
 8007528:	2b00      	cmp	r3, #0
 800752a:	dc03      	bgt.n	8007534 <_dtoa_r+0xb3c>
 800752c:	9b06      	ldr	r3, [sp, #24]
 800752e:	2b02      	cmp	r3, #2
 8007530:	f73f aecc 	bgt.w	80072cc <_dtoa_r+0x8d4>
 8007534:	465d      	mov	r5, fp
 8007536:	4639      	mov	r1, r7
 8007538:	9804      	ldr	r0, [sp, #16]
 800753a:	f7ff f9cf 	bl	80068dc <quorem>
 800753e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8007542:	f805 8b01 	strb.w	r8, [r5], #1
 8007546:	9a02      	ldr	r2, [sp, #8]
 8007548:	eba5 030b 	sub.w	r3, r5, fp
 800754c:	429a      	cmp	r2, r3
 800754e:	ddb0      	ble.n	80074b2 <_dtoa_r+0xaba>
 8007550:	2300      	movs	r3, #0
 8007552:	220a      	movs	r2, #10
 8007554:	9904      	ldr	r1, [sp, #16]
 8007556:	4620      	mov	r0, r4
 8007558:	f000 fa50 	bl	80079fc <__multadd>
 800755c:	9004      	str	r0, [sp, #16]
 800755e:	e7ea      	b.n	8007536 <_dtoa_r+0xb3e>
 8007560:	08008564 	.word	0x08008564
 8007564:	08008588 	.word	0x08008588

08007568 <__sflush_r>:
 8007568:	898a      	ldrh	r2, [r1, #12]
 800756a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800756e:	4605      	mov	r5, r0
 8007570:	0710      	lsls	r0, r2, #28
 8007572:	460c      	mov	r4, r1
 8007574:	d458      	bmi.n	8007628 <__sflush_r+0xc0>
 8007576:	684b      	ldr	r3, [r1, #4]
 8007578:	2b00      	cmp	r3, #0
 800757a:	dc05      	bgt.n	8007588 <__sflush_r+0x20>
 800757c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800757e:	2b00      	cmp	r3, #0
 8007580:	dc02      	bgt.n	8007588 <__sflush_r+0x20>
 8007582:	2000      	movs	r0, #0
 8007584:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007588:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800758a:	2e00      	cmp	r6, #0
 800758c:	d0f9      	beq.n	8007582 <__sflush_r+0x1a>
 800758e:	2300      	movs	r3, #0
 8007590:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007594:	682f      	ldr	r7, [r5, #0]
 8007596:	6a21      	ldr	r1, [r4, #32]
 8007598:	602b      	str	r3, [r5, #0]
 800759a:	d032      	beq.n	8007602 <__sflush_r+0x9a>
 800759c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800759e:	89a3      	ldrh	r3, [r4, #12]
 80075a0:	075a      	lsls	r2, r3, #29
 80075a2:	d505      	bpl.n	80075b0 <__sflush_r+0x48>
 80075a4:	6863      	ldr	r3, [r4, #4]
 80075a6:	1ac0      	subs	r0, r0, r3
 80075a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80075aa:	b10b      	cbz	r3, 80075b0 <__sflush_r+0x48>
 80075ac:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80075ae:	1ac0      	subs	r0, r0, r3
 80075b0:	2300      	movs	r3, #0
 80075b2:	4602      	mov	r2, r0
 80075b4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80075b6:	6a21      	ldr	r1, [r4, #32]
 80075b8:	4628      	mov	r0, r5
 80075ba:	47b0      	blx	r6
 80075bc:	1c43      	adds	r3, r0, #1
 80075be:	89a3      	ldrh	r3, [r4, #12]
 80075c0:	d106      	bne.n	80075d0 <__sflush_r+0x68>
 80075c2:	6829      	ldr	r1, [r5, #0]
 80075c4:	291d      	cmp	r1, #29
 80075c6:	d848      	bhi.n	800765a <__sflush_r+0xf2>
 80075c8:	4a29      	ldr	r2, [pc, #164]	; (8007670 <__sflush_r+0x108>)
 80075ca:	40ca      	lsrs	r2, r1
 80075cc:	07d6      	lsls	r6, r2, #31
 80075ce:	d544      	bpl.n	800765a <__sflush_r+0xf2>
 80075d0:	2200      	movs	r2, #0
 80075d2:	6062      	str	r2, [r4, #4]
 80075d4:	04d9      	lsls	r1, r3, #19
 80075d6:	6922      	ldr	r2, [r4, #16]
 80075d8:	6022      	str	r2, [r4, #0]
 80075da:	d504      	bpl.n	80075e6 <__sflush_r+0x7e>
 80075dc:	1c42      	adds	r2, r0, #1
 80075de:	d101      	bne.n	80075e4 <__sflush_r+0x7c>
 80075e0:	682b      	ldr	r3, [r5, #0]
 80075e2:	b903      	cbnz	r3, 80075e6 <__sflush_r+0x7e>
 80075e4:	6560      	str	r0, [r4, #84]	; 0x54
 80075e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075e8:	602f      	str	r7, [r5, #0]
 80075ea:	2900      	cmp	r1, #0
 80075ec:	d0c9      	beq.n	8007582 <__sflush_r+0x1a>
 80075ee:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075f2:	4299      	cmp	r1, r3
 80075f4:	d002      	beq.n	80075fc <__sflush_r+0x94>
 80075f6:	4628      	mov	r0, r5
 80075f8:	f000 fc9e 	bl	8007f38 <_free_r>
 80075fc:	2000      	movs	r0, #0
 80075fe:	6360      	str	r0, [r4, #52]	; 0x34
 8007600:	e7c0      	b.n	8007584 <__sflush_r+0x1c>
 8007602:	2301      	movs	r3, #1
 8007604:	4628      	mov	r0, r5
 8007606:	47b0      	blx	r6
 8007608:	1c41      	adds	r1, r0, #1
 800760a:	d1c8      	bne.n	800759e <__sflush_r+0x36>
 800760c:	682b      	ldr	r3, [r5, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d0c5      	beq.n	800759e <__sflush_r+0x36>
 8007612:	2b1d      	cmp	r3, #29
 8007614:	d001      	beq.n	800761a <__sflush_r+0xb2>
 8007616:	2b16      	cmp	r3, #22
 8007618:	d101      	bne.n	800761e <__sflush_r+0xb6>
 800761a:	602f      	str	r7, [r5, #0]
 800761c:	e7b1      	b.n	8007582 <__sflush_r+0x1a>
 800761e:	89a3      	ldrh	r3, [r4, #12]
 8007620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007624:	81a3      	strh	r3, [r4, #12]
 8007626:	e7ad      	b.n	8007584 <__sflush_r+0x1c>
 8007628:	690f      	ldr	r7, [r1, #16]
 800762a:	2f00      	cmp	r7, #0
 800762c:	d0a9      	beq.n	8007582 <__sflush_r+0x1a>
 800762e:	0793      	lsls	r3, r2, #30
 8007630:	680e      	ldr	r6, [r1, #0]
 8007632:	bf08      	it	eq
 8007634:	694b      	ldreq	r3, [r1, #20]
 8007636:	600f      	str	r7, [r1, #0]
 8007638:	bf18      	it	ne
 800763a:	2300      	movne	r3, #0
 800763c:	eba6 0807 	sub.w	r8, r6, r7
 8007640:	608b      	str	r3, [r1, #8]
 8007642:	f1b8 0f00 	cmp.w	r8, #0
 8007646:	dd9c      	ble.n	8007582 <__sflush_r+0x1a>
 8007648:	4643      	mov	r3, r8
 800764a:	463a      	mov	r2, r7
 800764c:	6a21      	ldr	r1, [r4, #32]
 800764e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007650:	4628      	mov	r0, r5
 8007652:	47b0      	blx	r6
 8007654:	2800      	cmp	r0, #0
 8007656:	dc06      	bgt.n	8007666 <__sflush_r+0xfe>
 8007658:	89a3      	ldrh	r3, [r4, #12]
 800765a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800765e:	81a3      	strh	r3, [r4, #12]
 8007660:	f04f 30ff 	mov.w	r0, #4294967295
 8007664:	e78e      	b.n	8007584 <__sflush_r+0x1c>
 8007666:	4407      	add	r7, r0
 8007668:	eba8 0800 	sub.w	r8, r8, r0
 800766c:	e7e9      	b.n	8007642 <__sflush_r+0xda>
 800766e:	bf00      	nop
 8007670:	20400001 	.word	0x20400001

08007674 <_fflush_r>:
 8007674:	b538      	push	{r3, r4, r5, lr}
 8007676:	690b      	ldr	r3, [r1, #16]
 8007678:	4605      	mov	r5, r0
 800767a:	460c      	mov	r4, r1
 800767c:	b1db      	cbz	r3, 80076b6 <_fflush_r+0x42>
 800767e:	b118      	cbz	r0, 8007688 <_fflush_r+0x14>
 8007680:	6983      	ldr	r3, [r0, #24]
 8007682:	b90b      	cbnz	r3, 8007688 <_fflush_r+0x14>
 8007684:	f000 f860 	bl	8007748 <__sinit>
 8007688:	4b0c      	ldr	r3, [pc, #48]	; (80076bc <_fflush_r+0x48>)
 800768a:	429c      	cmp	r4, r3
 800768c:	d109      	bne.n	80076a2 <_fflush_r+0x2e>
 800768e:	686c      	ldr	r4, [r5, #4]
 8007690:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007694:	b17b      	cbz	r3, 80076b6 <_fflush_r+0x42>
 8007696:	4621      	mov	r1, r4
 8007698:	4628      	mov	r0, r5
 800769a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800769e:	f7ff bf63 	b.w	8007568 <__sflush_r>
 80076a2:	4b07      	ldr	r3, [pc, #28]	; (80076c0 <_fflush_r+0x4c>)
 80076a4:	429c      	cmp	r4, r3
 80076a6:	d101      	bne.n	80076ac <_fflush_r+0x38>
 80076a8:	68ac      	ldr	r4, [r5, #8]
 80076aa:	e7f1      	b.n	8007690 <_fflush_r+0x1c>
 80076ac:	4b05      	ldr	r3, [pc, #20]	; (80076c4 <_fflush_r+0x50>)
 80076ae:	429c      	cmp	r4, r3
 80076b0:	bf08      	it	eq
 80076b2:	68ec      	ldreq	r4, [r5, #12]
 80076b4:	e7ec      	b.n	8007690 <_fflush_r+0x1c>
 80076b6:	2000      	movs	r0, #0
 80076b8:	bd38      	pop	{r3, r4, r5, pc}
 80076ba:	bf00      	nop
 80076bc:	080085b8 	.word	0x080085b8
 80076c0:	080085d8 	.word	0x080085d8
 80076c4:	08008598 	.word	0x08008598

080076c8 <std>:
 80076c8:	2300      	movs	r3, #0
 80076ca:	b510      	push	{r4, lr}
 80076cc:	4604      	mov	r4, r0
 80076ce:	e9c0 3300 	strd	r3, r3, [r0]
 80076d2:	6083      	str	r3, [r0, #8]
 80076d4:	8181      	strh	r1, [r0, #12]
 80076d6:	6643      	str	r3, [r0, #100]	; 0x64
 80076d8:	81c2      	strh	r2, [r0, #14]
 80076da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076de:	6183      	str	r3, [r0, #24]
 80076e0:	4619      	mov	r1, r3
 80076e2:	2208      	movs	r2, #8
 80076e4:	305c      	adds	r0, #92	; 0x5c
 80076e6:	f7fe fb59 	bl	8005d9c <memset>
 80076ea:	4b05      	ldr	r3, [pc, #20]	; (8007700 <std+0x38>)
 80076ec:	6263      	str	r3, [r4, #36]	; 0x24
 80076ee:	4b05      	ldr	r3, [pc, #20]	; (8007704 <std+0x3c>)
 80076f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80076f2:	4b05      	ldr	r3, [pc, #20]	; (8007708 <std+0x40>)
 80076f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80076f6:	4b05      	ldr	r3, [pc, #20]	; (800770c <std+0x44>)
 80076f8:	6224      	str	r4, [r4, #32]
 80076fa:	6323      	str	r3, [r4, #48]	; 0x30
 80076fc:	bd10      	pop	{r4, pc}
 80076fe:	bf00      	nop
 8007700:	08008329 	.word	0x08008329
 8007704:	0800834b 	.word	0x0800834b
 8007708:	08008383 	.word	0x08008383
 800770c:	080083a7 	.word	0x080083a7

08007710 <_cleanup_r>:
 8007710:	4901      	ldr	r1, [pc, #4]	; (8007718 <_cleanup_r+0x8>)
 8007712:	f000 b885 	b.w	8007820 <_fwalk_reent>
 8007716:	bf00      	nop
 8007718:	08007675 	.word	0x08007675

0800771c <__sfmoreglue>:
 800771c:	b570      	push	{r4, r5, r6, lr}
 800771e:	1e4a      	subs	r2, r1, #1
 8007720:	2568      	movs	r5, #104	; 0x68
 8007722:	4355      	muls	r5, r2
 8007724:	460e      	mov	r6, r1
 8007726:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800772a:	f000 fc53 	bl	8007fd4 <_malloc_r>
 800772e:	4604      	mov	r4, r0
 8007730:	b140      	cbz	r0, 8007744 <__sfmoreglue+0x28>
 8007732:	2100      	movs	r1, #0
 8007734:	e9c0 1600 	strd	r1, r6, [r0]
 8007738:	300c      	adds	r0, #12
 800773a:	60a0      	str	r0, [r4, #8]
 800773c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007740:	f7fe fb2c 	bl	8005d9c <memset>
 8007744:	4620      	mov	r0, r4
 8007746:	bd70      	pop	{r4, r5, r6, pc}

08007748 <__sinit>:
 8007748:	6983      	ldr	r3, [r0, #24]
 800774a:	b510      	push	{r4, lr}
 800774c:	4604      	mov	r4, r0
 800774e:	bb33      	cbnz	r3, 800779e <__sinit+0x56>
 8007750:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8007754:	6503      	str	r3, [r0, #80]	; 0x50
 8007756:	4b12      	ldr	r3, [pc, #72]	; (80077a0 <__sinit+0x58>)
 8007758:	4a12      	ldr	r2, [pc, #72]	; (80077a4 <__sinit+0x5c>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	6282      	str	r2, [r0, #40]	; 0x28
 800775e:	4298      	cmp	r0, r3
 8007760:	bf04      	itt	eq
 8007762:	2301      	moveq	r3, #1
 8007764:	6183      	streq	r3, [r0, #24]
 8007766:	f000 f81f 	bl	80077a8 <__sfp>
 800776a:	6060      	str	r0, [r4, #4]
 800776c:	4620      	mov	r0, r4
 800776e:	f000 f81b 	bl	80077a8 <__sfp>
 8007772:	60a0      	str	r0, [r4, #8]
 8007774:	4620      	mov	r0, r4
 8007776:	f000 f817 	bl	80077a8 <__sfp>
 800777a:	2200      	movs	r2, #0
 800777c:	60e0      	str	r0, [r4, #12]
 800777e:	2104      	movs	r1, #4
 8007780:	6860      	ldr	r0, [r4, #4]
 8007782:	f7ff ffa1 	bl	80076c8 <std>
 8007786:	2201      	movs	r2, #1
 8007788:	2109      	movs	r1, #9
 800778a:	68a0      	ldr	r0, [r4, #8]
 800778c:	f7ff ff9c 	bl	80076c8 <std>
 8007790:	2202      	movs	r2, #2
 8007792:	2112      	movs	r1, #18
 8007794:	68e0      	ldr	r0, [r4, #12]
 8007796:	f7ff ff97 	bl	80076c8 <std>
 800779a:	2301      	movs	r3, #1
 800779c:	61a3      	str	r3, [r4, #24]
 800779e:	bd10      	pop	{r4, pc}
 80077a0:	08008550 	.word	0x08008550
 80077a4:	08007711 	.word	0x08007711

080077a8 <__sfp>:
 80077a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077aa:	4b1b      	ldr	r3, [pc, #108]	; (8007818 <__sfp+0x70>)
 80077ac:	681e      	ldr	r6, [r3, #0]
 80077ae:	69b3      	ldr	r3, [r6, #24]
 80077b0:	4607      	mov	r7, r0
 80077b2:	b913      	cbnz	r3, 80077ba <__sfp+0x12>
 80077b4:	4630      	mov	r0, r6
 80077b6:	f7ff ffc7 	bl	8007748 <__sinit>
 80077ba:	3648      	adds	r6, #72	; 0x48
 80077bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80077c0:	3b01      	subs	r3, #1
 80077c2:	d503      	bpl.n	80077cc <__sfp+0x24>
 80077c4:	6833      	ldr	r3, [r6, #0]
 80077c6:	b133      	cbz	r3, 80077d6 <__sfp+0x2e>
 80077c8:	6836      	ldr	r6, [r6, #0]
 80077ca:	e7f7      	b.n	80077bc <__sfp+0x14>
 80077cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80077d0:	b16d      	cbz	r5, 80077ee <__sfp+0x46>
 80077d2:	3468      	adds	r4, #104	; 0x68
 80077d4:	e7f4      	b.n	80077c0 <__sfp+0x18>
 80077d6:	2104      	movs	r1, #4
 80077d8:	4638      	mov	r0, r7
 80077da:	f7ff ff9f 	bl	800771c <__sfmoreglue>
 80077de:	6030      	str	r0, [r6, #0]
 80077e0:	2800      	cmp	r0, #0
 80077e2:	d1f1      	bne.n	80077c8 <__sfp+0x20>
 80077e4:	230c      	movs	r3, #12
 80077e6:	603b      	str	r3, [r7, #0]
 80077e8:	4604      	mov	r4, r0
 80077ea:	4620      	mov	r0, r4
 80077ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077ee:	4b0b      	ldr	r3, [pc, #44]	; (800781c <__sfp+0x74>)
 80077f0:	6665      	str	r5, [r4, #100]	; 0x64
 80077f2:	e9c4 5500 	strd	r5, r5, [r4]
 80077f6:	60a5      	str	r5, [r4, #8]
 80077f8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80077fc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8007800:	2208      	movs	r2, #8
 8007802:	4629      	mov	r1, r5
 8007804:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007808:	f7fe fac8 	bl	8005d9c <memset>
 800780c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007810:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007814:	e7e9      	b.n	80077ea <__sfp+0x42>
 8007816:	bf00      	nop
 8007818:	08008550 	.word	0x08008550
 800781c:	ffff0001 	.word	0xffff0001

08007820 <_fwalk_reent>:
 8007820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007824:	4680      	mov	r8, r0
 8007826:	4689      	mov	r9, r1
 8007828:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800782c:	2600      	movs	r6, #0
 800782e:	b914      	cbnz	r4, 8007836 <_fwalk_reent+0x16>
 8007830:	4630      	mov	r0, r6
 8007832:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007836:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800783a:	3f01      	subs	r7, #1
 800783c:	d501      	bpl.n	8007842 <_fwalk_reent+0x22>
 800783e:	6824      	ldr	r4, [r4, #0]
 8007840:	e7f5      	b.n	800782e <_fwalk_reent+0xe>
 8007842:	89ab      	ldrh	r3, [r5, #12]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d907      	bls.n	8007858 <_fwalk_reent+0x38>
 8007848:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800784c:	3301      	adds	r3, #1
 800784e:	d003      	beq.n	8007858 <_fwalk_reent+0x38>
 8007850:	4629      	mov	r1, r5
 8007852:	4640      	mov	r0, r8
 8007854:	47c8      	blx	r9
 8007856:	4306      	orrs	r6, r0
 8007858:	3568      	adds	r5, #104	; 0x68
 800785a:	e7ee      	b.n	800783a <_fwalk_reent+0x1a>

0800785c <_localeconv_r>:
 800785c:	4b04      	ldr	r3, [pc, #16]	; (8007870 <_localeconv_r+0x14>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	6a18      	ldr	r0, [r3, #32]
 8007862:	4b04      	ldr	r3, [pc, #16]	; (8007874 <_localeconv_r+0x18>)
 8007864:	2800      	cmp	r0, #0
 8007866:	bf08      	it	eq
 8007868:	4618      	moveq	r0, r3
 800786a:	30f0      	adds	r0, #240	; 0xf0
 800786c:	4770      	bx	lr
 800786e:	bf00      	nop
 8007870:	20000010 	.word	0x20000010
 8007874:	20000074 	.word	0x20000074

08007878 <__swhatbuf_r>:
 8007878:	b570      	push	{r4, r5, r6, lr}
 800787a:	460e      	mov	r6, r1
 800787c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007880:	2900      	cmp	r1, #0
 8007882:	b096      	sub	sp, #88	; 0x58
 8007884:	4614      	mov	r4, r2
 8007886:	461d      	mov	r5, r3
 8007888:	da07      	bge.n	800789a <__swhatbuf_r+0x22>
 800788a:	2300      	movs	r3, #0
 800788c:	602b      	str	r3, [r5, #0]
 800788e:	89b3      	ldrh	r3, [r6, #12]
 8007890:	061a      	lsls	r2, r3, #24
 8007892:	d410      	bmi.n	80078b6 <__swhatbuf_r+0x3e>
 8007894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007898:	e00e      	b.n	80078b8 <__swhatbuf_r+0x40>
 800789a:	466a      	mov	r2, sp
 800789c:	f000 fdaa 	bl	80083f4 <_fstat_r>
 80078a0:	2800      	cmp	r0, #0
 80078a2:	dbf2      	blt.n	800788a <__swhatbuf_r+0x12>
 80078a4:	9a01      	ldr	r2, [sp, #4]
 80078a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80078aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80078ae:	425a      	negs	r2, r3
 80078b0:	415a      	adcs	r2, r3
 80078b2:	602a      	str	r2, [r5, #0]
 80078b4:	e7ee      	b.n	8007894 <__swhatbuf_r+0x1c>
 80078b6:	2340      	movs	r3, #64	; 0x40
 80078b8:	2000      	movs	r0, #0
 80078ba:	6023      	str	r3, [r4, #0]
 80078bc:	b016      	add	sp, #88	; 0x58
 80078be:	bd70      	pop	{r4, r5, r6, pc}

080078c0 <__smakebuf_r>:
 80078c0:	898b      	ldrh	r3, [r1, #12]
 80078c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80078c4:	079d      	lsls	r5, r3, #30
 80078c6:	4606      	mov	r6, r0
 80078c8:	460c      	mov	r4, r1
 80078ca:	d507      	bpl.n	80078dc <__smakebuf_r+0x1c>
 80078cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80078d0:	6023      	str	r3, [r4, #0]
 80078d2:	6123      	str	r3, [r4, #16]
 80078d4:	2301      	movs	r3, #1
 80078d6:	6163      	str	r3, [r4, #20]
 80078d8:	b002      	add	sp, #8
 80078da:	bd70      	pop	{r4, r5, r6, pc}
 80078dc:	ab01      	add	r3, sp, #4
 80078de:	466a      	mov	r2, sp
 80078e0:	f7ff ffca 	bl	8007878 <__swhatbuf_r>
 80078e4:	9900      	ldr	r1, [sp, #0]
 80078e6:	4605      	mov	r5, r0
 80078e8:	4630      	mov	r0, r6
 80078ea:	f000 fb73 	bl	8007fd4 <_malloc_r>
 80078ee:	b948      	cbnz	r0, 8007904 <__smakebuf_r+0x44>
 80078f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078f4:	059a      	lsls	r2, r3, #22
 80078f6:	d4ef      	bmi.n	80078d8 <__smakebuf_r+0x18>
 80078f8:	f023 0303 	bic.w	r3, r3, #3
 80078fc:	f043 0302 	orr.w	r3, r3, #2
 8007900:	81a3      	strh	r3, [r4, #12]
 8007902:	e7e3      	b.n	80078cc <__smakebuf_r+0xc>
 8007904:	4b0d      	ldr	r3, [pc, #52]	; (800793c <__smakebuf_r+0x7c>)
 8007906:	62b3      	str	r3, [r6, #40]	; 0x28
 8007908:	89a3      	ldrh	r3, [r4, #12]
 800790a:	6020      	str	r0, [r4, #0]
 800790c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007910:	81a3      	strh	r3, [r4, #12]
 8007912:	9b00      	ldr	r3, [sp, #0]
 8007914:	6163      	str	r3, [r4, #20]
 8007916:	9b01      	ldr	r3, [sp, #4]
 8007918:	6120      	str	r0, [r4, #16]
 800791a:	b15b      	cbz	r3, 8007934 <__smakebuf_r+0x74>
 800791c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007920:	4630      	mov	r0, r6
 8007922:	f000 fd79 	bl	8008418 <_isatty_r>
 8007926:	b128      	cbz	r0, 8007934 <__smakebuf_r+0x74>
 8007928:	89a3      	ldrh	r3, [r4, #12]
 800792a:	f023 0303 	bic.w	r3, r3, #3
 800792e:	f043 0301 	orr.w	r3, r3, #1
 8007932:	81a3      	strh	r3, [r4, #12]
 8007934:	89a3      	ldrh	r3, [r4, #12]
 8007936:	431d      	orrs	r5, r3
 8007938:	81a5      	strh	r5, [r4, #12]
 800793a:	e7cd      	b.n	80078d8 <__smakebuf_r+0x18>
 800793c:	08007711 	.word	0x08007711

08007940 <malloc>:
 8007940:	4b02      	ldr	r3, [pc, #8]	; (800794c <malloc+0xc>)
 8007942:	4601      	mov	r1, r0
 8007944:	6818      	ldr	r0, [r3, #0]
 8007946:	f000 bb45 	b.w	8007fd4 <_malloc_r>
 800794a:	bf00      	nop
 800794c:	20000010 	.word	0x20000010

08007950 <memcpy>:
 8007950:	b510      	push	{r4, lr}
 8007952:	1e43      	subs	r3, r0, #1
 8007954:	440a      	add	r2, r1
 8007956:	4291      	cmp	r1, r2
 8007958:	d100      	bne.n	800795c <memcpy+0xc>
 800795a:	bd10      	pop	{r4, pc}
 800795c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007960:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007964:	e7f7      	b.n	8007956 <memcpy+0x6>

08007966 <_Balloc>:
 8007966:	b570      	push	{r4, r5, r6, lr}
 8007968:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800796a:	4604      	mov	r4, r0
 800796c:	460e      	mov	r6, r1
 800796e:	b93d      	cbnz	r5, 8007980 <_Balloc+0x1a>
 8007970:	2010      	movs	r0, #16
 8007972:	f7ff ffe5 	bl	8007940 <malloc>
 8007976:	6260      	str	r0, [r4, #36]	; 0x24
 8007978:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800797c:	6005      	str	r5, [r0, #0]
 800797e:	60c5      	str	r5, [r0, #12]
 8007980:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007982:	68eb      	ldr	r3, [r5, #12]
 8007984:	b183      	cbz	r3, 80079a8 <_Balloc+0x42>
 8007986:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007988:	68db      	ldr	r3, [r3, #12]
 800798a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800798e:	b9b8      	cbnz	r0, 80079c0 <_Balloc+0x5a>
 8007990:	2101      	movs	r1, #1
 8007992:	fa01 f506 	lsl.w	r5, r1, r6
 8007996:	1d6a      	adds	r2, r5, #5
 8007998:	0092      	lsls	r2, r2, #2
 800799a:	4620      	mov	r0, r4
 800799c:	f000 fabe 	bl	8007f1c <_calloc_r>
 80079a0:	b160      	cbz	r0, 80079bc <_Balloc+0x56>
 80079a2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80079a6:	e00e      	b.n	80079c6 <_Balloc+0x60>
 80079a8:	2221      	movs	r2, #33	; 0x21
 80079aa:	2104      	movs	r1, #4
 80079ac:	4620      	mov	r0, r4
 80079ae:	f000 fab5 	bl	8007f1c <_calloc_r>
 80079b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80079b4:	60e8      	str	r0, [r5, #12]
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d1e4      	bne.n	8007986 <_Balloc+0x20>
 80079bc:	2000      	movs	r0, #0
 80079be:	bd70      	pop	{r4, r5, r6, pc}
 80079c0:	6802      	ldr	r2, [r0, #0]
 80079c2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80079c6:	2300      	movs	r3, #0
 80079c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80079cc:	e7f7      	b.n	80079be <_Balloc+0x58>

080079ce <_Bfree>:
 80079ce:	b570      	push	{r4, r5, r6, lr}
 80079d0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80079d2:	4606      	mov	r6, r0
 80079d4:	460d      	mov	r5, r1
 80079d6:	b93c      	cbnz	r4, 80079e8 <_Bfree+0x1a>
 80079d8:	2010      	movs	r0, #16
 80079da:	f7ff ffb1 	bl	8007940 <malloc>
 80079de:	6270      	str	r0, [r6, #36]	; 0x24
 80079e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079e4:	6004      	str	r4, [r0, #0]
 80079e6:	60c4      	str	r4, [r0, #12]
 80079e8:	b13d      	cbz	r5, 80079fa <_Bfree+0x2c>
 80079ea:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80079ec:	686a      	ldr	r2, [r5, #4]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079f4:	6029      	str	r1, [r5, #0]
 80079f6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80079fa:	bd70      	pop	{r4, r5, r6, pc}

080079fc <__multadd>:
 80079fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a00:	690d      	ldr	r5, [r1, #16]
 8007a02:	461f      	mov	r7, r3
 8007a04:	4606      	mov	r6, r0
 8007a06:	460c      	mov	r4, r1
 8007a08:	f101 0c14 	add.w	ip, r1, #20
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	f8dc 0000 	ldr.w	r0, [ip]
 8007a12:	b281      	uxth	r1, r0
 8007a14:	fb02 7101 	mla	r1, r2, r1, r7
 8007a18:	0c0f      	lsrs	r7, r1, #16
 8007a1a:	0c00      	lsrs	r0, r0, #16
 8007a1c:	fb02 7000 	mla	r0, r2, r0, r7
 8007a20:	b289      	uxth	r1, r1
 8007a22:	3301      	adds	r3, #1
 8007a24:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007a28:	429d      	cmp	r5, r3
 8007a2a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007a2e:	f84c 1b04 	str.w	r1, [ip], #4
 8007a32:	dcec      	bgt.n	8007a0e <__multadd+0x12>
 8007a34:	b1d7      	cbz	r7, 8007a6c <__multadd+0x70>
 8007a36:	68a3      	ldr	r3, [r4, #8]
 8007a38:	42ab      	cmp	r3, r5
 8007a3a:	dc12      	bgt.n	8007a62 <__multadd+0x66>
 8007a3c:	6861      	ldr	r1, [r4, #4]
 8007a3e:	4630      	mov	r0, r6
 8007a40:	3101      	adds	r1, #1
 8007a42:	f7ff ff90 	bl	8007966 <_Balloc>
 8007a46:	6922      	ldr	r2, [r4, #16]
 8007a48:	3202      	adds	r2, #2
 8007a4a:	f104 010c 	add.w	r1, r4, #12
 8007a4e:	4680      	mov	r8, r0
 8007a50:	0092      	lsls	r2, r2, #2
 8007a52:	300c      	adds	r0, #12
 8007a54:	f7ff ff7c 	bl	8007950 <memcpy>
 8007a58:	4621      	mov	r1, r4
 8007a5a:	4630      	mov	r0, r6
 8007a5c:	f7ff ffb7 	bl	80079ce <_Bfree>
 8007a60:	4644      	mov	r4, r8
 8007a62:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a66:	3501      	adds	r5, #1
 8007a68:	615f      	str	r7, [r3, #20]
 8007a6a:	6125      	str	r5, [r4, #16]
 8007a6c:	4620      	mov	r0, r4
 8007a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007a72 <__hi0bits>:
 8007a72:	0c02      	lsrs	r2, r0, #16
 8007a74:	0412      	lsls	r2, r2, #16
 8007a76:	4603      	mov	r3, r0
 8007a78:	b9b2      	cbnz	r2, 8007aa8 <__hi0bits+0x36>
 8007a7a:	0403      	lsls	r3, r0, #16
 8007a7c:	2010      	movs	r0, #16
 8007a7e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007a82:	bf04      	itt	eq
 8007a84:	021b      	lsleq	r3, r3, #8
 8007a86:	3008      	addeq	r0, #8
 8007a88:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007a8c:	bf04      	itt	eq
 8007a8e:	011b      	lsleq	r3, r3, #4
 8007a90:	3004      	addeq	r0, #4
 8007a92:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007a96:	bf04      	itt	eq
 8007a98:	009b      	lsleq	r3, r3, #2
 8007a9a:	3002      	addeq	r0, #2
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	db06      	blt.n	8007aae <__hi0bits+0x3c>
 8007aa0:	005b      	lsls	r3, r3, #1
 8007aa2:	d503      	bpl.n	8007aac <__hi0bits+0x3a>
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	4770      	bx	lr
 8007aa8:	2000      	movs	r0, #0
 8007aaa:	e7e8      	b.n	8007a7e <__hi0bits+0xc>
 8007aac:	2020      	movs	r0, #32
 8007aae:	4770      	bx	lr

08007ab0 <__lo0bits>:
 8007ab0:	6803      	ldr	r3, [r0, #0]
 8007ab2:	f013 0207 	ands.w	r2, r3, #7
 8007ab6:	4601      	mov	r1, r0
 8007ab8:	d00b      	beq.n	8007ad2 <__lo0bits+0x22>
 8007aba:	07da      	lsls	r2, r3, #31
 8007abc:	d423      	bmi.n	8007b06 <__lo0bits+0x56>
 8007abe:	0798      	lsls	r0, r3, #30
 8007ac0:	bf49      	itett	mi
 8007ac2:	085b      	lsrmi	r3, r3, #1
 8007ac4:	089b      	lsrpl	r3, r3, #2
 8007ac6:	2001      	movmi	r0, #1
 8007ac8:	600b      	strmi	r3, [r1, #0]
 8007aca:	bf5c      	itt	pl
 8007acc:	600b      	strpl	r3, [r1, #0]
 8007ace:	2002      	movpl	r0, #2
 8007ad0:	4770      	bx	lr
 8007ad2:	b298      	uxth	r0, r3
 8007ad4:	b9a8      	cbnz	r0, 8007b02 <__lo0bits+0x52>
 8007ad6:	0c1b      	lsrs	r3, r3, #16
 8007ad8:	2010      	movs	r0, #16
 8007ada:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007ade:	bf04      	itt	eq
 8007ae0:	0a1b      	lsreq	r3, r3, #8
 8007ae2:	3008      	addeq	r0, #8
 8007ae4:	071a      	lsls	r2, r3, #28
 8007ae6:	bf04      	itt	eq
 8007ae8:	091b      	lsreq	r3, r3, #4
 8007aea:	3004      	addeq	r0, #4
 8007aec:	079a      	lsls	r2, r3, #30
 8007aee:	bf04      	itt	eq
 8007af0:	089b      	lsreq	r3, r3, #2
 8007af2:	3002      	addeq	r0, #2
 8007af4:	07da      	lsls	r2, r3, #31
 8007af6:	d402      	bmi.n	8007afe <__lo0bits+0x4e>
 8007af8:	085b      	lsrs	r3, r3, #1
 8007afa:	d006      	beq.n	8007b0a <__lo0bits+0x5a>
 8007afc:	3001      	adds	r0, #1
 8007afe:	600b      	str	r3, [r1, #0]
 8007b00:	4770      	bx	lr
 8007b02:	4610      	mov	r0, r2
 8007b04:	e7e9      	b.n	8007ada <__lo0bits+0x2a>
 8007b06:	2000      	movs	r0, #0
 8007b08:	4770      	bx	lr
 8007b0a:	2020      	movs	r0, #32
 8007b0c:	4770      	bx	lr

08007b0e <__i2b>:
 8007b0e:	b510      	push	{r4, lr}
 8007b10:	460c      	mov	r4, r1
 8007b12:	2101      	movs	r1, #1
 8007b14:	f7ff ff27 	bl	8007966 <_Balloc>
 8007b18:	2201      	movs	r2, #1
 8007b1a:	6144      	str	r4, [r0, #20]
 8007b1c:	6102      	str	r2, [r0, #16]
 8007b1e:	bd10      	pop	{r4, pc}

08007b20 <__multiply>:
 8007b20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b24:	4614      	mov	r4, r2
 8007b26:	690a      	ldr	r2, [r1, #16]
 8007b28:	6923      	ldr	r3, [r4, #16]
 8007b2a:	429a      	cmp	r2, r3
 8007b2c:	bfb8      	it	lt
 8007b2e:	460b      	movlt	r3, r1
 8007b30:	4688      	mov	r8, r1
 8007b32:	bfbc      	itt	lt
 8007b34:	46a0      	movlt	r8, r4
 8007b36:	461c      	movlt	r4, r3
 8007b38:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007b3c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007b40:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007b44:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007b48:	eb07 0609 	add.w	r6, r7, r9
 8007b4c:	42b3      	cmp	r3, r6
 8007b4e:	bfb8      	it	lt
 8007b50:	3101      	addlt	r1, #1
 8007b52:	f7ff ff08 	bl	8007966 <_Balloc>
 8007b56:	f100 0514 	add.w	r5, r0, #20
 8007b5a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8007b5e:	462b      	mov	r3, r5
 8007b60:	2200      	movs	r2, #0
 8007b62:	4573      	cmp	r3, lr
 8007b64:	d316      	bcc.n	8007b94 <__multiply+0x74>
 8007b66:	f104 0214 	add.w	r2, r4, #20
 8007b6a:	f108 0114 	add.w	r1, r8, #20
 8007b6e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007b72:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007b76:	9300      	str	r3, [sp, #0]
 8007b78:	9b00      	ldr	r3, [sp, #0]
 8007b7a:	9201      	str	r2, [sp, #4]
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d80c      	bhi.n	8007b9a <__multiply+0x7a>
 8007b80:	2e00      	cmp	r6, #0
 8007b82:	dd03      	ble.n	8007b8c <__multiply+0x6c>
 8007b84:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d05d      	beq.n	8007c48 <__multiply+0x128>
 8007b8c:	6106      	str	r6, [r0, #16]
 8007b8e:	b003      	add	sp, #12
 8007b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b94:	f843 2b04 	str.w	r2, [r3], #4
 8007b98:	e7e3      	b.n	8007b62 <__multiply+0x42>
 8007b9a:	f8b2 b000 	ldrh.w	fp, [r2]
 8007b9e:	f1bb 0f00 	cmp.w	fp, #0
 8007ba2:	d023      	beq.n	8007bec <__multiply+0xcc>
 8007ba4:	4689      	mov	r9, r1
 8007ba6:	46ac      	mov	ip, r5
 8007ba8:	f04f 0800 	mov.w	r8, #0
 8007bac:	f859 4b04 	ldr.w	r4, [r9], #4
 8007bb0:	f8dc a000 	ldr.w	sl, [ip]
 8007bb4:	b2a3      	uxth	r3, r4
 8007bb6:	fa1f fa8a 	uxth.w	sl, sl
 8007bba:	fb0b a303 	mla	r3, fp, r3, sl
 8007bbe:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007bc2:	f8dc 4000 	ldr.w	r4, [ip]
 8007bc6:	4443      	add	r3, r8
 8007bc8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007bcc:	fb0b 840a 	mla	r4, fp, sl, r8
 8007bd0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007bd4:	46e2      	mov	sl, ip
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007bdc:	454f      	cmp	r7, r9
 8007bde:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007be2:	f84a 3b04 	str.w	r3, [sl], #4
 8007be6:	d82b      	bhi.n	8007c40 <__multiply+0x120>
 8007be8:	f8cc 8004 	str.w	r8, [ip, #4]
 8007bec:	9b01      	ldr	r3, [sp, #4]
 8007bee:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007bf2:	3204      	adds	r2, #4
 8007bf4:	f1ba 0f00 	cmp.w	sl, #0
 8007bf8:	d020      	beq.n	8007c3c <__multiply+0x11c>
 8007bfa:	682b      	ldr	r3, [r5, #0]
 8007bfc:	4689      	mov	r9, r1
 8007bfe:	46a8      	mov	r8, r5
 8007c00:	f04f 0b00 	mov.w	fp, #0
 8007c04:	f8b9 c000 	ldrh.w	ip, [r9]
 8007c08:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8007c0c:	fb0a 440c 	mla	r4, sl, ip, r4
 8007c10:	445c      	add	r4, fp
 8007c12:	46c4      	mov	ip, r8
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007c1a:	f84c 3b04 	str.w	r3, [ip], #4
 8007c1e:	f859 3b04 	ldr.w	r3, [r9], #4
 8007c22:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007c26:	0c1b      	lsrs	r3, r3, #16
 8007c28:	fb0a b303 	mla	r3, sl, r3, fp
 8007c2c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007c30:	454f      	cmp	r7, r9
 8007c32:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007c36:	d805      	bhi.n	8007c44 <__multiply+0x124>
 8007c38:	f8c8 3004 	str.w	r3, [r8, #4]
 8007c3c:	3504      	adds	r5, #4
 8007c3e:	e79b      	b.n	8007b78 <__multiply+0x58>
 8007c40:	46d4      	mov	ip, sl
 8007c42:	e7b3      	b.n	8007bac <__multiply+0x8c>
 8007c44:	46e0      	mov	r8, ip
 8007c46:	e7dd      	b.n	8007c04 <__multiply+0xe4>
 8007c48:	3e01      	subs	r6, #1
 8007c4a:	e799      	b.n	8007b80 <__multiply+0x60>

08007c4c <__pow5mult>:
 8007c4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c50:	4615      	mov	r5, r2
 8007c52:	f012 0203 	ands.w	r2, r2, #3
 8007c56:	4606      	mov	r6, r0
 8007c58:	460f      	mov	r7, r1
 8007c5a:	d007      	beq.n	8007c6c <__pow5mult+0x20>
 8007c5c:	3a01      	subs	r2, #1
 8007c5e:	4c21      	ldr	r4, [pc, #132]	; (8007ce4 <__pow5mult+0x98>)
 8007c60:	2300      	movs	r3, #0
 8007c62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007c66:	f7ff fec9 	bl	80079fc <__multadd>
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	10ad      	asrs	r5, r5, #2
 8007c6e:	d035      	beq.n	8007cdc <__pow5mult+0x90>
 8007c70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007c72:	b93c      	cbnz	r4, 8007c84 <__pow5mult+0x38>
 8007c74:	2010      	movs	r0, #16
 8007c76:	f7ff fe63 	bl	8007940 <malloc>
 8007c7a:	6270      	str	r0, [r6, #36]	; 0x24
 8007c7c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c80:	6004      	str	r4, [r0, #0]
 8007c82:	60c4      	str	r4, [r0, #12]
 8007c84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007c88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007c8c:	b94c      	cbnz	r4, 8007ca2 <__pow5mult+0x56>
 8007c8e:	f240 2171 	movw	r1, #625	; 0x271
 8007c92:	4630      	mov	r0, r6
 8007c94:	f7ff ff3b 	bl	8007b0e <__i2b>
 8007c98:	2300      	movs	r3, #0
 8007c9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007c9e:	4604      	mov	r4, r0
 8007ca0:	6003      	str	r3, [r0, #0]
 8007ca2:	f04f 0800 	mov.w	r8, #0
 8007ca6:	07eb      	lsls	r3, r5, #31
 8007ca8:	d50a      	bpl.n	8007cc0 <__pow5mult+0x74>
 8007caa:	4639      	mov	r1, r7
 8007cac:	4622      	mov	r2, r4
 8007cae:	4630      	mov	r0, r6
 8007cb0:	f7ff ff36 	bl	8007b20 <__multiply>
 8007cb4:	4639      	mov	r1, r7
 8007cb6:	4681      	mov	r9, r0
 8007cb8:	4630      	mov	r0, r6
 8007cba:	f7ff fe88 	bl	80079ce <_Bfree>
 8007cbe:	464f      	mov	r7, r9
 8007cc0:	106d      	asrs	r5, r5, #1
 8007cc2:	d00b      	beq.n	8007cdc <__pow5mult+0x90>
 8007cc4:	6820      	ldr	r0, [r4, #0]
 8007cc6:	b938      	cbnz	r0, 8007cd8 <__pow5mult+0x8c>
 8007cc8:	4622      	mov	r2, r4
 8007cca:	4621      	mov	r1, r4
 8007ccc:	4630      	mov	r0, r6
 8007cce:	f7ff ff27 	bl	8007b20 <__multiply>
 8007cd2:	6020      	str	r0, [r4, #0]
 8007cd4:	f8c0 8000 	str.w	r8, [r0]
 8007cd8:	4604      	mov	r4, r0
 8007cda:	e7e4      	b.n	8007ca6 <__pow5mult+0x5a>
 8007cdc:	4638      	mov	r0, r7
 8007cde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ce2:	bf00      	nop
 8007ce4:	080086e8 	.word	0x080086e8

08007ce8 <__lshift>:
 8007ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cec:	460c      	mov	r4, r1
 8007cee:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007cf2:	6923      	ldr	r3, [r4, #16]
 8007cf4:	6849      	ldr	r1, [r1, #4]
 8007cf6:	eb0a 0903 	add.w	r9, sl, r3
 8007cfa:	68a3      	ldr	r3, [r4, #8]
 8007cfc:	4607      	mov	r7, r0
 8007cfe:	4616      	mov	r6, r2
 8007d00:	f109 0501 	add.w	r5, r9, #1
 8007d04:	42ab      	cmp	r3, r5
 8007d06:	db32      	blt.n	8007d6e <__lshift+0x86>
 8007d08:	4638      	mov	r0, r7
 8007d0a:	f7ff fe2c 	bl	8007966 <_Balloc>
 8007d0e:	2300      	movs	r3, #0
 8007d10:	4680      	mov	r8, r0
 8007d12:	f100 0114 	add.w	r1, r0, #20
 8007d16:	461a      	mov	r2, r3
 8007d18:	4553      	cmp	r3, sl
 8007d1a:	db2b      	blt.n	8007d74 <__lshift+0x8c>
 8007d1c:	6920      	ldr	r0, [r4, #16]
 8007d1e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007d22:	f104 0314 	add.w	r3, r4, #20
 8007d26:	f016 021f 	ands.w	r2, r6, #31
 8007d2a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007d2e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007d32:	d025      	beq.n	8007d80 <__lshift+0x98>
 8007d34:	f1c2 0e20 	rsb	lr, r2, #32
 8007d38:	2000      	movs	r0, #0
 8007d3a:	681e      	ldr	r6, [r3, #0]
 8007d3c:	468a      	mov	sl, r1
 8007d3e:	4096      	lsls	r6, r2
 8007d40:	4330      	orrs	r0, r6
 8007d42:	f84a 0b04 	str.w	r0, [sl], #4
 8007d46:	f853 0b04 	ldr.w	r0, [r3], #4
 8007d4a:	459c      	cmp	ip, r3
 8007d4c:	fa20 f00e 	lsr.w	r0, r0, lr
 8007d50:	d814      	bhi.n	8007d7c <__lshift+0x94>
 8007d52:	6048      	str	r0, [r1, #4]
 8007d54:	b108      	cbz	r0, 8007d5a <__lshift+0x72>
 8007d56:	f109 0502 	add.w	r5, r9, #2
 8007d5a:	3d01      	subs	r5, #1
 8007d5c:	4638      	mov	r0, r7
 8007d5e:	f8c8 5010 	str.w	r5, [r8, #16]
 8007d62:	4621      	mov	r1, r4
 8007d64:	f7ff fe33 	bl	80079ce <_Bfree>
 8007d68:	4640      	mov	r0, r8
 8007d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d6e:	3101      	adds	r1, #1
 8007d70:	005b      	lsls	r3, r3, #1
 8007d72:	e7c7      	b.n	8007d04 <__lshift+0x1c>
 8007d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007d78:	3301      	adds	r3, #1
 8007d7a:	e7cd      	b.n	8007d18 <__lshift+0x30>
 8007d7c:	4651      	mov	r1, sl
 8007d7e:	e7dc      	b.n	8007d3a <__lshift+0x52>
 8007d80:	3904      	subs	r1, #4
 8007d82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d86:	f841 2f04 	str.w	r2, [r1, #4]!
 8007d8a:	459c      	cmp	ip, r3
 8007d8c:	d8f9      	bhi.n	8007d82 <__lshift+0x9a>
 8007d8e:	e7e4      	b.n	8007d5a <__lshift+0x72>

08007d90 <__mcmp>:
 8007d90:	6903      	ldr	r3, [r0, #16]
 8007d92:	690a      	ldr	r2, [r1, #16]
 8007d94:	1a9b      	subs	r3, r3, r2
 8007d96:	b530      	push	{r4, r5, lr}
 8007d98:	d10c      	bne.n	8007db4 <__mcmp+0x24>
 8007d9a:	0092      	lsls	r2, r2, #2
 8007d9c:	3014      	adds	r0, #20
 8007d9e:	3114      	adds	r1, #20
 8007da0:	1884      	adds	r4, r0, r2
 8007da2:	4411      	add	r1, r2
 8007da4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007da8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007dac:	4295      	cmp	r5, r2
 8007dae:	d003      	beq.n	8007db8 <__mcmp+0x28>
 8007db0:	d305      	bcc.n	8007dbe <__mcmp+0x2e>
 8007db2:	2301      	movs	r3, #1
 8007db4:	4618      	mov	r0, r3
 8007db6:	bd30      	pop	{r4, r5, pc}
 8007db8:	42a0      	cmp	r0, r4
 8007dba:	d3f3      	bcc.n	8007da4 <__mcmp+0x14>
 8007dbc:	e7fa      	b.n	8007db4 <__mcmp+0x24>
 8007dbe:	f04f 33ff 	mov.w	r3, #4294967295
 8007dc2:	e7f7      	b.n	8007db4 <__mcmp+0x24>

08007dc4 <__mdiff>:
 8007dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dc8:	460d      	mov	r5, r1
 8007dca:	4607      	mov	r7, r0
 8007dcc:	4611      	mov	r1, r2
 8007dce:	4628      	mov	r0, r5
 8007dd0:	4614      	mov	r4, r2
 8007dd2:	f7ff ffdd 	bl	8007d90 <__mcmp>
 8007dd6:	1e06      	subs	r6, r0, #0
 8007dd8:	d108      	bne.n	8007dec <__mdiff+0x28>
 8007dda:	4631      	mov	r1, r6
 8007ddc:	4638      	mov	r0, r7
 8007dde:	f7ff fdc2 	bl	8007966 <_Balloc>
 8007de2:	2301      	movs	r3, #1
 8007de4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007de8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dec:	bfa4      	itt	ge
 8007dee:	4623      	movge	r3, r4
 8007df0:	462c      	movge	r4, r5
 8007df2:	4638      	mov	r0, r7
 8007df4:	6861      	ldr	r1, [r4, #4]
 8007df6:	bfa6      	itte	ge
 8007df8:	461d      	movge	r5, r3
 8007dfa:	2600      	movge	r6, #0
 8007dfc:	2601      	movlt	r6, #1
 8007dfe:	f7ff fdb2 	bl	8007966 <_Balloc>
 8007e02:	692b      	ldr	r3, [r5, #16]
 8007e04:	60c6      	str	r6, [r0, #12]
 8007e06:	6926      	ldr	r6, [r4, #16]
 8007e08:	f105 0914 	add.w	r9, r5, #20
 8007e0c:	f104 0214 	add.w	r2, r4, #20
 8007e10:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007e14:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007e18:	f100 0514 	add.w	r5, r0, #20
 8007e1c:	f04f 0e00 	mov.w	lr, #0
 8007e20:	f852 ab04 	ldr.w	sl, [r2], #4
 8007e24:	f859 4b04 	ldr.w	r4, [r9], #4
 8007e28:	fa1e f18a 	uxtah	r1, lr, sl
 8007e2c:	b2a3      	uxth	r3, r4
 8007e2e:	1ac9      	subs	r1, r1, r3
 8007e30:	0c23      	lsrs	r3, r4, #16
 8007e32:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007e36:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007e3a:	b289      	uxth	r1, r1
 8007e3c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007e40:	45c8      	cmp	r8, r9
 8007e42:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007e46:	4694      	mov	ip, r2
 8007e48:	f845 3b04 	str.w	r3, [r5], #4
 8007e4c:	d8e8      	bhi.n	8007e20 <__mdiff+0x5c>
 8007e4e:	45bc      	cmp	ip, r7
 8007e50:	d304      	bcc.n	8007e5c <__mdiff+0x98>
 8007e52:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007e56:	b183      	cbz	r3, 8007e7a <__mdiff+0xb6>
 8007e58:	6106      	str	r6, [r0, #16]
 8007e5a:	e7c5      	b.n	8007de8 <__mdiff+0x24>
 8007e5c:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007e60:	fa1e f381 	uxtah	r3, lr, r1
 8007e64:	141a      	asrs	r2, r3, #16
 8007e66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e70:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8007e74:	f845 3b04 	str.w	r3, [r5], #4
 8007e78:	e7e9      	b.n	8007e4e <__mdiff+0x8a>
 8007e7a:	3e01      	subs	r6, #1
 8007e7c:	e7e9      	b.n	8007e52 <__mdiff+0x8e>

08007e7e <__d2b>:
 8007e7e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007e82:	460e      	mov	r6, r1
 8007e84:	2101      	movs	r1, #1
 8007e86:	ec59 8b10 	vmov	r8, r9, d0
 8007e8a:	4615      	mov	r5, r2
 8007e8c:	f7ff fd6b 	bl	8007966 <_Balloc>
 8007e90:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007e94:	4607      	mov	r7, r0
 8007e96:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e9a:	bb34      	cbnz	r4, 8007eea <__d2b+0x6c>
 8007e9c:	9301      	str	r3, [sp, #4]
 8007e9e:	f1b8 0300 	subs.w	r3, r8, #0
 8007ea2:	d027      	beq.n	8007ef4 <__d2b+0x76>
 8007ea4:	a802      	add	r0, sp, #8
 8007ea6:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007eaa:	f7ff fe01 	bl	8007ab0 <__lo0bits>
 8007eae:	9900      	ldr	r1, [sp, #0]
 8007eb0:	b1f0      	cbz	r0, 8007ef0 <__d2b+0x72>
 8007eb2:	9a01      	ldr	r2, [sp, #4]
 8007eb4:	f1c0 0320 	rsb	r3, r0, #32
 8007eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8007ebc:	430b      	orrs	r3, r1
 8007ebe:	40c2      	lsrs	r2, r0
 8007ec0:	617b      	str	r3, [r7, #20]
 8007ec2:	9201      	str	r2, [sp, #4]
 8007ec4:	9b01      	ldr	r3, [sp, #4]
 8007ec6:	61bb      	str	r3, [r7, #24]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	bf14      	ite	ne
 8007ecc:	2102      	movne	r1, #2
 8007ece:	2101      	moveq	r1, #1
 8007ed0:	6139      	str	r1, [r7, #16]
 8007ed2:	b1c4      	cbz	r4, 8007f06 <__d2b+0x88>
 8007ed4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007ed8:	4404      	add	r4, r0
 8007eda:	6034      	str	r4, [r6, #0]
 8007edc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007ee0:	6028      	str	r0, [r5, #0]
 8007ee2:	4638      	mov	r0, r7
 8007ee4:	b003      	add	sp, #12
 8007ee6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007eea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007eee:	e7d5      	b.n	8007e9c <__d2b+0x1e>
 8007ef0:	6179      	str	r1, [r7, #20]
 8007ef2:	e7e7      	b.n	8007ec4 <__d2b+0x46>
 8007ef4:	a801      	add	r0, sp, #4
 8007ef6:	f7ff fddb 	bl	8007ab0 <__lo0bits>
 8007efa:	9b01      	ldr	r3, [sp, #4]
 8007efc:	617b      	str	r3, [r7, #20]
 8007efe:	2101      	movs	r1, #1
 8007f00:	6139      	str	r1, [r7, #16]
 8007f02:	3020      	adds	r0, #32
 8007f04:	e7e5      	b.n	8007ed2 <__d2b+0x54>
 8007f06:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007f0a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007f0e:	6030      	str	r0, [r6, #0]
 8007f10:	6918      	ldr	r0, [r3, #16]
 8007f12:	f7ff fdae 	bl	8007a72 <__hi0bits>
 8007f16:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007f1a:	e7e1      	b.n	8007ee0 <__d2b+0x62>

08007f1c <_calloc_r>:
 8007f1c:	b538      	push	{r3, r4, r5, lr}
 8007f1e:	fb02 f401 	mul.w	r4, r2, r1
 8007f22:	4621      	mov	r1, r4
 8007f24:	f000 f856 	bl	8007fd4 <_malloc_r>
 8007f28:	4605      	mov	r5, r0
 8007f2a:	b118      	cbz	r0, 8007f34 <_calloc_r+0x18>
 8007f2c:	4622      	mov	r2, r4
 8007f2e:	2100      	movs	r1, #0
 8007f30:	f7fd ff34 	bl	8005d9c <memset>
 8007f34:	4628      	mov	r0, r5
 8007f36:	bd38      	pop	{r3, r4, r5, pc}

08007f38 <_free_r>:
 8007f38:	b538      	push	{r3, r4, r5, lr}
 8007f3a:	4605      	mov	r5, r0
 8007f3c:	2900      	cmp	r1, #0
 8007f3e:	d045      	beq.n	8007fcc <_free_r+0x94>
 8007f40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f44:	1f0c      	subs	r4, r1, #4
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	bfb8      	it	lt
 8007f4a:	18e4      	addlt	r4, r4, r3
 8007f4c:	f000 fa98 	bl	8008480 <__malloc_lock>
 8007f50:	4a1f      	ldr	r2, [pc, #124]	; (8007fd0 <_free_r+0x98>)
 8007f52:	6813      	ldr	r3, [r2, #0]
 8007f54:	4610      	mov	r0, r2
 8007f56:	b933      	cbnz	r3, 8007f66 <_free_r+0x2e>
 8007f58:	6063      	str	r3, [r4, #4]
 8007f5a:	6014      	str	r4, [r2, #0]
 8007f5c:	4628      	mov	r0, r5
 8007f5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f62:	f000 ba8e 	b.w	8008482 <__malloc_unlock>
 8007f66:	42a3      	cmp	r3, r4
 8007f68:	d90c      	bls.n	8007f84 <_free_r+0x4c>
 8007f6a:	6821      	ldr	r1, [r4, #0]
 8007f6c:	1862      	adds	r2, r4, r1
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	bf04      	itt	eq
 8007f72:	681a      	ldreq	r2, [r3, #0]
 8007f74:	685b      	ldreq	r3, [r3, #4]
 8007f76:	6063      	str	r3, [r4, #4]
 8007f78:	bf04      	itt	eq
 8007f7a:	1852      	addeq	r2, r2, r1
 8007f7c:	6022      	streq	r2, [r4, #0]
 8007f7e:	6004      	str	r4, [r0, #0]
 8007f80:	e7ec      	b.n	8007f5c <_free_r+0x24>
 8007f82:	4613      	mov	r3, r2
 8007f84:	685a      	ldr	r2, [r3, #4]
 8007f86:	b10a      	cbz	r2, 8007f8c <_free_r+0x54>
 8007f88:	42a2      	cmp	r2, r4
 8007f8a:	d9fa      	bls.n	8007f82 <_free_r+0x4a>
 8007f8c:	6819      	ldr	r1, [r3, #0]
 8007f8e:	1858      	adds	r0, r3, r1
 8007f90:	42a0      	cmp	r0, r4
 8007f92:	d10b      	bne.n	8007fac <_free_r+0x74>
 8007f94:	6820      	ldr	r0, [r4, #0]
 8007f96:	4401      	add	r1, r0
 8007f98:	1858      	adds	r0, r3, r1
 8007f9a:	4282      	cmp	r2, r0
 8007f9c:	6019      	str	r1, [r3, #0]
 8007f9e:	d1dd      	bne.n	8007f5c <_free_r+0x24>
 8007fa0:	6810      	ldr	r0, [r2, #0]
 8007fa2:	6852      	ldr	r2, [r2, #4]
 8007fa4:	605a      	str	r2, [r3, #4]
 8007fa6:	4401      	add	r1, r0
 8007fa8:	6019      	str	r1, [r3, #0]
 8007faa:	e7d7      	b.n	8007f5c <_free_r+0x24>
 8007fac:	d902      	bls.n	8007fb4 <_free_r+0x7c>
 8007fae:	230c      	movs	r3, #12
 8007fb0:	602b      	str	r3, [r5, #0]
 8007fb2:	e7d3      	b.n	8007f5c <_free_r+0x24>
 8007fb4:	6820      	ldr	r0, [r4, #0]
 8007fb6:	1821      	adds	r1, r4, r0
 8007fb8:	428a      	cmp	r2, r1
 8007fba:	bf04      	itt	eq
 8007fbc:	6811      	ldreq	r1, [r2, #0]
 8007fbe:	6852      	ldreq	r2, [r2, #4]
 8007fc0:	6062      	str	r2, [r4, #4]
 8007fc2:	bf04      	itt	eq
 8007fc4:	1809      	addeq	r1, r1, r0
 8007fc6:	6021      	streq	r1, [r4, #0]
 8007fc8:	605c      	str	r4, [r3, #4]
 8007fca:	e7c7      	b.n	8007f5c <_free_r+0x24>
 8007fcc:	bd38      	pop	{r3, r4, r5, pc}
 8007fce:	bf00      	nop
 8007fd0:	20000210 	.word	0x20000210

08007fd4 <_malloc_r>:
 8007fd4:	b570      	push	{r4, r5, r6, lr}
 8007fd6:	1ccd      	adds	r5, r1, #3
 8007fd8:	f025 0503 	bic.w	r5, r5, #3
 8007fdc:	3508      	adds	r5, #8
 8007fde:	2d0c      	cmp	r5, #12
 8007fe0:	bf38      	it	cc
 8007fe2:	250c      	movcc	r5, #12
 8007fe4:	2d00      	cmp	r5, #0
 8007fe6:	4606      	mov	r6, r0
 8007fe8:	db01      	blt.n	8007fee <_malloc_r+0x1a>
 8007fea:	42a9      	cmp	r1, r5
 8007fec:	d903      	bls.n	8007ff6 <_malloc_r+0x22>
 8007fee:	230c      	movs	r3, #12
 8007ff0:	6033      	str	r3, [r6, #0]
 8007ff2:	2000      	movs	r0, #0
 8007ff4:	bd70      	pop	{r4, r5, r6, pc}
 8007ff6:	f000 fa43 	bl	8008480 <__malloc_lock>
 8007ffa:	4a21      	ldr	r2, [pc, #132]	; (8008080 <_malloc_r+0xac>)
 8007ffc:	6814      	ldr	r4, [r2, #0]
 8007ffe:	4621      	mov	r1, r4
 8008000:	b991      	cbnz	r1, 8008028 <_malloc_r+0x54>
 8008002:	4c20      	ldr	r4, [pc, #128]	; (8008084 <_malloc_r+0xb0>)
 8008004:	6823      	ldr	r3, [r4, #0]
 8008006:	b91b      	cbnz	r3, 8008010 <_malloc_r+0x3c>
 8008008:	4630      	mov	r0, r6
 800800a:	f000 f97d 	bl	8008308 <_sbrk_r>
 800800e:	6020      	str	r0, [r4, #0]
 8008010:	4629      	mov	r1, r5
 8008012:	4630      	mov	r0, r6
 8008014:	f000 f978 	bl	8008308 <_sbrk_r>
 8008018:	1c43      	adds	r3, r0, #1
 800801a:	d124      	bne.n	8008066 <_malloc_r+0x92>
 800801c:	230c      	movs	r3, #12
 800801e:	6033      	str	r3, [r6, #0]
 8008020:	4630      	mov	r0, r6
 8008022:	f000 fa2e 	bl	8008482 <__malloc_unlock>
 8008026:	e7e4      	b.n	8007ff2 <_malloc_r+0x1e>
 8008028:	680b      	ldr	r3, [r1, #0]
 800802a:	1b5b      	subs	r3, r3, r5
 800802c:	d418      	bmi.n	8008060 <_malloc_r+0x8c>
 800802e:	2b0b      	cmp	r3, #11
 8008030:	d90f      	bls.n	8008052 <_malloc_r+0x7e>
 8008032:	600b      	str	r3, [r1, #0]
 8008034:	50cd      	str	r5, [r1, r3]
 8008036:	18cc      	adds	r4, r1, r3
 8008038:	4630      	mov	r0, r6
 800803a:	f000 fa22 	bl	8008482 <__malloc_unlock>
 800803e:	f104 000b 	add.w	r0, r4, #11
 8008042:	1d23      	adds	r3, r4, #4
 8008044:	f020 0007 	bic.w	r0, r0, #7
 8008048:	1ac3      	subs	r3, r0, r3
 800804a:	d0d3      	beq.n	8007ff4 <_malloc_r+0x20>
 800804c:	425a      	negs	r2, r3
 800804e:	50e2      	str	r2, [r4, r3]
 8008050:	e7d0      	b.n	8007ff4 <_malloc_r+0x20>
 8008052:	428c      	cmp	r4, r1
 8008054:	684b      	ldr	r3, [r1, #4]
 8008056:	bf16      	itet	ne
 8008058:	6063      	strne	r3, [r4, #4]
 800805a:	6013      	streq	r3, [r2, #0]
 800805c:	460c      	movne	r4, r1
 800805e:	e7eb      	b.n	8008038 <_malloc_r+0x64>
 8008060:	460c      	mov	r4, r1
 8008062:	6849      	ldr	r1, [r1, #4]
 8008064:	e7cc      	b.n	8008000 <_malloc_r+0x2c>
 8008066:	1cc4      	adds	r4, r0, #3
 8008068:	f024 0403 	bic.w	r4, r4, #3
 800806c:	42a0      	cmp	r0, r4
 800806e:	d005      	beq.n	800807c <_malloc_r+0xa8>
 8008070:	1a21      	subs	r1, r4, r0
 8008072:	4630      	mov	r0, r6
 8008074:	f000 f948 	bl	8008308 <_sbrk_r>
 8008078:	3001      	adds	r0, #1
 800807a:	d0cf      	beq.n	800801c <_malloc_r+0x48>
 800807c:	6025      	str	r5, [r4, #0]
 800807e:	e7db      	b.n	8008038 <_malloc_r+0x64>
 8008080:	20000210 	.word	0x20000210
 8008084:	20000214 	.word	0x20000214

08008088 <__sfputc_r>:
 8008088:	6893      	ldr	r3, [r2, #8]
 800808a:	3b01      	subs	r3, #1
 800808c:	2b00      	cmp	r3, #0
 800808e:	b410      	push	{r4}
 8008090:	6093      	str	r3, [r2, #8]
 8008092:	da08      	bge.n	80080a6 <__sfputc_r+0x1e>
 8008094:	6994      	ldr	r4, [r2, #24]
 8008096:	42a3      	cmp	r3, r4
 8008098:	db01      	blt.n	800809e <__sfputc_r+0x16>
 800809a:	290a      	cmp	r1, #10
 800809c:	d103      	bne.n	80080a6 <__sfputc_r+0x1e>
 800809e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080a2:	f7fe bb5b 	b.w	800675c <__swbuf_r>
 80080a6:	6813      	ldr	r3, [r2, #0]
 80080a8:	1c58      	adds	r0, r3, #1
 80080aa:	6010      	str	r0, [r2, #0]
 80080ac:	7019      	strb	r1, [r3, #0]
 80080ae:	4608      	mov	r0, r1
 80080b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080b4:	4770      	bx	lr

080080b6 <__sfputs_r>:
 80080b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b8:	4606      	mov	r6, r0
 80080ba:	460f      	mov	r7, r1
 80080bc:	4614      	mov	r4, r2
 80080be:	18d5      	adds	r5, r2, r3
 80080c0:	42ac      	cmp	r4, r5
 80080c2:	d101      	bne.n	80080c8 <__sfputs_r+0x12>
 80080c4:	2000      	movs	r0, #0
 80080c6:	e007      	b.n	80080d8 <__sfputs_r+0x22>
 80080c8:	463a      	mov	r2, r7
 80080ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ce:	4630      	mov	r0, r6
 80080d0:	f7ff ffda 	bl	8008088 <__sfputc_r>
 80080d4:	1c43      	adds	r3, r0, #1
 80080d6:	d1f3      	bne.n	80080c0 <__sfputs_r+0xa>
 80080d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080080dc <_vfiprintf_r>:
 80080dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e0:	460c      	mov	r4, r1
 80080e2:	b09d      	sub	sp, #116	; 0x74
 80080e4:	4617      	mov	r7, r2
 80080e6:	461d      	mov	r5, r3
 80080e8:	4606      	mov	r6, r0
 80080ea:	b118      	cbz	r0, 80080f4 <_vfiprintf_r+0x18>
 80080ec:	6983      	ldr	r3, [r0, #24]
 80080ee:	b90b      	cbnz	r3, 80080f4 <_vfiprintf_r+0x18>
 80080f0:	f7ff fb2a 	bl	8007748 <__sinit>
 80080f4:	4b7c      	ldr	r3, [pc, #496]	; (80082e8 <_vfiprintf_r+0x20c>)
 80080f6:	429c      	cmp	r4, r3
 80080f8:	d158      	bne.n	80081ac <_vfiprintf_r+0xd0>
 80080fa:	6874      	ldr	r4, [r6, #4]
 80080fc:	89a3      	ldrh	r3, [r4, #12]
 80080fe:	0718      	lsls	r0, r3, #28
 8008100:	d55e      	bpl.n	80081c0 <_vfiprintf_r+0xe4>
 8008102:	6923      	ldr	r3, [r4, #16]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d05b      	beq.n	80081c0 <_vfiprintf_r+0xe4>
 8008108:	2300      	movs	r3, #0
 800810a:	9309      	str	r3, [sp, #36]	; 0x24
 800810c:	2320      	movs	r3, #32
 800810e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008112:	2330      	movs	r3, #48	; 0x30
 8008114:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008118:	9503      	str	r5, [sp, #12]
 800811a:	f04f 0b01 	mov.w	fp, #1
 800811e:	46b8      	mov	r8, r7
 8008120:	4645      	mov	r5, r8
 8008122:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008126:	b10b      	cbz	r3, 800812c <_vfiprintf_r+0x50>
 8008128:	2b25      	cmp	r3, #37	; 0x25
 800812a:	d154      	bne.n	80081d6 <_vfiprintf_r+0xfa>
 800812c:	ebb8 0a07 	subs.w	sl, r8, r7
 8008130:	d00b      	beq.n	800814a <_vfiprintf_r+0x6e>
 8008132:	4653      	mov	r3, sl
 8008134:	463a      	mov	r2, r7
 8008136:	4621      	mov	r1, r4
 8008138:	4630      	mov	r0, r6
 800813a:	f7ff ffbc 	bl	80080b6 <__sfputs_r>
 800813e:	3001      	adds	r0, #1
 8008140:	f000 80c2 	beq.w	80082c8 <_vfiprintf_r+0x1ec>
 8008144:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008146:	4453      	add	r3, sl
 8008148:	9309      	str	r3, [sp, #36]	; 0x24
 800814a:	f898 3000 	ldrb.w	r3, [r8]
 800814e:	2b00      	cmp	r3, #0
 8008150:	f000 80ba 	beq.w	80082c8 <_vfiprintf_r+0x1ec>
 8008154:	2300      	movs	r3, #0
 8008156:	f04f 32ff 	mov.w	r2, #4294967295
 800815a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800815e:	9304      	str	r3, [sp, #16]
 8008160:	9307      	str	r3, [sp, #28]
 8008162:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008166:	931a      	str	r3, [sp, #104]	; 0x68
 8008168:	46a8      	mov	r8, r5
 800816a:	2205      	movs	r2, #5
 800816c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8008170:	485e      	ldr	r0, [pc, #376]	; (80082ec <_vfiprintf_r+0x210>)
 8008172:	f7f8 f835 	bl	80001e0 <memchr>
 8008176:	9b04      	ldr	r3, [sp, #16]
 8008178:	bb78      	cbnz	r0, 80081da <_vfiprintf_r+0xfe>
 800817a:	06d9      	lsls	r1, r3, #27
 800817c:	bf44      	itt	mi
 800817e:	2220      	movmi	r2, #32
 8008180:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008184:	071a      	lsls	r2, r3, #28
 8008186:	bf44      	itt	mi
 8008188:	222b      	movmi	r2, #43	; 0x2b
 800818a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800818e:	782a      	ldrb	r2, [r5, #0]
 8008190:	2a2a      	cmp	r2, #42	; 0x2a
 8008192:	d02a      	beq.n	80081ea <_vfiprintf_r+0x10e>
 8008194:	9a07      	ldr	r2, [sp, #28]
 8008196:	46a8      	mov	r8, r5
 8008198:	2000      	movs	r0, #0
 800819a:	250a      	movs	r5, #10
 800819c:	4641      	mov	r1, r8
 800819e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081a2:	3b30      	subs	r3, #48	; 0x30
 80081a4:	2b09      	cmp	r3, #9
 80081a6:	d969      	bls.n	800827c <_vfiprintf_r+0x1a0>
 80081a8:	b360      	cbz	r0, 8008204 <_vfiprintf_r+0x128>
 80081aa:	e024      	b.n	80081f6 <_vfiprintf_r+0x11a>
 80081ac:	4b50      	ldr	r3, [pc, #320]	; (80082f0 <_vfiprintf_r+0x214>)
 80081ae:	429c      	cmp	r4, r3
 80081b0:	d101      	bne.n	80081b6 <_vfiprintf_r+0xda>
 80081b2:	68b4      	ldr	r4, [r6, #8]
 80081b4:	e7a2      	b.n	80080fc <_vfiprintf_r+0x20>
 80081b6:	4b4f      	ldr	r3, [pc, #316]	; (80082f4 <_vfiprintf_r+0x218>)
 80081b8:	429c      	cmp	r4, r3
 80081ba:	bf08      	it	eq
 80081bc:	68f4      	ldreq	r4, [r6, #12]
 80081be:	e79d      	b.n	80080fc <_vfiprintf_r+0x20>
 80081c0:	4621      	mov	r1, r4
 80081c2:	4630      	mov	r0, r6
 80081c4:	f7fe fb1c 	bl	8006800 <__swsetup_r>
 80081c8:	2800      	cmp	r0, #0
 80081ca:	d09d      	beq.n	8008108 <_vfiprintf_r+0x2c>
 80081cc:	f04f 30ff 	mov.w	r0, #4294967295
 80081d0:	b01d      	add	sp, #116	; 0x74
 80081d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081d6:	46a8      	mov	r8, r5
 80081d8:	e7a2      	b.n	8008120 <_vfiprintf_r+0x44>
 80081da:	4a44      	ldr	r2, [pc, #272]	; (80082ec <_vfiprintf_r+0x210>)
 80081dc:	1a80      	subs	r0, r0, r2
 80081de:	fa0b f000 	lsl.w	r0, fp, r0
 80081e2:	4318      	orrs	r0, r3
 80081e4:	9004      	str	r0, [sp, #16]
 80081e6:	4645      	mov	r5, r8
 80081e8:	e7be      	b.n	8008168 <_vfiprintf_r+0x8c>
 80081ea:	9a03      	ldr	r2, [sp, #12]
 80081ec:	1d11      	adds	r1, r2, #4
 80081ee:	6812      	ldr	r2, [r2, #0]
 80081f0:	9103      	str	r1, [sp, #12]
 80081f2:	2a00      	cmp	r2, #0
 80081f4:	db01      	blt.n	80081fa <_vfiprintf_r+0x11e>
 80081f6:	9207      	str	r2, [sp, #28]
 80081f8:	e004      	b.n	8008204 <_vfiprintf_r+0x128>
 80081fa:	4252      	negs	r2, r2
 80081fc:	f043 0302 	orr.w	r3, r3, #2
 8008200:	9207      	str	r2, [sp, #28]
 8008202:	9304      	str	r3, [sp, #16]
 8008204:	f898 3000 	ldrb.w	r3, [r8]
 8008208:	2b2e      	cmp	r3, #46	; 0x2e
 800820a:	d10e      	bne.n	800822a <_vfiprintf_r+0x14e>
 800820c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008210:	2b2a      	cmp	r3, #42	; 0x2a
 8008212:	d138      	bne.n	8008286 <_vfiprintf_r+0x1aa>
 8008214:	9b03      	ldr	r3, [sp, #12]
 8008216:	1d1a      	adds	r2, r3, #4
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	9203      	str	r2, [sp, #12]
 800821c:	2b00      	cmp	r3, #0
 800821e:	bfb8      	it	lt
 8008220:	f04f 33ff 	movlt.w	r3, #4294967295
 8008224:	f108 0802 	add.w	r8, r8, #2
 8008228:	9305      	str	r3, [sp, #20]
 800822a:	4d33      	ldr	r5, [pc, #204]	; (80082f8 <_vfiprintf_r+0x21c>)
 800822c:	f898 1000 	ldrb.w	r1, [r8]
 8008230:	2203      	movs	r2, #3
 8008232:	4628      	mov	r0, r5
 8008234:	f7f7 ffd4 	bl	80001e0 <memchr>
 8008238:	b140      	cbz	r0, 800824c <_vfiprintf_r+0x170>
 800823a:	2340      	movs	r3, #64	; 0x40
 800823c:	1b40      	subs	r0, r0, r5
 800823e:	fa03 f000 	lsl.w	r0, r3, r0
 8008242:	9b04      	ldr	r3, [sp, #16]
 8008244:	4303      	orrs	r3, r0
 8008246:	f108 0801 	add.w	r8, r8, #1
 800824a:	9304      	str	r3, [sp, #16]
 800824c:	f898 1000 	ldrb.w	r1, [r8]
 8008250:	482a      	ldr	r0, [pc, #168]	; (80082fc <_vfiprintf_r+0x220>)
 8008252:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008256:	2206      	movs	r2, #6
 8008258:	f108 0701 	add.w	r7, r8, #1
 800825c:	f7f7 ffc0 	bl	80001e0 <memchr>
 8008260:	2800      	cmp	r0, #0
 8008262:	d037      	beq.n	80082d4 <_vfiprintf_r+0x1f8>
 8008264:	4b26      	ldr	r3, [pc, #152]	; (8008300 <_vfiprintf_r+0x224>)
 8008266:	bb1b      	cbnz	r3, 80082b0 <_vfiprintf_r+0x1d4>
 8008268:	9b03      	ldr	r3, [sp, #12]
 800826a:	3307      	adds	r3, #7
 800826c:	f023 0307 	bic.w	r3, r3, #7
 8008270:	3308      	adds	r3, #8
 8008272:	9303      	str	r3, [sp, #12]
 8008274:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008276:	444b      	add	r3, r9
 8008278:	9309      	str	r3, [sp, #36]	; 0x24
 800827a:	e750      	b.n	800811e <_vfiprintf_r+0x42>
 800827c:	fb05 3202 	mla	r2, r5, r2, r3
 8008280:	2001      	movs	r0, #1
 8008282:	4688      	mov	r8, r1
 8008284:	e78a      	b.n	800819c <_vfiprintf_r+0xc0>
 8008286:	2300      	movs	r3, #0
 8008288:	f108 0801 	add.w	r8, r8, #1
 800828c:	9305      	str	r3, [sp, #20]
 800828e:	4619      	mov	r1, r3
 8008290:	250a      	movs	r5, #10
 8008292:	4640      	mov	r0, r8
 8008294:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008298:	3a30      	subs	r2, #48	; 0x30
 800829a:	2a09      	cmp	r2, #9
 800829c:	d903      	bls.n	80082a6 <_vfiprintf_r+0x1ca>
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d0c3      	beq.n	800822a <_vfiprintf_r+0x14e>
 80082a2:	9105      	str	r1, [sp, #20]
 80082a4:	e7c1      	b.n	800822a <_vfiprintf_r+0x14e>
 80082a6:	fb05 2101 	mla	r1, r5, r1, r2
 80082aa:	2301      	movs	r3, #1
 80082ac:	4680      	mov	r8, r0
 80082ae:	e7f0      	b.n	8008292 <_vfiprintf_r+0x1b6>
 80082b0:	ab03      	add	r3, sp, #12
 80082b2:	9300      	str	r3, [sp, #0]
 80082b4:	4622      	mov	r2, r4
 80082b6:	4b13      	ldr	r3, [pc, #76]	; (8008304 <_vfiprintf_r+0x228>)
 80082b8:	a904      	add	r1, sp, #16
 80082ba:	4630      	mov	r0, r6
 80082bc:	f7fd fe0a 	bl	8005ed4 <_printf_float>
 80082c0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80082c4:	4681      	mov	r9, r0
 80082c6:	d1d5      	bne.n	8008274 <_vfiprintf_r+0x198>
 80082c8:	89a3      	ldrh	r3, [r4, #12]
 80082ca:	065b      	lsls	r3, r3, #25
 80082cc:	f53f af7e 	bmi.w	80081cc <_vfiprintf_r+0xf0>
 80082d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082d2:	e77d      	b.n	80081d0 <_vfiprintf_r+0xf4>
 80082d4:	ab03      	add	r3, sp, #12
 80082d6:	9300      	str	r3, [sp, #0]
 80082d8:	4622      	mov	r2, r4
 80082da:	4b0a      	ldr	r3, [pc, #40]	; (8008304 <_vfiprintf_r+0x228>)
 80082dc:	a904      	add	r1, sp, #16
 80082de:	4630      	mov	r0, r6
 80082e0:	f7fe f8ae 	bl	8006440 <_printf_i>
 80082e4:	e7ec      	b.n	80082c0 <_vfiprintf_r+0x1e4>
 80082e6:	bf00      	nop
 80082e8:	080085b8 	.word	0x080085b8
 80082ec:	080086f4 	.word	0x080086f4
 80082f0:	080085d8 	.word	0x080085d8
 80082f4:	08008598 	.word	0x08008598
 80082f8:	080086fa 	.word	0x080086fa
 80082fc:	080086fe 	.word	0x080086fe
 8008300:	08005ed5 	.word	0x08005ed5
 8008304:	080080b7 	.word	0x080080b7

08008308 <_sbrk_r>:
 8008308:	b538      	push	{r3, r4, r5, lr}
 800830a:	4c06      	ldr	r4, [pc, #24]	; (8008324 <_sbrk_r+0x1c>)
 800830c:	2300      	movs	r3, #0
 800830e:	4605      	mov	r5, r0
 8008310:	4608      	mov	r0, r1
 8008312:	6023      	str	r3, [r4, #0]
 8008314:	f7fd fc8c 	bl	8005c30 <_sbrk>
 8008318:	1c43      	adds	r3, r0, #1
 800831a:	d102      	bne.n	8008322 <_sbrk_r+0x1a>
 800831c:	6823      	ldr	r3, [r4, #0]
 800831e:	b103      	cbz	r3, 8008322 <_sbrk_r+0x1a>
 8008320:	602b      	str	r3, [r5, #0]
 8008322:	bd38      	pop	{r3, r4, r5, pc}
 8008324:	2000033c 	.word	0x2000033c

08008328 <__sread>:
 8008328:	b510      	push	{r4, lr}
 800832a:	460c      	mov	r4, r1
 800832c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008330:	f000 f8a8 	bl	8008484 <_read_r>
 8008334:	2800      	cmp	r0, #0
 8008336:	bfab      	itete	ge
 8008338:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800833a:	89a3      	ldrhlt	r3, [r4, #12]
 800833c:	181b      	addge	r3, r3, r0
 800833e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008342:	bfac      	ite	ge
 8008344:	6563      	strge	r3, [r4, #84]	; 0x54
 8008346:	81a3      	strhlt	r3, [r4, #12]
 8008348:	bd10      	pop	{r4, pc}

0800834a <__swrite>:
 800834a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800834e:	461f      	mov	r7, r3
 8008350:	898b      	ldrh	r3, [r1, #12]
 8008352:	05db      	lsls	r3, r3, #23
 8008354:	4605      	mov	r5, r0
 8008356:	460c      	mov	r4, r1
 8008358:	4616      	mov	r6, r2
 800835a:	d505      	bpl.n	8008368 <__swrite+0x1e>
 800835c:	2302      	movs	r3, #2
 800835e:	2200      	movs	r2, #0
 8008360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008364:	f000 f868 	bl	8008438 <_lseek_r>
 8008368:	89a3      	ldrh	r3, [r4, #12]
 800836a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800836e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008372:	81a3      	strh	r3, [r4, #12]
 8008374:	4632      	mov	r2, r6
 8008376:	463b      	mov	r3, r7
 8008378:	4628      	mov	r0, r5
 800837a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800837e:	f000 b817 	b.w	80083b0 <_write_r>

08008382 <__sseek>:
 8008382:	b510      	push	{r4, lr}
 8008384:	460c      	mov	r4, r1
 8008386:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800838a:	f000 f855 	bl	8008438 <_lseek_r>
 800838e:	1c43      	adds	r3, r0, #1
 8008390:	89a3      	ldrh	r3, [r4, #12]
 8008392:	bf15      	itete	ne
 8008394:	6560      	strne	r0, [r4, #84]	; 0x54
 8008396:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800839a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800839e:	81a3      	strheq	r3, [r4, #12]
 80083a0:	bf18      	it	ne
 80083a2:	81a3      	strhne	r3, [r4, #12]
 80083a4:	bd10      	pop	{r4, pc}

080083a6 <__sclose>:
 80083a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80083aa:	f000 b813 	b.w	80083d4 <_close_r>
	...

080083b0 <_write_r>:
 80083b0:	b538      	push	{r3, r4, r5, lr}
 80083b2:	4c07      	ldr	r4, [pc, #28]	; (80083d0 <_write_r+0x20>)
 80083b4:	4605      	mov	r5, r0
 80083b6:	4608      	mov	r0, r1
 80083b8:	4611      	mov	r1, r2
 80083ba:	2200      	movs	r2, #0
 80083bc:	6022      	str	r2, [r4, #0]
 80083be:	461a      	mov	r2, r3
 80083c0:	f7fd fbe6 	bl	8005b90 <_write>
 80083c4:	1c43      	adds	r3, r0, #1
 80083c6:	d102      	bne.n	80083ce <_write_r+0x1e>
 80083c8:	6823      	ldr	r3, [r4, #0]
 80083ca:	b103      	cbz	r3, 80083ce <_write_r+0x1e>
 80083cc:	602b      	str	r3, [r5, #0]
 80083ce:	bd38      	pop	{r3, r4, r5, pc}
 80083d0:	2000033c 	.word	0x2000033c

080083d4 <_close_r>:
 80083d4:	b538      	push	{r3, r4, r5, lr}
 80083d6:	4c06      	ldr	r4, [pc, #24]	; (80083f0 <_close_r+0x1c>)
 80083d8:	2300      	movs	r3, #0
 80083da:	4605      	mov	r5, r0
 80083dc:	4608      	mov	r0, r1
 80083de:	6023      	str	r3, [r4, #0]
 80083e0:	f7fd fbf2 	bl	8005bc8 <_close>
 80083e4:	1c43      	adds	r3, r0, #1
 80083e6:	d102      	bne.n	80083ee <_close_r+0x1a>
 80083e8:	6823      	ldr	r3, [r4, #0]
 80083ea:	b103      	cbz	r3, 80083ee <_close_r+0x1a>
 80083ec:	602b      	str	r3, [r5, #0]
 80083ee:	bd38      	pop	{r3, r4, r5, pc}
 80083f0:	2000033c 	.word	0x2000033c

080083f4 <_fstat_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	4c07      	ldr	r4, [pc, #28]	; (8008414 <_fstat_r+0x20>)
 80083f8:	2300      	movs	r3, #0
 80083fa:	4605      	mov	r5, r0
 80083fc:	4608      	mov	r0, r1
 80083fe:	4611      	mov	r1, r2
 8008400:	6023      	str	r3, [r4, #0]
 8008402:	f7fd fbed 	bl	8005be0 <_fstat>
 8008406:	1c43      	adds	r3, r0, #1
 8008408:	d102      	bne.n	8008410 <_fstat_r+0x1c>
 800840a:	6823      	ldr	r3, [r4, #0]
 800840c:	b103      	cbz	r3, 8008410 <_fstat_r+0x1c>
 800840e:	602b      	str	r3, [r5, #0]
 8008410:	bd38      	pop	{r3, r4, r5, pc}
 8008412:	bf00      	nop
 8008414:	2000033c 	.word	0x2000033c

08008418 <_isatty_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	4c06      	ldr	r4, [pc, #24]	; (8008434 <_isatty_r+0x1c>)
 800841c:	2300      	movs	r3, #0
 800841e:	4605      	mov	r5, r0
 8008420:	4608      	mov	r0, r1
 8008422:	6023      	str	r3, [r4, #0]
 8008424:	f7fd fbec 	bl	8005c00 <_isatty>
 8008428:	1c43      	adds	r3, r0, #1
 800842a:	d102      	bne.n	8008432 <_isatty_r+0x1a>
 800842c:	6823      	ldr	r3, [r4, #0]
 800842e:	b103      	cbz	r3, 8008432 <_isatty_r+0x1a>
 8008430:	602b      	str	r3, [r5, #0]
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	2000033c 	.word	0x2000033c

08008438 <_lseek_r>:
 8008438:	b538      	push	{r3, r4, r5, lr}
 800843a:	4c07      	ldr	r4, [pc, #28]	; (8008458 <_lseek_r+0x20>)
 800843c:	4605      	mov	r5, r0
 800843e:	4608      	mov	r0, r1
 8008440:	4611      	mov	r1, r2
 8008442:	2200      	movs	r2, #0
 8008444:	6022      	str	r2, [r4, #0]
 8008446:	461a      	mov	r2, r3
 8008448:	f7fd fbe5 	bl	8005c16 <_lseek>
 800844c:	1c43      	adds	r3, r0, #1
 800844e:	d102      	bne.n	8008456 <_lseek_r+0x1e>
 8008450:	6823      	ldr	r3, [r4, #0]
 8008452:	b103      	cbz	r3, 8008456 <_lseek_r+0x1e>
 8008454:	602b      	str	r3, [r5, #0]
 8008456:	bd38      	pop	{r3, r4, r5, pc}
 8008458:	2000033c 	.word	0x2000033c

0800845c <__ascii_mbtowc>:
 800845c:	b082      	sub	sp, #8
 800845e:	b901      	cbnz	r1, 8008462 <__ascii_mbtowc+0x6>
 8008460:	a901      	add	r1, sp, #4
 8008462:	b142      	cbz	r2, 8008476 <__ascii_mbtowc+0x1a>
 8008464:	b14b      	cbz	r3, 800847a <__ascii_mbtowc+0x1e>
 8008466:	7813      	ldrb	r3, [r2, #0]
 8008468:	600b      	str	r3, [r1, #0]
 800846a:	7812      	ldrb	r2, [r2, #0]
 800846c:	1c10      	adds	r0, r2, #0
 800846e:	bf18      	it	ne
 8008470:	2001      	movne	r0, #1
 8008472:	b002      	add	sp, #8
 8008474:	4770      	bx	lr
 8008476:	4610      	mov	r0, r2
 8008478:	e7fb      	b.n	8008472 <__ascii_mbtowc+0x16>
 800847a:	f06f 0001 	mvn.w	r0, #1
 800847e:	e7f8      	b.n	8008472 <__ascii_mbtowc+0x16>

08008480 <__malloc_lock>:
 8008480:	4770      	bx	lr

08008482 <__malloc_unlock>:
 8008482:	4770      	bx	lr

08008484 <_read_r>:
 8008484:	b538      	push	{r3, r4, r5, lr}
 8008486:	4c07      	ldr	r4, [pc, #28]	; (80084a4 <_read_r+0x20>)
 8008488:	4605      	mov	r5, r0
 800848a:	4608      	mov	r0, r1
 800848c:	4611      	mov	r1, r2
 800848e:	2200      	movs	r2, #0
 8008490:	6022      	str	r2, [r4, #0]
 8008492:	461a      	mov	r2, r3
 8008494:	f7fd fb5f 	bl	8005b56 <_read>
 8008498:	1c43      	adds	r3, r0, #1
 800849a:	d102      	bne.n	80084a2 <_read_r+0x1e>
 800849c:	6823      	ldr	r3, [r4, #0]
 800849e:	b103      	cbz	r3, 80084a2 <_read_r+0x1e>
 80084a0:	602b      	str	r3, [r5, #0]
 80084a2:	bd38      	pop	{r3, r4, r5, pc}
 80084a4:	2000033c 	.word	0x2000033c

080084a8 <__ascii_wctomb>:
 80084a8:	b149      	cbz	r1, 80084be <__ascii_wctomb+0x16>
 80084aa:	2aff      	cmp	r2, #255	; 0xff
 80084ac:	bf85      	ittet	hi
 80084ae:	238a      	movhi	r3, #138	; 0x8a
 80084b0:	6003      	strhi	r3, [r0, #0]
 80084b2:	700a      	strbls	r2, [r1, #0]
 80084b4:	f04f 30ff 	movhi.w	r0, #4294967295
 80084b8:	bf98      	it	ls
 80084ba:	2001      	movls	r0, #1
 80084bc:	4770      	bx	lr
 80084be:	4608      	mov	r0, r1
 80084c0:	4770      	bx	lr
	...

080084c4 <_init>:
 80084c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084c6:	bf00      	nop
 80084c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ca:	bc08      	pop	{r3}
 80084cc:	469e      	mov	lr, r3
 80084ce:	4770      	bx	lr

080084d0 <_fini>:
 80084d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084d2:	bf00      	nop
 80084d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084d6:	bc08      	pop	{r3}
 80084d8:	469e      	mov	lr, r3
 80084da:	4770      	bx	lr
