// Seed: 2820171414
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output wand id_2
);
  reg
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18;
  assign id_8  = id_7;
  assign id_8  = 1;
  assign id_7  = id_12;
  assign id_17 = id_4;
  assign id_13 = 1;
  wire id_19;
  always_latch @(1'b0) begin : LABEL_0
    id_9 <= 1;
  end
  parameter id_20 = -1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    input uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
