

================================================================
== Vitis HLS Report for 'Conv_sysarr_dbbuf'
================================================================
* Date:           Fri Jan 14 19:05:40 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3986|     4946| 39.860 us | 49.460 us |  3987|  4947|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_1_VITIS_LOOP_242_2                      |       16|       16|          2|          1|          1|    16|    yes   |
        |- VITIS_LOOP_247_3                                       |      576|      576|          2|          1|          1|   576|    yes   |
        |- VITIS_LOOP_253_4_VITIS_LOOP_255_5_VITIS_LOOP_257_6     |      326|      326|          4|          1|          1|   324|    yes   |
        |- LOOP_K_OUTER_LOOP_C_OUTER                              |     2268|     3228| 567 ~ 807 |          -|          -|     4|    no    |
        | + VITIS_LOOP_277_7_VITIS_LOOP_280_8                     |       51|       51|          4|          1|          1|    49|    yes   |
        |- VITIS_LOOP_332_10_VITIS_LOOP_334_11_VITIS_LOOP_336_12  |      787|      787|          5|          1|          1|   784|    yes   |
        +---------------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 5
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 1, D = 4, States = { 12 13 14 15 }
  Pipeline-3 : II = 1, D = 4, States = { 19 20 21 22 }
  Pipeline-4 : II = 1, D = 5, States = { 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 12 
12 --> 16 13 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 18 25 
18 --> 19 
19 --> 23 20 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 24 
24 --> 17 
25 --> 26 
26 --> 27 
27 --> 30 28 
28 --> 29 
29 --> 25 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 31 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V"   --->   Operation 31 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = trunc i64 %bias_in_V_read"   --->   Operation 32 'trunc' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%div29_cast = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %bias_in_V_read, i32, i32"   --->   Operation 33 'partselect' 'div29_cast' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 34 [1/1] (1.59ns)   --->   "%bias_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read"   --->   Operation 34 'read' 'bias_in_V_read_1' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = trunc i64 %bias_in_V_read_1"   --->   Operation 35 'trunc' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 36 [1/1] (1.59ns)   --->   "%bias_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_1"   --->   Operation 36 'read' 'bias_in_V_read_2' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln521 = trunc i64 %bias_in_V_read_2"   --->   Operation 37 'trunc' 'trunc_ln521' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = trunc i64 %bias_in_V_read_2"   --->   Operation 38 'trunc' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 39 [1/1] (1.59ns)   --->   "%bias_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_2"   --->   Operation 39 'read' 'bias_in_V_read_3' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = trunc i64 %bias_in_V_read_3"   --->   Operation 40 'trunc' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.59>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 41 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.59ns)   --->   "%bias_in_V_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_3"   --->   Operation 50 'read' 'bias_in_V_read_4' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = trunc i64 %bias_in_V_read_4"   --->   Operation 51 'trunc' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %div29_cast, i2"   --->   Operation 52 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.60ns)   --->   "%br_ln240 = br void %bb427" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 53 'br' 'br_ln240' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 1.43>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32, void %bb428, i32 %add_ln240, void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 54 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%ko = phi i30, void %bb428, i30 %select_ln240_1, void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 55 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%ki = phi i3, void %bb428, i3 %add_ln242, void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 56 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln240 = icmp_eq  i32 %indvar_flatten, i32 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 58 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.88ns)   --->   "%add_ln240 = add i32 %indvar_flatten, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 59 'add' 'add_ln240' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %.split21, void %._crit_edge307.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 60 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.49ns)   --->   "%icmp_ln242 = icmp_eq  i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 61 'icmp' 'icmp_ln242' <Predicate = (!icmp_ln240)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.27ns)   --->   "%select_ln240 = select i1 %icmp_ln242, i3, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 62 'select' 'select_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.86ns)   --->   "%add_ln240_1 = add i30, i30 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 63 'add' 'add_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.27ns)   --->   "%select_ln240_1 = select i1 %icmp_ln242, i30 %add_ln240_1, i30 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 64 'select' 'select_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i3 %select_ln240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 65 'trunc' 'trunc_ln244' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.65ns)   --->   "%switch_ln244 = switch i2 %trunc_ln244, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 66 'switch' 'switch_ln244' <Predicate = (!icmp_ln240)> <Delay = 0.65>
ST_6 : Operation 67 [1/1] (0.57ns)   --->   "%add_ln242 = add i3 %select_ln240, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242]   --->   Operation 67 'add' 'add_ln242' <Predicate = (!icmp_ln240)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb427"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln240)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_240_1_VITIS_LOOP_242_2_str"   --->   Operation 69 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i30 %select_ln240_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240]   --->   Operation 71 'zext' 'zext_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 72 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 73 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.59ns)   --->   "%bias_in_V_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read, i64 %bias_in_V_read_1, i64 %bias_in_V_read_2, i64 %bias_in_V_read_3, i64 %bias_in_V_read_4"   --->   Operation 74 'read' 'bias_in_V_read_5' <Predicate = (!icmp_ln240)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i64 %bias_in_V_read_5"   --->   Operation 75 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%bias_l1_2_addr = getelementptr i8 %bias_l1_2, i64, i64 %zext_ln240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 76 'getelementptr' 'bias_l1_2_addr' <Predicate = (trunc_ln244 == 2)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.15ns)   --->   "%store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 77 'store' 'store_ln244' <Predicate = (trunc_ln244 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln244 = br void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 78 'br' 'br_ln244' <Predicate = (trunc_ln244 == 2)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%bias_l1_1_addr = getelementptr i8 %bias_l1_1, i64, i64 %zext_ln240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 79 'getelementptr' 'bias_l1_1_addr' <Predicate = (trunc_ln244 == 1)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.15ns)   --->   "%store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 80 'store' 'store_ln244' <Predicate = (trunc_ln244 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln244 = br void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 81 'br' 'br_ln244' <Predicate = (trunc_ln244 == 1)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%bias_l1_0_addr = getelementptr i8 %bias_l1_0, i64, i64 %zext_ln240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 82 'getelementptr' 'bias_l1_0_addr' <Predicate = (trunc_ln244 == 0)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (1.15ns)   --->   "%store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 83 'store' 'store_ln244' <Predicate = (trunc_ln244 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln244 = br void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 84 'br' 'br_ln244' <Predicate = (trunc_ln244 == 0)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%bias_l1_3_addr = getelementptr i8 %bias_l1_3, i64, i64 %zext_ln240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 85 'getelementptr' 'bias_l1_3_addr' <Predicate = (trunc_ln244 == 3)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.15ns)   --->   "%store_ln244 = store i8 %trunc_ln708, i9 %bias_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 86 'store' 'store_ln244' <Predicate = (trunc_ln244 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln244 = br void %bb427.split34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244]   --->   Operation 87 'br' 'br_ln244' <Predicate = (trunc_ln244 == 3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 6.34>
ST_8 : Operation 88 [1/1] (3.17ns)   --->   "%tmp = mul i32 %tmp_data_V_2, i32 %tmp_data_V_1"   --->   Operation 88 'mul' 'tmp' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (3.17ns)   --->   "%tmp1 = mul i32 %tmp_data_V_5, i32 %tmp_data_V_5"   --->   Operation 89 'mul' 'tmp1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (3.17ns)   --->   "%mul41 = mul i32 %tmp1, i32 %tmp"   --->   Operation 90 'mul' 'mul41' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.60ns)   --->   "%br_ln247 = br void %bb426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 91 'br' 'br_ln247' <Predicate = true> <Delay = 0.60>

State 9 <SV = 7> <Delay = 0.98>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%k = phi i32 %add_ln247, void %bb426.split4, i32, void %._crit_edge307.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 92 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.85ns)   --->   "%icmp_ln247 = icmp_eq  i32 %k, i32 %mul41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 94 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.88ns)   --->   "%add_ln247 = add i32 %k, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 95 'add' 'add_ln247' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %icmp_ln247, void %bb426.split, void %._crit_edge299.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 96 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 97 'partselect' 'lshr_ln' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i32 %k" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 98 'trunc' 'trunc_ln250' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.65ns)   --->   "%switch_ln250 = switch i2 %trunc_ln250, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 99 'switch' 'switch_ln250' <Predicate = (!icmp_ln247)> <Delay = 0.65>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb426"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln247)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.75>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln247 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln247' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln247 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247]   --->   Operation 102 'specloopname' 'specloopname_ln247' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V"   --->   Operation 103 'read' 'weight_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i64 %weight_in_V_read"   --->   Operation 104 'trunc' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i9 %lshr_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 105 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln250" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 106 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln250" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 107 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln250" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 108 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln250" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 109 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (1.15ns)   --->   "%store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 110 'store' 'store_ln250' <Predicate = (trunc_ln250 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln250 = br void %bb426.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 111 'br' 'br_ln250' <Predicate = (trunc_ln250 == 2)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (1.15ns)   --->   "%store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 112 'store' 'store_ln250' <Predicate = (trunc_ln250 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln250 = br void %bb426.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 113 'br' 'br_ln250' <Predicate = (trunc_ln250 == 1)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (1.15ns)   --->   "%store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 114 'store' 'store_ln250' <Predicate = (trunc_ln250 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln250 = br void %bb426.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 115 'br' 'br_ln250' <Predicate = (trunc_ln250 == 0)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.15ns)   --->   "%store_ln250 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 116 'store' 'store_ln250' <Predicate = (trunc_ln250 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln250 = br void %bb426.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250]   --->   Operation 117 'br' 'br_ln250' <Predicate = (trunc_ln250 == 3)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 6.29>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%div52_cast = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %bias_in_V_read_1, i32, i32"   --->   Operation 118 'partselect' 'div52_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (3.17ns)   --->   "%mul55 = mul i32 %tmp_data_V_4, i32 %tmp_data_V_4"   --->   Operation 119 'mul' 'mul55' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%empty = trunc i32 %mul55"   --->   Operation 120 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul55, i2"   --->   Operation 121 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%bound8 = zext i34 %tmp_3"   --->   Operation 122 'zext' 'bound8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%div52_cast_cast = zext i30 %div52_cast"   --->   Operation 123 'zext' 'div52_cast_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i34 %tmp_3"   --->   Operation 124 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (3.12ns)   --->   "%bound15 = mul i64 %div52_cast_cast, i64 %tmp_3_cast"   --->   Operation 125 'mul' 'bound15' <Predicate = true> <Delay = 3.12> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.85ns)   --->   "%icmp_ln257 = icmp_eq  i32 %mul55, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257]   --->   Operation 126 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.60ns)   --->   "%br_ln253 = br void %bb425" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 127 'br' 'br_ln253' <Predicate = true> <Delay = 0.60>

State 12 <SV = 9> <Delay = 2.71>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i64, void %._crit_edge299.loopexit, i64 %add_ln253, void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 128 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%co = phi i30, void %._crit_edge299.loopexit, i30 %select_ln253_1, void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 129 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i35, void %._crit_edge299.loopexit, i35 %select_ln255_3, void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 130 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%ci = phi i3, void %._crit_edge299.loopexit, i3 %select_ln255_2, void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 131 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%wh = phi i32, void %._crit_edge299.loopexit, i32 %add_ln257, void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257]   --->   Operation 132 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 133 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (1.06ns)   --->   "%icmp_ln253 = icmp_eq  i64 %indvar_flatten24, i64 %bound15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 134 'icmp' 'icmp_ln253' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (1.14ns)   --->   "%add_ln253 = add i64 %indvar_flatten24, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 135 'add' 'add_ln253' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln253 = br i1 %icmp_ln253, void %.split17, void %._crit_edge292.loopexit.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 136 'br' 'br_ln253' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.93ns)   --->   "%icmp_ln255 = icmp_eq  i35 %indvar_flatten10, i35 %bound8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 137 'icmp' 'icmp_ln255' <Predicate = (!icmp_ln253)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.27ns)   --->   "%select_ln253 = select i1 %icmp_ln255, i3, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 138 'select' 'select_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.86ns)   --->   "%add_ln253_1 = add i30, i30 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 139 'add' 'add_ln253_1' <Predicate = (!icmp_ln253)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.27ns)   --->   "%select_ln253_1 = select i1 %icmp_ln255, i30 %add_ln253_1, i30 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 140 'select' 'select_ln253_1' <Predicate = (!icmp_ln253)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i30 %select_ln253_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 141 'trunc' 'trunc_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_12 : Operation 142 [3/3] (0.99ns) (grouped into DSP with root node add_ln261)   --->   "%mul_ln253 = mul i10 %trunc_ln253, i10 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 142 'mul' 'mul_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln255_1)   --->   "%trunc_ln261 = trunc i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 143 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln255_1)   --->   "%select_ln253_2 = select i1 %icmp_ln255, i2, i2 %trunc_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 144 'select' 'select_ln253_2' <Predicate = (!icmp_ln253)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.85ns)   --->   "%icmp_ln257_1 = icmp_eq  i32 %wh, i32 %mul55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257]   --->   Operation 145 'icmp' 'icmp_ln257_1' <Predicate = (!icmp_ln253)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.27ns)   --->   "%select_ln253_3 = select i1 %icmp_ln255, i1 %icmp_ln257, i1 %icmp_ln257_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 146 'select' 'select_ln253_3' <Predicate = (!icmp_ln253)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.57ns)   --->   "%add_ln255 = add i3, i3 %select_ln253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 147 'add' 'add_ln255' <Predicate = (!icmp_ln253)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln255)   --->   "%or_ln255 = or i1 %select_ln253_3, i1 %icmp_ln255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 148 'or' 'or_ln255' <Predicate = (!icmp_ln253)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln255 = select i1 %or_ln255, i32, i32 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 149 'select' 'select_ln255' <Predicate = (!icmp_ln253)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln255_1)   --->   "%trunc_ln261_1 = trunc i3 %add_ln255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 150 'trunc' 'trunc_ln261_1' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln255_1 = select i1 %select_ln253_3, i2 %trunc_ln261_1, i2 %select_ln253_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 151 'select' 'select_ln255_1' <Predicate = (!icmp_ln253)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.27ns)   --->   "%select_ln255_2 = select i1 %select_ln253_3, i3 %add_ln255, i3 %select_ln253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 152 'select' 'select_ln255_2' <Predicate = (!icmp_ln253)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln261_2 = trunc i32 %select_ln255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 153 'trunc' 'trunc_ln261_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.65ns)   --->   "%switch_ln261 = switch i2 %select_ln255_1, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 154 'switch' 'switch_ln261' <Predicate = (!icmp_ln253)> <Delay = 0.65>
ST_12 : Operation 155 [1/1] (0.88ns)   --->   "%add_ln257 = add i32 %select_ln255, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257]   --->   Operation 155 'add' 'add_ln257' <Predicate = (!icmp_ln253)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.91ns)   --->   "%add_ln255_1 = add i35 %indvar_flatten10, i35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 156 'add' 'add_ln255_1' <Predicate = (!icmp_ln253)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.22ns)   --->   "%select_ln255_3 = select i1 %icmp_ln255, i35, i35 %add_ln255_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255]   --->   Operation 157 'select' 'select_ln255_3' <Predicate = (!icmp_ln253)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb425"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.99>
ST_13 : Operation 159 [2/3] (0.99ns) (grouped into DSP with root node add_ln261)   --->   "%mul_ln253 = mul i10 %trunc_ln253, i10 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 159 'mul' 'mul_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 11> <Delay = 0.64>
ST_14 : Operation 160 [1/3] (0.00ns) (grouped into DSP with root node add_ln261)   --->   "%mul_ln253 = mul i10 %trunc_ln253, i10 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253]   --->   Operation 160 'mul' 'mul_ln253' <Predicate = (!icmp_ln253)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 161 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln261 = add i10 %trunc_ln261_2, i10 %mul_ln253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 161 'add' 'add_ln261' <Predicate = (!icmp_ln253)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 12> <Delay = 2.75>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_253_4_VITIS_LOOP_255_5_VITIS_LOOP_257_6_str"   --->   Operation 162 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 163 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_255_5_VITIS_LOOP_257_6_str"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:257]   --->   Operation 167 'specloopname' 'specloopname_ln257' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (1.59ns)   --->   "%data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 168 'read' 'data_in_V_read' <Predicate = (!icmp_ln253)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i64 %data_in_V_read"   --->   Operation 169 'trunc' 'trunc_ln708_2' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 170 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln261 = add i10 %trunc_ln261_2, i10 %mul_ln253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 170 'add' 'add_ln261' <Predicate = (!icmp_ln253)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i10 %add_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 171 'zext' 'zext_ln261' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 172 'getelementptr' 'data_l2_0_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 173 'getelementptr' 'data_l2_1_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 174 'getelementptr' 'data_l2_2_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 175 'getelementptr' 'data_l2_3_addr' <Predicate = (!icmp_ln253)> <Delay = 0.00>
ST_15 : Operation 176 [1/1] (1.15ns)   --->   "%store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 176 'store' 'store_ln261' <Predicate = (select_ln255_1 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln261 = br void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 177 'br' 'br_ln261' <Predicate = (select_ln255_1 == 2)> <Delay = 0.00>
ST_15 : Operation 178 [1/1] (1.15ns)   --->   "%store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 178 'store' 'store_ln261' <Predicate = (select_ln255_1 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln261 = br void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 179 'br' 'br_ln261' <Predicate = (select_ln255_1 == 1)> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (1.15ns)   --->   "%store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 180 'store' 'store_ln261' <Predicate = (select_ln255_1 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln261 = br void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 181 'br' 'br_ln261' <Predicate = (select_ln255_1 == 0)> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (1.15ns)   --->   "%store_ln261 = store i8 %trunc_ln708_2, i10 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 182 'store' 'store_ln261' <Predicate = (select_ln255_1 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_15 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln261 = br void %bb425.split9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261]   --->   Operation 183 'br' 'br_ln261' <Predicate = (select_ln255_1 == 3)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 3.17>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i32 %tmp_data_V_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 184 'zext' 'zext_ln266' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (3.17ns)   --->   "%mul_ln266 = mul i64 %zext_ln266, i64 %zext_ln266" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 185 'mul' 'mul_ln266' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln266_1 = zext i30 %div29_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 186 'zext' 'zext_ln266_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln266_2 = zext i30 %div52_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 187 'zext' 'zext_ln266_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (3.02ns)   --->   "%mul_ln266_1 = mul i60 %zext_ln266_2, i60 %zext_ln266_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 188 'mul' 'mul_ln266_1' <Predicate = true> <Delay = 3.02> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.60ns)   --->   "%br_ln266 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 189 'br' 'br_ln266' <Predicate = true> <Delay = 0.60>

State 17 <SV = 11> <Delay = 6.29>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%indvar_flatten42 = phi i60, void %._crit_edge292.loopexit.preheader, i60 %add_ln266, void %codeRepl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 190 'phi' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%ko_1 = phi i30, void %._crit_edge292.loopexit.preheader, i30 %select_ln266_1, void %codeRepl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 191 'phi' 'ko_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%co_1 = phi i30, void %._crit_edge292.loopexit.preheader, i30 %co_2, void %codeRepl"   --->   Operation 192 'phi' 'co_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (1.03ns)   --->   "%icmp_ln266 = icmp_eq  i60 %indvar_flatten42, i60 %mul_ln266_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 193 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 194 [1/1] (1.09ns)   --->   "%add_ln266 = add i60 %indvar_flatten42, i60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 194 'add' 'add_ln266' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %icmp_ln266, void %._crit_edge270.loopexit, void %._crit_edge275.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 195 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (0.83ns)   --->   "%icmp_ln269 = icmp_eq  i30 %co_1, i30 %div52_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 196 'icmp' 'icmp_ln269' <Predicate = (!icmp_ln266)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/1] (0.86ns)   --->   "%add_ln266_1 = add i30, i30 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 197 'add' 'add_ln266_1' <Predicate = (!icmp_ln266)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.27ns)   --->   "%select_ln266_1 = select i1 %icmp_ln269, i30 %add_ln266_1, i30 %ko_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 198 'select' 'select_ln266_1' <Predicate = (!icmp_ln266)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln266 = trunc i30 %select_ln266_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 199 'trunc' 'trunc_ln266' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln266_3 = zext i30 %select_ln266_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 200 'zext' 'zext_ln266_3' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%bias_l1_0_addr_1 = getelementptr i8 %bias_l1_0, i64, i64 %zext_ln266_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 201 'getelementptr' 'bias_l1_0_addr_1' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 202 [2/2] (1.15ns)   --->   "%bias_l1_0_load = load i9 %bias_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 202 'load' 'bias_l1_0_load' <Predicate = (!icmp_ln266)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%bias_l1_1_addr_1 = getelementptr i8 %bias_l1_1, i64, i64 %zext_ln266_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 203 'getelementptr' 'bias_l1_1_addr_1' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 204 [2/2] (1.15ns)   --->   "%bias_l1_1_load = load i9 %bias_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 204 'load' 'bias_l1_1_load' <Predicate = (!icmp_ln266)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%bias_l1_2_addr_1 = getelementptr i8 %bias_l1_2, i64, i64 %zext_ln266_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 205 'getelementptr' 'bias_l1_2_addr_1' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 206 [2/2] (1.15ns)   --->   "%bias_l1_2_load = load i9 %bias_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 206 'load' 'bias_l1_2_load' <Predicate = (!icmp_ln266)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%bias_l1_3_addr_1 = getelementptr i8 %bias_l1_3, i64, i64 %zext_ln266_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 207 'getelementptr' 'bias_l1_3_addr_1' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 208 [2/2] (1.15ns)   --->   "%bias_l1_3_load = load i9 %bias_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 208 'load' 'bias_l1_3_load' <Predicate = (!icmp_ln266)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 209 [1/1] (3.17ns)   --->   "%mul118 = mul i32 %tmp_data_V_3, i32 %tmp_data_V_3"   --->   Operation 209 'mul' 'mul118' <Predicate = (icmp_ln266)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln332 = trunc i32 %mul118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 210 'trunc' 'trunc_ln332' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %mul118, i2"   --->   Operation 211 'bitconcatenate' 'tmp_4' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%bound47 = zext i34 %tmp_4"   --->   Operation 212 'zext' 'bound47' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%div29_cast_cast = zext i30 %div29_cast"   --->   Operation 213 'zext' 'div29_cast_cast' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i34 %tmp_4"   --->   Operation 214 'zext' 'tmp_4_cast' <Predicate = (icmp_ln266)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (3.12ns)   --->   "%bound54 = mul i64 %div29_cast_cast, i64 %tmp_4_cast"   --->   Operation 215 'mul' 'bound54' <Predicate = (icmp_ln266)> <Delay = 3.12> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 216 [1/1] (0.85ns)   --->   "%icmp_ln336 = icmp_eq  i32 %mul118, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336]   --->   Operation 216 'icmp' 'icmp_ln336' <Predicate = (icmp_ln266)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.60ns)   --->   "%br_ln332 = br void %bb" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 217 'br' 'br_ln332' <Predicate = (icmp_ln266)> <Delay = 0.60>

State 18 <SV = 12> <Delay = 1.46>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_K_OUTER_LOOP_C_OUTER_str"   --->   Operation 218 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.27ns)   --->   "%select_ln266 = select i1 %icmp_ln269, i30, i30 %co_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 220 'select' 'select_ln266' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 221 [1/1] (1.46ns)   --->   "%mul_ln266_2 = mul i9 %trunc_ln521, i9 %trunc_ln266" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 221 'mul' 'mul_ln266_2' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i30 %select_ln266" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 222 'trunc' 'trunc_ln269' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln269 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 223 'specloopname' 'specloopname_ln269' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/2] (1.15ns)   --->   "%bias_l1_0_load = load i9 %bias_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 224 'load' 'bias_l1_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%conv88 = sext i8 %bias_l1_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 225 'sext' 'conv88' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 226 [1/2] (1.15ns)   --->   "%bias_l1_1_load = load i9 %bias_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 226 'load' 'bias_l1_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%conv88_1 = sext i8 %bias_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 227 'sext' 'conv88_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 228 [1/2] (1.15ns)   --->   "%bias_l1_2_load = load i9 %bias_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 228 'load' 'bias_l1_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%conv88_2 = sext i8 %bias_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 229 'sext' 'conv88_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 230 [1/2] (1.15ns)   --->   "%bias_l1_3_load = load i9 %bias_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 230 'load' 'bias_l1_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%conv88_3 = sext i8 %bias_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266]   --->   Operation 231 'sext' 'conv88_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.60ns)   --->   "%br_ln277 = br void %bb424" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 232 'br' 'br_ln277' <Predicate = true> <Delay = 0.60>

State 19 <SV = 13> <Delay = 3.79>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i64, void %._crit_edge270.loopexit, i64 %add_ln277_1, void %._crit_edge253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 233 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%hi = phi i32, void %._crit_edge270.loopexit, i32 %select_ln277_1, void %._crit_edge253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 234 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%wi = phi i32, void %._crit_edge270.loopexit, i32 %add_ln280, void %._crit_edge253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:280]   --->   Operation 235 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 236 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (1.06ns)   --->   "%icmp_ln277 = icmp_eq  i64 %indvar_flatten31, i64 %mul_ln266" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 237 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (1.14ns)   --->   "%add_ln277_1 = add i64 %indvar_flatten31, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 238 'add' 'add_ln277_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln277 = br i1 %icmp_ln277, void %._crit_edge253, void %codeRepl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 239 'br' 'br_ln277' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.85ns)   --->   "%icmp_ln280 = icmp_eq  i32 %wi, i32 %tmp_data_V_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:280]   --->   Operation 240 'icmp' 'icmp_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.22ns)   --->   "%select_ln277 = select i1 %icmp_ln280, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 241 'select' 'select_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.88ns)   --->   "%add_ln277_2 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 242 'add' 'add_ln277_2' <Predicate = (!icmp_ln277)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.22ns)   --->   "%select_ln277_1 = select i1 %icmp_ln280, i32 %add_ln277_2, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 243 'select' 'select_ln277_1' <Predicate = (!icmp_ln277)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i32 %select_ln277_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 244 'trunc' 'trunc_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (1.69ns) (grouped into DSP with root node add93)   --->   "%add_ln277 = add i9 %trunc_ln277, i9 %mul_ln266_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 245 'add' 'add_ln277' <Predicate = (!icmp_ln277)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 246 [3/3] (0.99ns) (grouped into DSP with root node add93)   --->   "%mul_ln277 = mul i9 %add_ln277, i9 %trunc_ln521" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 246 'mul' 'mul_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 247 [1/1] (0.00ns)   --->   "%empty_74 = trunc i32 %select_ln277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 247 'trunc' 'empty_74' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_19 : Operation 248 [1/1] (0.88ns)   --->   "%add_ln280 = add i32, i32 %select_ln277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:280]   --->   Operation 248 'add' 'add_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 0.99>
ST_20 : Operation 249 [2/3] (0.99ns) (grouped into DSP with root node add93)   --->   "%mul_ln277 = mul i9 %add_ln277, i9 %trunc_ln521" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 249 'mul' 'mul_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 15> <Delay = 0.64>
ST_21 : Operation 250 [1/3] (0.00ns) (grouped into DSP with root node add93)   --->   "%mul_ln277 = mul i9 %add_ln277, i9 %trunc_ln521" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 250 'mul' 'mul_ln277' <Predicate = (!icmp_ln277)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 251 [2/2] (0.64ns) (root node of the DSP)   --->   "%add93 = add i9 %empty_74, i9 %mul_ln277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 251 'add' 'add93' <Predicate = (!icmp_ln277)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 16> <Delay = 1.80>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_277_7_VITIS_LOOP_280_8_str"   --->   Operation 252 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 253 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 254 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:280]   --->   Operation 255 'specloopname' 'specloopname_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 256 [1/2] (0.64ns) (root node of the DSP)   --->   "%add93 = add i9 %empty_74, i9 %mul_ln277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 256 'add' 'add93' <Predicate = (!icmp_ln277)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 257 [1/1] (0.00ns)   --->   "%idxprom94 = zext i9 %add93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277]   --->   Operation 257 'zext' 'idxprom94' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 258 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %idxprom94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:287]   --->   Operation 258 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 259 [1/1] (1.15ns)   --->   "%store_ln288 = store i32 %conv88, i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 259 'store' 'store_ln288' <Predicate = (!icmp_ln277)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %idxprom94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:287]   --->   Operation 260 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (1.15ns)   --->   "%store_ln288 = store i32 %conv88_1, i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 261 'store' 'store_ln288' <Predicate = (!icmp_ln277)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 262 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %idxprom94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:287]   --->   Operation 262 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 263 [1/1] (1.15ns)   --->   "%store_ln288 = store i32 %conv88_2, i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 263 'store' 'store_ln288' <Predicate = (!icmp_ln277)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 264 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %idxprom94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:287]   --->   Operation 264 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_22 : Operation 265 [1/1] (1.15ns)   --->   "%store_ln288 = store i32 %conv88_3, i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288]   --->   Operation 265 'store' 'store_ln288' <Predicate = (!icmp_ln277)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb424"   --->   Operation 266 'br' 'br_ln0' <Predicate = (!icmp_ln277)> <Delay = 0.00>

State 23 <SV = 14> <Delay = 0.86>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "%empty_75 = trunc i64 %bias_in_V_read_1"   --->   Operation 267 'trunc' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "%empty_76 = trunc i64 %bias_in_V_read_4"   --->   Operation 268 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "%empty_77 = trunc i64 %bias_in_V_read_2"   --->   Operation 269 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "%empty_78 = trunc i64 %bias_in_V_read_3"   --->   Operation 270 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 271 [2/2] (0.00ns)   --->   "%call_ln521 = call void @dataflow_parent_loop_proc13, i32 %tmp_data_V_5, i11 %empty_75, i11 %empty_76, i9 %trunc_ln266, i10 %trunc_ln269, i32 %empty_77, i10 %empty_78, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l1_3, i32 %output_l1_2, i32 %output_l1_1, i32 %output_l1_0"   --->   Operation 271 'call' 'call_ln521' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 272 [1/1] (0.86ns)   --->   "%co_2 = add i30, i30 %select_ln266" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269]   --->   Operation 272 'add' 'co_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 0.00>
ST_24 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln521 = call void @dataflow_parent_loop_proc13, i32 %tmp_data_V_5, i11 %empty_75, i11 %empty_76, i9 %trunc_ln266, i10 %trunc_ln269, i32 %empty_77, i10 %empty_78, i8 %weight_l2_0, i8 %weight_l2_1, i8 %weight_l2_2, i8 %weight_l2_3, i8 %data_l2_0, i8 %data_l2_1, i8 %data_l2_2, i8 %data_l2_3, i32 %output_l1_3, i32 %output_l1_2, i32 %output_l1_1, i32 %output_l1_0"   --->   Operation 273 'call' 'call_ln521' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 274 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 12> <Delay = 2.20>
ST_25 : Operation 275 [1/1] (0.00ns)   --->   "%indvar_flatten63 = phi i64, void %._crit_edge275.loopexit, i64 %add_ln332, void %.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 275 'phi' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%k_1 = phi i30, void %._crit_edge275.loopexit, i30 %select_ln332_1, void %.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 276 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%indvar_flatten49 = phi i35, void %._crit_edge275.loopexit, i35 %select_ln334_3, void %.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 277 'phi' 'indvar_flatten49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (1.06ns)   --->   "%icmp_ln332 = icmp_eq  i64 %indvar_flatten63, i64 %bound54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 278 'icmp' 'icmp_ln332' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 279 [1/1] (1.14ns)   --->   "%add_ln332 = add i64 %indvar_flatten63, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 279 'add' 'add_ln332' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln332 = br i1 %icmp_ln332, void %.split4, void %._crit_edge244.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 280 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 281 [1/1] (0.93ns)   --->   "%icmp_ln334 = icmp_eq  i35 %indvar_flatten49, i35 %bound47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 281 'icmp' 'icmp_ln334' <Predicate = (!icmp_ln332)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 282 [1/1] (0.86ns)   --->   "%add_ln332_1 = add i30, i30 %k_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 282 'add' 'add_ln332_1' <Predicate = (!icmp_ln332)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 283 [1/1] (0.27ns)   --->   "%select_ln332_1 = select i1 %icmp_ln334, i30 %add_ln332_1, i30 %k_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 283 'select' 'select_ln332_1' <Predicate = (!icmp_ln332)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln332_1 = trunc i30 %select_ln332_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 284 'trunc' 'trunc_ln332_1' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_25 : Operation 285 [3/3] (0.99ns) (grouped into DSP with root node add_ln338)   --->   "%mul_ln332 = mul i9 %trunc_ln332, i9 %trunc_ln332_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 285 'mul' 'mul_ln332' <Predicate = (!icmp_ln332)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 286 [1/1] (0.91ns)   --->   "%add_ln334_1 = add i35, i35 %indvar_flatten49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 286 'add' 'add_ln334_1' <Predicate = (!icmp_ln332)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 287 [1/1] (0.22ns)   --->   "%select_ln334_3 = select i1 %icmp_ln334, i35, i35 %add_ln334_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 287 'select' 'select_ln334_3' <Predicate = (!icmp_ln332)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 26 <SV = 13> <Delay = 0.99>
ST_26 : Operation 288 [2/3] (0.99ns) (grouped into DSP with root node add_ln338)   --->   "%mul_ln332 = mul i9 %trunc_ln332, i9 %trunc_ln332_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 288 'mul' 'mul_ln332' <Predicate = (!icmp_ln332)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 14> <Delay = 2.24>
ST_27 : Operation 289 [1/1] (0.00ns)   --->   "%ki_1 = phi i3, void %._crit_edge275.loopexit, i3 %select_ln334_2, void %.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 289 'phi' 'ki_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 290 [1/1] (0.00ns)   --->   "%wh_1 = phi i32, void %._crit_edge275.loopexit, i32 %add_ln336, void %.split4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 290 'phi' 'wh_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 291 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 291 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 292 [1/1] (0.27ns)   --->   "%select_ln332 = select i1 %icmp_ln334, i3, i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 292 'select' 'select_ln332' <Predicate = (!icmp_ln332)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 293 [1/3] (0.00ns) (grouped into DSP with root node add_ln338)   --->   "%mul_ln332 = mul i9 %trunc_ln332, i9 %trunc_ln332_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 293 'mul' 'mul_ln332' <Predicate = (!icmp_ln332)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln334_1)   --->   "%trunc_ln338 = trunc i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 294 'trunc' 'trunc_ln338' <Predicate = (!icmp_ln332 & !icmp_ln334)> <Delay = 0.00>
ST_27 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln334_1)   --->   "%select_ln332_2 = select i1 %icmp_ln334, i2, i2 %trunc_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 295 'select' 'select_ln332_2' <Predicate = (!icmp_ln332)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 296 [1/1] (0.85ns)   --->   "%icmp_ln336_1 = icmp_eq  i32 %wh_1, i32 %mul118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336]   --->   Operation 296 'icmp' 'icmp_ln336_1' <Predicate = (!icmp_ln332 & !icmp_ln334)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 297 [1/1] (0.27ns)   --->   "%select_ln332_3 = select i1 %icmp_ln334, i1 %icmp_ln336, i1 %icmp_ln336_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332]   --->   Operation 297 'select' 'select_ln332_3' <Predicate = (!icmp_ln332)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 298 [1/1] (0.57ns)   --->   "%add_ln334 = add i3, i3 %select_ln332" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 298 'add' 'add_ln334' <Predicate = (!icmp_ln332)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node select_ln334)   --->   "%or_ln334 = or i1 %select_ln332_3, i1 %icmp_ln334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 299 'or' 'or_ln334' <Predicate = (!icmp_ln332)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 300 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln334 = select i1 %or_ln334, i32, i32 %wh_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 300 'select' 'select_ln334' <Predicate = (!icmp_ln332)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node select_ln334_1)   --->   "%trunc_ln338_1 = trunc i3 %add_ln334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 301 'trunc' 'trunc_ln338_1' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_27 : Operation 302 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln334_1 = select i1 %select_ln332_3, i2 %trunc_ln338_1, i2 %select_ln332_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 302 'select' 'select_ln334_1' <Predicate = (!icmp_ln332)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 303 [1/1] (0.27ns)   --->   "%select_ln334_2 = select i1 %select_ln332_3, i3 %add_ln334, i3 %select_ln332" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 303 'select' 'select_ln334_2' <Predicate = (!icmp_ln332)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%empty_79 = trunc i32 %select_ln334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334]   --->   Operation 304 'trunc' 'empty_79' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_27 : Operation 305 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln338 = add i9 %empty_79, i9 %mul_ln332" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 305 'add' 'add_ln338' <Predicate = (!icmp_ln332)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 306 [1/1] (0.88ns)   --->   "%add_ln336 = add i32, i32 %select_ln334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336]   --->   Operation 306 'add' 'add_ln336' <Predicate = (!icmp_ln332)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 15> <Delay = 1.80>
ST_28 : Operation 307 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln338 = add i9 %empty_79, i9 %mul_ln332" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 307 'add' 'add_ln338' <Predicate = (!icmp_ln332)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i9 %add_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 308 'zext' 'zext_ln338' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_28 : Operation 309 [1/1] (0.00ns)   --->   "%output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 309 'getelementptr' 'output_l1_0_addr_2' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_28 : Operation 310 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 310 'load' 'output_l1_0_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 311 [1/1] (0.00ns)   --->   "%output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 311 'getelementptr' 'output_l1_1_addr_2' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_28 : Operation 312 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 312 'load' 'output_l1_1_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 313 [1/1] (0.00ns)   --->   "%output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 313 'getelementptr' 'output_l1_2_addr_2' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_28 : Operation 314 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 314 'load' 'output_l1_2_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 315 [1/1] (0.00ns)   --->   "%output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 315 'getelementptr' 'output_l1_3_addr_2' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_28 : Operation 316 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 316 'load' 'output_l1_3_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 29 <SV = 16> <Delay = 3.14>
ST_29 : Operation 317 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_332_10_VITIS_LOOP_334_11_VITIS_LOOP_336_12_str"   --->   Operation 317 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 318 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 318 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 319 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 319 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_334_11_VITIS_LOOP_336_12_str"   --->   Operation 320 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 321 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 321 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 322 [1/1] (0.00ns)   --->   "%specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336]   --->   Operation 322 'specloopname' 'specloopname_ln336' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 323 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 323 'load' 'output_l1_0_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 324 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 324 'load' 'output_l1_1_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 325 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 325 'load' 'output_l1_2_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 326 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 326 'load' 'output_l1_3_load' <Predicate = (!icmp_ln332)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 327 [1/1] (0.39ns)   --->   "%p_Repl2_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load, i32 %output_l1_1_load, i32 %output_l1_2_load, i32 %output_l1_3_load, i2 %select_ln334_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 327 'mux' 'p_Repl2_s' <Predicate = (!icmp_ln332)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 328 [1/1] (0.00ns)   --->   "%p_Repl2_cast = zext i32 %p_Repl2_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338]   --->   Operation 328 'zext' 'p_Repl2_cast' <Predicate = (!icmp_ln332)> <Delay = 0.00>
ST_29 : Operation 329 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %p_Repl2_cast"   --->   Operation 329 'write' 'write_ln543' <Predicate = (!icmp_ln332)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_29 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 330 'br' 'br_ln0' <Predicate = (!icmp_ln332)> <Delay = 0.00>

State 30 <SV = 15> <Delay = 0.00>
ST_30 : Operation 331 [1/1] (0.00ns)   --->   "%ret_ln355 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:355]   --->   Operation 331 'ret' 'ret_ln355' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [33]  (1.6 ns)

 <State 2>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [35]  (1.6 ns)

 <State 3>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [37]  (1.6 ns)

 <State 4>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [40]  (1.6 ns)

 <State 5>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [42]  (1.6 ns)

 <State 6>: 1.43ns
The critical path consists of the following:
	'phi' operation ('ki', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242) with incoming values : ('add_ln242', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242) [50]  (0 ns)
	'icmp' operation ('icmp_ln242', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:242) [58]  (0.5 ns)
	'select' operation ('select_ln240', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:240) [59]  (0.278 ns)
	blocking operation 0.656 ns on control path)

 <State 7>: 2.76ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [65]  (1.6 ns)
	'store' operation ('store_ln244', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:244) of variable 'trunc_ln708' on array 'bias_l1_1' [75]  (1.16 ns)

 <State 8>: 6.34ns
The critical path consists of the following:
	'mul' operation ('tmp') [89]  (3.17 ns)
	'mul' operation ('mul41') [91]  (3.17 ns)

 <State 9>: 0.981ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247) with incoming values : ('add_ln247', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247) [94]  (0 ns)
	'add' operation ('add_ln247', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:247) [97]  (0.88 ns)
	blocking operation 0.101 ns on control path)

 <State 10>: 2.76ns
The critical path consists of the following:
	fifo read on port 'weight_in_V' [102]  (1.6 ns)
	'store' operation ('store_ln250', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:250) of variable 'trunc_ln708_1' on array 'weight_l2_2' [113]  (1.16 ns)

 <State 11>: 6.29ns
The critical path consists of the following:
	'mul' operation ('mul55') [128]  (3.17 ns)
	'mul' operation ('bound15') [134]  (3.12 ns)

 <State 12>: 2.72ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255) with incoming values : ('select_ln255_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255) [140]  (0 ns)
	'icmp' operation ('icmp_ln255', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255) [150]  (0.934 ns)
	'select' operation ('select_ln253', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253) [151]  (0.278 ns)
	'add' operation ('add_ln255', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255) [161]  (0.572 ns)
	'select' operation ('select_ln255_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:255) [166]  (0.278 ns)
	blocking operation 0.656 ns on control path)

 <State 13>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[173] ('mul_ln253', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253) [155]  (0.996 ns)

 <State 14>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[173] ('mul_ln253', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:253) [155]  (0 ns)
	'add' operation of DSP[173] ('add_ln261', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261) [173]  (0.645 ns)

 <State 15>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [170]  (1.6 ns)
	'store' operation ('store_ln261', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:261) of variable 'trunc_ln708_2' on array 'data_l2_1' [184]  (1.16 ns)

 <State 16>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul_ln266', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266) [199]  (3.17 ns)

 <State 17>: 6.29ns
The critical path consists of the following:
	'mul' operation ('mul118') [278]  (3.17 ns)
	'mul' operation ('bound54') [284]  (3.12 ns)

 <State 18>: 1.46ns
The critical path consists of the following:
	'mul' operation ('mul_ln266_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266) [220]  (1.46 ns)

 <State 19>: 3.8ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277) with incoming values : ('select_ln277_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277) [238]  (0 ns)
	'add' operation ('add_ln277_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277) [249]  (0.88 ns)
	'select' operation ('select_ln277_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277) [250]  (0.227 ns)
	'add' operation of DSP[257] ('add_ln277', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277) [252]  (1.7 ns)
	'mul' operation of DSP[257] ('mul_ln277', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277) [253]  (0.996 ns)

 <State 20>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[257] ('mul_ln277', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277) [253]  (0.996 ns)

 <State 21>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[257] ('mul_ln277', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277) [253]  (0 ns)
	'add' operation of DSP[257] ('add93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277) [257]  (0.645 ns)

 <State 22>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[257] ('add93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:277) [257]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:287) [259]  (0 ns)
	'store' operation ('store_ln288', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:288) of variable 'conv88', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:266 on array 'output_l1_0' [260]  (1.16 ns)

 <State 23>: 0.868ns
The critical path consists of the following:
	'add' operation ('co', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:269) [275]  (0.868 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 2.21ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334) with incoming values : ('select_ln334_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334) [290]  (0 ns)
	'icmp' operation ('icmp_ln334', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334) [300]  (0.934 ns)
	'select' operation ('select_ln332_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332) [303]  (0.276 ns)
	'mul' operation of DSP[321] ('mul_ln332', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332) [305]  (0.996 ns)

 <State 26>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[321] ('mul_ln332', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332) [305]  (0.996 ns)

 <State 27>: 2.24ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338) with incoming values : ('add_ln336', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336) [292]  (0 ns)
	'icmp' operation ('icmp_ln336_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336) [309]  (0.859 ns)
	'select' operation ('select_ln332_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:332) [310]  (0.278 ns)
	'or' operation ('or_ln334', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334) [313]  (0 ns)
	'select' operation ('select_ln334', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:334) [314]  (0.227 ns)
	'add' operation ('add_ln336', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:336) [334]  (0.88 ns)

 <State 28>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[321] ('add_ln338', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338) [321]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338) [323]  (0 ns)
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338) on array 'output_l1_0' [324]  (1.16 ns)

 <State 29>: 3.15ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338) on array 'output_l1_0' [324]  (1.16 ns)
	'mux' operation ('__Repl2__', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:338) [331]  (0.393 ns)
	fifo write on port 'conv_out_V' [333]  (1.6 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
