<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>LDPCdecoder_v2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">m00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ACLK.ASSOCIATED_BUSIF">m01_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ACLK.ASSOCIATED_RESET">m01_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_BUSIF">s00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ACLK.ASSOCIATED_BUSIF">s01_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ACLK.ASSOCIATED_RESET">s01_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>LDPCdecoder_top_v2_wrp</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_sd_fec_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axis_register_slice_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4e59e98c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>LDPCdecoder_top_v2_wrp</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_sd_fec_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axis_register_slice_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a76beb05</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>LDPCdecoder_top_v2_wrp</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_sd_fec_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_axis_register_slice_1_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9014142e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>LDPCdecoder_top_v2_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>40b4aeeb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bb8a236f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>coreClk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>triggerIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>triggerOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sd_fec_0/sd_fec_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_LDPCtop/b5_LDPCblock</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_register_slice_0/axis_register_slice_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_LDPCtop/B4_REG1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_register_slice_1/axis_register_slice_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_LDPCtop/B4_REG2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIFO_deinterleaving/FIFO_deinterleaving.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_LDPCtop/b2_FIFO_Re</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LDPCdecoder_AXI_LITE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LDPCdecoder_top_v2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LDPCdecoder_top_v2_wrp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2d48d0bc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_sd_fec_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="sd_fec" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axis_register_slice_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_register_slice" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/sd_fec_0/sd_fec_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_LDPCtop/b5_LDPCblock</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_register_slice_0/axis_register_slice_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_LDPCtop/B4_REG1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_register_slice_1/axis_register_slice_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_LDPCtop/B4_REG2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIFO_deinterleaving/FIFO_deinterleaving.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_LDPCtop/b2_FIFO_Re</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LDPCdecoder_AXI_LITE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LDPCdecoder_top_v2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LDPCdecoder_top_v2_wrp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_sd_fec_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="sd_fec" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axis_register_slice_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_register_slice" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axis_register_slice_0/axis_register_slice_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_LDPCtop/B4_REG1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axis_register_slice_1/axis_register_slice_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_LDPCtop/B4_REG2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_sd_fec_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="sd_fec" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_axis_register_slice_1_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axis_register_slice" xilinx:version="1.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/sd_fec_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/LDPCdecoder_top_v2_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/LDPCdecoder_v2_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bb8a236f</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>LDPCdecoder_v2</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M01 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M01_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">LDPCdecoder_top_v2_wrp_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>LDPCdecoder_v2</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>15</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:LDPCdecoder_top_v2_wrp:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2024-05-10T14:57:09Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81c3822_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd191e6_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c16a04_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68909d8d_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247d169f_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e547ace_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792ac326_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5791292a_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2283341a_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79977385_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59169df3_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d9ac94_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602377da_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e12a4c_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c84e5f9_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e433266_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc7e007_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f28f25d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602e6f24_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136d662a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78feeced_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de4b118_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@574e3df7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fb8a16_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a709f7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a36d516_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1597b71f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e64a6eb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8cba3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791b93_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708a5e10_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa40d8f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3a2116_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e313f10_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1201300d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2befa3be_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9633c10_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b9100c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc29468_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc428d0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680267bf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f348cf8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ad3a74c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313c7542_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3812c3a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f21e909_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6626226e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397e4579_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56512692_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d27464c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff7425f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107fb0d9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebf5daa_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d120e5c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a67f83_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b7526d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1727ffc9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a2a3e50_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b22ded_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af9389b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7277c02a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38649869_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33701ee9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fc17972_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb96871_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d59106_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e48ae03_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13558ff3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27961ab6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f4109a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb68d39_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46eea30d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1424a6fb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0b925_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610458c1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ce1a3c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4f5fcd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d665740_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40fb468c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e24945f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d7ea03c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577179f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c6e30d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675bb352_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecf7d8e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b2e0475_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60974e69_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3b2cbb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e9ef3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e19b69_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1691b6f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56daa3a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225cd1b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb5b5da_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335ca4e9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b39cc60_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3da9dc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229b7bf_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6989b774_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e88c3b0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ed8dfc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2628bd17_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30ba50b0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ec96e8b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ae3765e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628527a8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da8fa00_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513134a9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e4c8580_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc13b4d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a18d1f5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f76af83_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a48bc3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72eae483_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a8f59f4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df3af7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191622bb_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e26dcfd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238a8836_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553c7442_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_3_3/IP_REPO_SUB6_./LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee57929_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a872db_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3caa32_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66756acb_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ed16e2d_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ddbab7_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397b6bd4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2328b347_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747ce2c5_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@465694b7_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5f16d2_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b4452f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c2d263_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c2e05d_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d498213_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4716fe0f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa63847_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62729408_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4feca_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b993248_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560a5e4f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25523c6f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db32808_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4047676f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a72374f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50551a6_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba843bc_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe69bd5_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fc476f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e1443c6_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c19412b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33eeac02_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3080fcee_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254d472_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c575d3_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1bede1_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675d42f9_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e669cd_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504e5e0c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4122884d_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77db3198_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738b5763_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79431066_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76222f24_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590a836c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c6d0bb_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bf8ed_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dbc1f0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41130fab_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c3e02f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4d8c25_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6283cd9e_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bf10f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53e3b26c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cec9eae_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45459c86_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d53626_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e21b295_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33aacbd5_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d46c269_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4494f5_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b82d318_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ebe1bd_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c6019_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@358b6dca_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64908206_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3503cc91_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1f7461_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@371b36b0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9e1af3_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c2c3c7_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59444f0a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@721028be_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59d25ee4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2951cd48_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efc47ea_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71294eaf_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6c391e_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af841e_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2355cf84_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106e6c3f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8d7cf4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74966e3c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcae318_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f22508a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458913d5_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc56001_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb889b4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59817163_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c6758_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1dbe95_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1146c3_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f25b05_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b94d3dc_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f659b8_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c2fa8f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7afd914_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126a3d9e_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a83f9df_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c31b80_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50282dd1_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a470191_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425a3d6e_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e98f481_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2825d549_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456f904a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1b4546_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58cee1e4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cfdffba_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134c306c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1730b830_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e98723b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cb0a49_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579af8de_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e853280_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35cec37c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441e7528_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d6cadb_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de08997_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52801230_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1059ca7b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b63e40b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f227e18_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b88c5a5_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66585736_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0efc8e_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4adf757c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45345113_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eea48ac_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de242c0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2408c64e_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f05cc12_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10288ea9_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f58be6b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@303ed7ee_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de30cf4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668dcf25_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1af76c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761d26e3_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f37f00_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779ec9e6_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e7d89a0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4506ae48_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2096cc79_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca0ef4b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bba88cd_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@163b7b98_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54173ead_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3583b5ce_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e7981c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7280b03a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484ecb6a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30aed74a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125415ac_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b4cefa_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8f1355_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca9cc02_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c9a8f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528f6109_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3d366d_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b23b666_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4641319d_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f675f30_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601718c0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312430da_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6636c4a0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e2acbc_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a101ca_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@222c07d9_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa3cd10_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ba7ae8_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596868b4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae51487_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ec85a0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e4c83f2_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284327c4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73389498_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a70bcab_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8a45b0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa18cb6_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3ee056_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139aef43_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eeacb2b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b0491f0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae9cd22_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1980101a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10f0fe24_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188e4a0f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f033be_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73916ad6_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727a11df_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c8ef3_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bb9cc_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e535f74_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13634282_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e5a39_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3081e809_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cf181c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@532761d_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684b7b95_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d32b0d4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47af72ed_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa7b2b3_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7440cdfb_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f27035b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d58d8f2_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe09658_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@793fe55b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a25c45_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375dcae0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119bffd3_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250e5cf0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0785e1_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f107c73_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744dfcdb_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6601f007_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404fafe_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e5ec16_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365bbc85_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7304e0b6_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@551eff66_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e950c3a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54adb20f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d115f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740352a2_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39db6903_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2cc287_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5abf9ca2_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b62c7ea_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7899727_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e755c9_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cde9650_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e97072_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1847f725_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74be2190_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dadf7b7_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62564a23_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3befa547_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4417fedb_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60250c0b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4961d50_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ecdf18_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337046c0_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39979c_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3776c7fb_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d95a5f8_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d04894f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79319d83_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7097e522_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bf7bfa5_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49f44ccf_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395201a4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2f410_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6292c2e1_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529472cc_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655157f3_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4ca3eb_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790b8dda_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792cd0b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f6db96_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a79e48a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f8c8a5_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d11fa35_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ceb1dba_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797f37ae_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f4a2f4_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a681fbe_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@676d7137_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d085fa_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112f88a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a76479f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a5bd9b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52fa1a55_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3c0441_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7c02f6_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b79f0f_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56c38559_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de9cea2_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf2f421_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d3d5ba_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d041c57_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b9521b_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98e5108_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6457b4f1_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b334584_ARCHIVE_LOCATION">/home/./Documents/PROJECT_MULTIBAND/VIVADO/IP_REPO/LDPC_DECODER_V2_5G_IP</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="04866b76"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871c369d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="99956ac1"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7702b43b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7b59bcb7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="959b1697"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
