#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 27 00:08:20 2021
# Process ID: 23116
# Current directory: D:/AGH/AGH_sem6/SR/Procesor_lab/processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7736 D:\AGH\AGH_sem6\SR\Procesor_lab\processor\processor.xpr
# Log file: D:/AGH/AGH_sem6/SR/Procesor_lab/processor/vivado.log
# Journal file: D:/AGH/AGH_sem6/SR/Procesor_lab/processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 696.707 ; gain = 89.707
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 27 00:09:07 2021...
in 'D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_processor' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_processor_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module equal_0
INFO: [VRFC 10-311] analyzing module sum
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/imports/Procesor_lab/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/imports/Procesor_lab/i_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/jump_cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump_cond
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sim_1/new/testbench_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_processor
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto bc1b077387084fe8a48cbc1b47903ef7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_processor_behav xil_defaultlib.testbench_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'cmp_res' [D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/processor.v:163]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.multiplexer
Compiling module xil_defaultlib.equal_0
Compiling module xil_defaultlib.sum
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.jump_cond
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.testbench_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_processor_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_processor_behav -key {Behavioral:sim_1:Functional:testbench_processor} -tclbatch {testbench_processor.tcl} -view {D:/AGH/AGH_sem6/SR/Procesor_lab/processor/ALU_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config D:/AGH/AGH_sem6/SR/Procesor_lab/processor/ALU_test_behav.wcfg
source testbench_processor.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_processor_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 730.660 ; gain = 51.617
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 27 00:09:06 2021...
