<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Line Coverage for Module : tx_dequeue</title>
<link type="text/css" rel="stylesheet" href=".urg.css">
<script type="text/javascript" src=".sortable.js"></script></head>
<body><center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="modlist.html#tag_tx_dequeue" >tx_dequeue</a></span>
<br clear=all>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>PATH</td></tr><tr>
<td class="s5 cl rt"> 50.29</td>
<td class="s7 cl rt"><a href="mod2_Line.html" > 75.24</a></td>
<td class="s4 cl rt"><a href="mod2_Cond.html" > 44.44</a></td>
<td class="s9 cl rt"><a href="mod2_Toggle.html" > 92.23</a></td>
<td class="s3 cl rt"><a href="mod2_FSM.html" > 37.50</a></td>
<td class="s5 cl rt"><a href="mod2_Branch.html" > 52.17</a></td>
<td class="s0 cl rt"><a href="mod2_Path.html" >  0.16</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="file:///home/sf100212/SV_Project/sim/verilog/../../rtl/verilog/tx_dequeue.v" >/home/sf100212/SV_Project/sim/verilog/../../rtl/verilog/tx_dequeue.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sml">
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>PATH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.29</td>
<td class="s7 cl rt"><a href="mod2_Line.html" > 75.24</a></td>
<td class="s4 cl rt"><a href="mod2_Cond.html" > 44.44</a></td>
<td class="s9 cl rt"><a href="mod2_Toggle.html" > 92.23</a></td>
<td class="s3 cl rt"><a href="mod2_FSM.html" > 37.50</a></td>
<td class="s5 cl rt"><a href="mod2_Branch.html" > 52.17</a></td>
<td class="s0 cl rt"><a href="mod2_Path.html" >  0.16</a></td>
<td><a href="mod2_2.html" >tb.dut.tx_dq0</a></td>
</tr></table></div>
<br clear=all>
<hr>
Line Coverage for Module : <a href="mod2.html" >tx_dequeue</a><br clear=all>
<table class="rt">
<col width="122">
<col span="4" width="82">
<tr><th><th>Line No.<th>Total<th>Covered<th>Percent
<tr class="s7"><td class="lf">TOTAL<td><td>311<td>234<td>75.24
<tr class="s10"><td class="lf">ROUTINE<td>40<td>35<td>35<td>100.00
<tr class="s10"><td class="lf">ROUTINE<td>40<td>35<td>35<td>100.00
<tr class="s10"><td class="lf">ROUTINE<td>43<td>2<td>2<td>100.00
<tr class="s10"><td class="lf">ROUTINE<td>54<td>2<td>2<td>100.00
<tr class="s10"><td class="lf">ROUTINE<td>65<td>2<td>2<td>100.00
<tr class="s6"><td class="lf">ALWAYS<td>183<td>11<td>7<td>63.64
<tr class="s9"><td class="lf">ALWAYS<td>224<td>33<td>30<td>90.91
<tr class="s5"><td class="lf">ALWAYS<td>303<td>119<td>70<td>58.82
<tr class="s10"><td class="lf">ALWAYS<td>698<td>3<td>3<td>100.00
<tr class="s4"><td class="lf">ALWAYS<td>711<td>34<td>14<td>41.18
<tr class="s9"><td class="lf">ALWAYS<td>828<td>35<td>34<td>97.14
</table>
<pre class="code"><br clear=all>
FILE: /home/sf100212/SV_Project/sim/verilog/../../rtl/include/CRC32_D64.v
39                      
40         1/1              D = Data;
41         1/1              C = CRC;
42                      
43         1/1              NewCRC[0] = D[63] ^ D[61] ^ D[60] ^ D[58] ^ D[55] ^ D[54] ^ D[53] ^ 
44                                      D[50] ^ D[48] ^ D[47] ^ D[45] ^ D[44] ^ D[37] ^ D[34] ^ 
45                                      D[32] ^ D[31] ^ D[30] ^ D[29] ^ D[28] ^ D[26] ^ D[25] ^ 
46                                      D[24] ^ D[16] ^ D[12] ^ D[10] ^ D[9] ^ D[6] ^ D[0] ^ 
47                                      C[0] ^ C[2] ^ C[5] ^ C[12] ^ C[13] ^ C[15] ^ C[16] ^ 
48                                      C[18] ^ C[21] ^ C[22] ^ C[23] ^ C[26] ^ C[28] ^ C[29] ^ 
49                                      C[31];
50         1/1              NewCRC[1] = D[63] ^ D[62] ^ D[60] ^ D[59] ^ D[58] ^ D[56] ^ D[53] ^ 
51                                      D[51] ^ D[50] ^ D[49] ^ D[47] ^ D[46] ^ D[44] ^ D[38] ^ 
52                                      D[37] ^ D[35] ^ D[34] ^ D[33] ^ D[28] ^ D[27] ^ D[24] ^ 
53                                      D[17] ^ D[16] ^ D[13] ^ D[12] ^ D[11] ^ D[9] ^ D[7] ^ 
54                                      D[6] ^ D[1] ^ D[0] ^ C[1] ^ C[2] ^ C[3] ^ C[5] ^ C[6] ^ 
55                                      C[12] ^ C[14] ^ C[15] ^ C[17] ^ C[18] ^ C[19] ^ C[21] ^ 
56                                      C[24] ^ C[26] ^ C[27] ^ C[28] ^ C[30] ^ C[31];
57         1/1              NewCRC[2] = D[59] ^ D[58] ^ D[57] ^ D[55] ^ D[53] ^ D[52] ^ D[51] ^ 
58                                      D[44] ^ D[39] ^ D[38] ^ D[37] ^ D[36] ^ D[35] ^ D[32] ^ 
59                                      D[31] ^ D[30] ^ D[26] ^ D[24] ^ D[18] ^ D[17] ^ D[16] ^ 
60                                      D[14] ^ D[13] ^ D[9] ^ D[8] ^ D[7] ^ D[6] ^ D[2] ^ 
61                                      D[1] ^ D[0] ^ C[0] ^ C[3] ^ C[4] ^ C[5] ^ C[6] ^ C[7] ^ 
62                                      C[12] ^ C[19] ^ C[20] ^ C[21] ^ C[23] ^ C[25] ^ C[26] ^ 
63                                      C[27];
64         1/1              NewCRC[3] = D[60] ^ D[59] ^ D[58] ^ D[56] ^ D[54] ^ D[53] ^ D[52] ^ 
65                                      D[45] ^ D[40] ^ D[39] ^ D[38] ^ D[37] ^ D[36] ^ D[33] ^ 
66                                      D[32] ^ D[31] ^ D[27] ^ D[25] ^ D[19] ^ D[18] ^ D[17] ^ 
67                                      D[15] ^ D[14] ^ D[10] ^ D[9] ^ D[8] ^ D[7] ^ D[3] ^ 
68                                      D[2] ^ D[1] ^ C[0] ^ C[1] ^ C[4] ^ C[5] ^ C[6] ^ C[7] ^ 
69                                      C[8] ^ C[13] ^ C[20] ^ C[21] ^ C[22] ^ C[24] ^ C[26] ^ 
70                                      C[27] ^ C[28];
71         1/1              NewCRC[4] = D[63] ^ D[59] ^ D[58] ^ D[57] ^ D[50] ^ D[48] ^ D[47] ^ 
72                                      D[46] ^ D[45] ^ D[44] ^ D[41] ^ D[40] ^ D[39] ^ D[38] ^ 
73                                      D[33] ^ D[31] ^ D[30] ^ D[29] ^ D[25] ^ D[24] ^ D[20] ^ 
74                                      D[19] ^ D[18] ^ D[15] ^ D[12] ^ D[11] ^ D[8] ^ D[6] ^ 
75                                      D[4] ^ D[3] ^ D[2] ^ D[0] ^ C[1] ^ C[6] ^ C[7] ^ C[8] ^ 
76                                      C[9] ^ C[12] ^ C[13] ^ C[14] ^ C[15] ^ C[16] ^ C[18] ^ 
77                                      C[25] ^ C[26] ^ C[27] ^ C[31];
78         1/1              NewCRC[5] = D[63] ^ D[61] ^ D[59] ^ D[55] ^ D[54] ^ D[53] ^ D[51] ^ 
79                                      D[50] ^ D[49] ^ D[46] ^ D[44] ^ D[42] ^ D[41] ^ D[40] ^ 
80                                      D[39] ^ D[37] ^ D[29] ^ D[28] ^ D[24] ^ D[21] ^ D[20] ^ 
81                                      D[19] ^ D[13] ^ D[10] ^ D[7] ^ D[6] ^ D[5] ^ D[4] ^ 
82                                      D[3] ^ D[1] ^ D[0] ^ C[5] ^ C[7] ^ C[8] ^ C[9] ^ C[10] ^ 
83                                      C[12] ^ C[14] ^ C[17] ^ C[18] ^ C[19] ^ C[21] ^ C[22] ^ 
84                                      C[23] ^ C[27] ^ C[29] ^ C[31];
85         1/1              NewCRC[6] = D[62] ^ D[60] ^ D[56] ^ D[55] ^ D[54] ^ D[52] ^ D[51] ^ 
86                                      D[50] ^ D[47] ^ D[45] ^ D[43] ^ D[42] ^ D[41] ^ D[40] ^ 
87                                      D[38] ^ D[30] ^ D[29] ^ D[25] ^ D[22] ^ D[21] ^ D[20] ^ 
88                                      D[14] ^ D[11] ^ D[8] ^ D[7] ^ D[6] ^ D[5] ^ D[4] ^ 
89                                      D[2] ^ D[1] ^ C[6] ^ C[8] ^ C[9] ^ C[10] ^ C[11] ^ 
90                                      C[13] ^ C[15] ^ C[18] ^ C[19] ^ C[20] ^ C[22] ^ C[23] ^ 
91                                      C[24] ^ C[28] ^ C[30];
92         1/1              NewCRC[7] = D[60] ^ D[58] ^ D[57] ^ D[56] ^ D[54] ^ D[52] ^ D[51] ^ 
93                                      D[50] ^ D[47] ^ D[46] ^ D[45] ^ D[43] ^ D[42] ^ D[41] ^ 
94                                      D[39] ^ D[37] ^ D[34] ^ D[32] ^ D[29] ^ D[28] ^ D[25] ^ 
95                                      D[24] ^ D[23] ^ D[22] ^ D[21] ^ D[16] ^ D[15] ^ D[10] ^ 
96                                      D[8] ^ D[7] ^ D[5] ^ D[3] ^ D[2] ^ D[0] ^ C[0] ^ C[2] ^ 
97                                      C[5] ^ C[7] ^ C[9] ^ C[10] ^ C[11] ^ C[13] ^ C[14] ^ 
98                                      C[15] ^ C[18] ^ C[19] ^ C[20] ^ C[22] ^ C[24] ^ C[25] ^ 
99                                      C[26] ^ C[28];
100        1/1              NewCRC[8] = D[63] ^ D[60] ^ D[59] ^ D[57] ^ D[54] ^ D[52] ^ D[51] ^ 
101                                     D[50] ^ D[46] ^ D[45] ^ D[43] ^ D[42] ^ D[40] ^ D[38] ^ 
102                                     D[37] ^ D[35] ^ D[34] ^ D[33] ^ D[32] ^ D[31] ^ D[28] ^ 
103                                     D[23] ^ D[22] ^ D[17] ^ D[12] ^ D[11] ^ D[10] ^ D[8] ^ 
104                                     D[4] ^ D[3] ^ D[1] ^ D[0] ^ C[0] ^ C[1] ^ C[2] ^ C[3] ^ 
105                                     C[5] ^ C[6] ^ C[8] ^ C[10] ^ C[11] ^ C[13] ^ C[14] ^ 
106                                     C[18] ^ C[19] ^ C[20] ^ C[22] ^ C[25] ^ C[27] ^ C[28] ^ 
107                                     C[31];
108        1/1              NewCRC[9] = D[61] ^ D[60] ^ D[58] ^ D[55] ^ D[53] ^ D[52] ^ D[51] ^ 
109                                     D[47] ^ D[46] ^ D[44] ^ D[43] ^ D[41] ^ D[39] ^ D[38] ^ 
110                                     D[36] ^ D[35] ^ D[34] ^ D[33] ^ D[32] ^ D[29] ^ D[24] ^ 
111                                     D[23] ^ D[18] ^ D[13] ^ D[12] ^ D[11] ^ D[9] ^ D[5] ^ 
112                                     D[4] ^ D[2] ^ D[1] ^ C[0] ^ C[1] ^ C[2] ^ C[3] ^ C[4] ^ 
113                                     C[6] ^ C[7] ^ C[9] ^ C[11] ^ C[12] ^ C[14] ^ C[15] ^ 
114                                     C[19] ^ C[20] ^ C[21] ^ C[23] ^ C[26] ^ C[28] ^ C[29];
115        1/1              NewCRC[10] = D[63] ^ D[62] ^ D[60] ^ D[59] ^ D[58] ^ D[56] ^ D[55] ^ 
116                                      D[52] ^ D[50] ^ D[42] ^ D[40] ^ D[39] ^ D[36] ^ D[35] ^ 
117                                      D[33] ^ D[32] ^ D[31] ^ D[29] ^ D[28] ^ D[26] ^ D[19] ^ 
118                                      D[16] ^ D[14] ^ D[13] ^ D[9] ^ D[5] ^ D[3] ^ D[2] ^ 
119                                      D[0] ^ C[0] ^ C[1] ^ C[3] ^ C[4] ^ C[7] ^ C[8] ^ C[10] ^ 
120                                      C[18] ^ C[20] ^ C[23] ^ C[24] ^ C[26] ^ C[27] ^ C[28] ^ 
121                                      C[30] ^ C[31];
122        1/1              NewCRC[11] = D[59] ^ D[58] ^ D[57] ^ D[56] ^ D[55] ^ D[54] ^ D[51] ^ 
123                                      D[50] ^ D[48] ^ D[47] ^ D[45] ^ D[44] ^ D[43] ^ D[41] ^ 
124                                      D[40] ^ D[36] ^ D[33] ^ D[31] ^ D[28] ^ D[27] ^ D[26] ^ 
125                                      D[25] ^ D[24] ^ D[20] ^ D[17] ^ D[16] ^ D[15] ^ D[14] ^ 
126                                      D[12] ^ D[9] ^ D[4] ^ D[3] ^ D[1] ^ D[0] ^ C[1] ^ C[4] ^ 
127                                      C[8] ^ C[9] ^ C[11] ^ C[12] ^ C[13] ^ C[15] ^ C[16] ^ 
128                                      C[18] ^ C[19] ^ C[22] ^ C[23] ^ C[24] ^ C[25] ^ C[26] ^ 
129                                      C[27];
130        1/1              NewCRC[12] = D[63] ^ D[61] ^ D[59] ^ D[57] ^ D[56] ^ D[54] ^ D[53] ^ 
131                                      D[52] ^ D[51] ^ D[50] ^ D[49] ^ D[47] ^ D[46] ^ D[42] ^ 
132                                      D[41] ^ D[31] ^ D[30] ^ D[27] ^ D[24] ^ D[21] ^ D[18] ^ 
133                                      D[17] ^ D[15] ^ D[13] ^ D[12] ^ D[9] ^ D[6] ^ D[5] ^ 
134                                      D[4] ^ D[2] ^ D[1] ^ D[0] ^ C[9] ^ C[10] ^ C[14] ^ 
135                                      C[15] ^ C[17] ^ C[18] ^ C[19] ^ C[20] ^ C[21] ^ C[22] ^ 
136                                      C[24] ^ C[25] ^ C[27] ^ C[29] ^ C[31];
137        1/1              NewCRC[13] = D[62] ^ D[60] ^ D[58] ^ D[57] ^ D[55] ^ D[54] ^ D[53] ^ 
138                                      D[52] ^ D[51] ^ D[50] ^ D[48] ^ D[47] ^ D[43] ^ D[42] ^ 
139                                      D[32] ^ D[31] ^ D[28] ^ D[25] ^ D[22] ^ D[19] ^ D[18] ^ 
140                                      D[16] ^ D[14] ^ D[13] ^ D[10] ^ D[7] ^ D[6] ^ D[5] ^ 
141                                      D[3] ^ D[2] ^ D[1] ^ C[0] ^ C[10] ^ C[11] ^ C[15] ^ 
142                                      C[16] ^ C[18] ^ C[19] ^ C[20] ^ C[21] ^ C[22] ^ C[23] ^ 
143                                      C[25] ^ C[26] ^ C[28] ^ C[30];
144        1/1              NewCRC[14] = D[63] ^ D[61] ^ D[59] ^ D[58] ^ D[56] ^ D[55] ^ D[54] ^ 
145                                      D[53] ^ D[52] ^ D[51] ^ D[49] ^ D[48] ^ D[44] ^ D[43] ^ 
146                                      D[33] ^ D[32] ^ D[29] ^ D[26] ^ D[23] ^ D[20] ^ D[19] ^ 
147                                      D[17] ^ D[15] ^ D[14] ^ D[11] ^ D[8] ^ D[7] ^ D[6] ^ 
148                                      D[4] ^ D[3] ^ D[2] ^ C[0] ^ C[1] ^ C[11] ^ C[12] ^ 
149                                      C[16] ^ C[17] ^ C[19] ^ C[20] ^ C[21] ^ C[22] ^ C[23] ^ 
150                                      C[24] ^ C[26] ^ C[27] ^ C[29] ^ C[31];
151        1/1              NewCRC[15] = D[62] ^ D[60] ^ D[59] ^ D[57] ^ D[56] ^ D[55] ^ D[54] ^ 
152                                      D[53] ^ D[52] ^ D[50] ^ D[49] ^ D[45] ^ D[44] ^ D[34] ^ 
153                                      D[33] ^ D[30] ^ D[27] ^ D[24] ^ D[21] ^ D[20] ^ D[18] ^ 
154                                      D[16] ^ D[15] ^ D[12] ^ D[9] ^ D[8] ^ D[7] ^ D[5] ^ 
155                                      D[4] ^ D[3] ^ C[1] ^ C[2] ^ C[12] ^ C[13] ^ C[17] ^ 
156                                      C[18] ^ C[20] ^ C[21] ^ C[22] ^ C[23] ^ C[24] ^ C[25] ^ 
157                                      C[27] ^ C[28] ^ C[30];
158        1/1              NewCRC[16] = D[57] ^ D[56] ^ D[51] ^ D[48] ^ D[47] ^ D[46] ^ D[44] ^ 
159                                      D[37] ^ D[35] ^ D[32] ^ D[30] ^ D[29] ^ D[26] ^ D[24] ^ 
160                                      D[22] ^ D[21] ^ D[19] ^ D[17] ^ D[13] ^ D[12] ^ D[8] ^ 
161                                      D[5] ^ D[4] ^ D[0] ^ C[0] ^ C[3] ^ C[5] ^ C[12] ^ C[14] ^ 
162                                      C[15] ^ C[16] ^ C[19] ^ C[24] ^ C[25];
163        1/1              NewCRC[17] = D[58] ^ D[57] ^ D[52] ^ D[49] ^ D[48] ^ D[47] ^ D[45] ^ 
164                                      D[38] ^ D[36] ^ D[33] ^ D[31] ^ D[30] ^ D[27] ^ D[25] ^ 
165                                      D[23] ^ D[22] ^ D[20] ^ D[18] ^ D[14] ^ D[13] ^ D[9] ^ 
166                                      D[6] ^ D[5] ^ D[1] ^ C[1] ^ C[4] ^ C[6] ^ C[13] ^ C[15] ^ 
167                                      C[16] ^ C[17] ^ C[20] ^ C[25] ^ C[26];
168        1/1              NewCRC[18] = D[59] ^ D[58] ^ D[53] ^ D[50] ^ D[49] ^ D[48] ^ D[46] ^ 
169                                      D[39] ^ D[37] ^ D[34] ^ D[32] ^ D[31] ^ D[28] ^ D[26] ^ 
170                                      D[24] ^ D[23] ^ D[21] ^ D[19] ^ D[15] ^ D[14] ^ D[10] ^ 
171                                      D[7] ^ D[6] ^ D[2] ^ C[0] ^ C[2] ^ C[5] ^ C[7] ^ C[14] ^ 
172                                      C[16] ^ C[17] ^ C[18] ^ C[21] ^ C[26] ^ C[27];
173        1/1              NewCRC[19] = D[60] ^ D[59] ^ D[54] ^ D[51] ^ D[50] ^ D[49] ^ D[47] ^ 
174                                      D[40] ^ D[38] ^ D[35] ^ D[33] ^ D[32] ^ D[29] ^ D[27] ^ 
175                                      D[25] ^ D[24] ^ D[22] ^ D[20] ^ D[16] ^ D[15] ^ D[11] ^ 
176                                      D[8] ^ D[7] ^ D[3] ^ C[0] ^ C[1] ^ C[3] ^ C[6] ^ C[8] ^ 
177                                      C[15] ^ C[17] ^ C[18] ^ C[19] ^ C[22] ^ C[27] ^ C[28];
178        1/1              NewCRC[20] = D[61] ^ D[60] ^ D[55] ^ D[52] ^ D[51] ^ D[50] ^ D[48] ^ 
179                                      D[41] ^ D[39] ^ D[36] ^ D[34] ^ D[33] ^ D[30] ^ D[28] ^ 
180                                      D[26] ^ D[25] ^ D[23] ^ D[21] ^ D[17] ^ D[16] ^ D[12] ^ 
181                                      D[9] ^ D[8] ^ D[4] ^ C[1] ^ C[2] ^ C[4] ^ C[7] ^ C[9] ^ 
182                                      C[16] ^ C[18] ^ C[19] ^ C[20] ^ C[23] ^ C[28] ^ C[29];
183        1/1              NewCRC[21] = D[62] ^ D[61] ^ D[56] ^ D[53] ^ D[52] ^ D[51] ^ D[49] ^ 
184                                      D[42] ^ D[40] ^ D[37] ^ D[35] ^ D[34] ^ D[31] ^ D[29] ^ 
185                                      D[27] ^ D[26] ^ D[24] ^ D[22] ^ D[18] ^ D[17] ^ D[13] ^ 
186                                      D[10] ^ D[9] ^ D[5] ^ C[2] ^ C[3] ^ C[5] ^ C[8] ^ C[10] ^ 
187                                      C[17] ^ C[19] ^ C[20] ^ C[21] ^ C[24] ^ C[29] ^ C[30];
188        1/1              NewCRC[22] = D[62] ^ D[61] ^ D[60] ^ D[58] ^ D[57] ^ D[55] ^ D[52] ^ 
189                                      D[48] ^ D[47] ^ D[45] ^ D[44] ^ D[43] ^ D[41] ^ D[38] ^ 
190                                      D[37] ^ D[36] ^ D[35] ^ D[34] ^ D[31] ^ D[29] ^ D[27] ^ 
191                                      D[26] ^ D[24] ^ D[23] ^ D[19] ^ D[18] ^ D[16] ^ D[14] ^ 
192                                      D[12] ^ D[11] ^ D[9] ^ D[0] ^ C[2] ^ C[3] ^ C[4] ^ 
193                                      C[5] ^ C[6] ^ C[9] ^ C[11] ^ C[12] ^ C[13] ^ C[15] ^ 
194                                      C[16] ^ C[20] ^ C[23] ^ C[25] ^ C[26] ^ C[28] ^ C[29] ^ 
195                                      C[30];
196        1/1              NewCRC[23] = D[62] ^ D[60] ^ D[59] ^ D[56] ^ D[55] ^ D[54] ^ D[50] ^ 
197                                      D[49] ^ D[47] ^ D[46] ^ D[42] ^ D[39] ^ D[38] ^ D[36] ^ 
198                                      D[35] ^ D[34] ^ D[31] ^ D[29] ^ D[27] ^ D[26] ^ D[20] ^ 
199                                      D[19] ^ D[17] ^ D[16] ^ D[15] ^ D[13] ^ D[9] ^ D[6] ^ 
200                                      D[1] ^ D[0] ^ C[2] ^ C[3] ^ C[4] ^ C[6] ^ C[7] ^ C[10] ^ 
201                                      C[14] ^ C[15] ^ C[17] ^ C[18] ^ C[22] ^ C[23] ^ C[24] ^ 
202                                      C[27] ^ C[28] ^ C[30];
203        1/1              NewCRC[24] = D[63] ^ D[61] ^ D[60] ^ D[57] ^ D[56] ^ D[55] ^ D[51] ^ 
204                                      D[50] ^ D[48] ^ D[47] ^ D[43] ^ D[40] ^ D[39] ^ D[37] ^ 
205                                      D[36] ^ D[35] ^ D[32] ^ D[30] ^ D[28] ^ D[27] ^ D[21] ^ 
206                                      D[20] ^ D[18] ^ D[17] ^ D[16] ^ D[14] ^ D[10] ^ D[7] ^ 
207                                      D[2] ^ D[1] ^ C[0] ^ C[3] ^ C[4] ^ C[5] ^ C[7] ^ C[8] ^ 
208                                      C[11] ^ C[15] ^ C[16] ^ C[18] ^ C[19] ^ C[23] ^ C[24] ^ 
209                                      C[25] ^ C[28] ^ C[29] ^ C[31];
210        1/1              NewCRC[25] = D[62] ^ D[61] ^ D[58] ^ D[57] ^ D[56] ^ D[52] ^ D[51] ^ 
211                                      D[49] ^ D[48] ^ D[44] ^ D[41] ^ D[40] ^ D[38] ^ D[37] ^ 
212                                      D[36] ^ D[33] ^ D[31] ^ D[29] ^ D[28] ^ D[22] ^ D[21] ^ 
213                                      D[19] ^ D[18] ^ D[17] ^ D[15] ^ D[11] ^ D[8] ^ D[3] ^ 
214                                      D[2] ^ C[1] ^ C[4] ^ C[5] ^ C[6] ^ C[8] ^ C[9] ^ C[12] ^ 
215                                      C[16] ^ C[17] ^ C[19] ^ C[20] ^ C[24] ^ C[25] ^ C[26] ^ 
216                                      C[29] ^ C[30];
217        1/1              NewCRC[26] = D[62] ^ D[61] ^ D[60] ^ D[59] ^ D[57] ^ D[55] ^ D[54] ^ 
218                                      D[52] ^ D[49] ^ D[48] ^ D[47] ^ D[44] ^ D[42] ^ D[41] ^ 
219                                      D[39] ^ D[38] ^ D[31] ^ D[28] ^ D[26] ^ D[25] ^ D[24] ^ 
220                                      D[23] ^ D[22] ^ D[20] ^ D[19] ^ D[18] ^ D[10] ^ D[6] ^ 
221                                      D[4] ^ D[3] ^ D[0] ^ C[6] ^ C[7] ^ C[9] ^ C[10] ^ C[12] ^ 
222                                      C[15] ^ C[16] ^ C[17] ^ C[20] ^ C[22] ^ C[23] ^ C[25] ^ 
223                                      C[27] ^ C[28] ^ C[29] ^ C[30];
224        1/1              NewCRC[27] = D[63] ^ D[62] ^ D[61] ^ D[60] ^ D[58] ^ D[56] ^ D[55] ^ 
225                                      D[53] ^ D[50] ^ D[49] ^ D[48] ^ D[45] ^ D[43] ^ D[42] ^ 
226                                      D[40] ^ D[39] ^ D[32] ^ D[29] ^ D[27] ^ D[26] ^ D[25] ^ 
227                                      D[24] ^ D[23] ^ D[21] ^ D[20] ^ D[19] ^ D[11] ^ D[7] ^ 
228                                      D[5] ^ D[4] ^ D[1] ^ C[0] ^ C[7] ^ C[8] ^ C[10] ^ C[11] ^ 
229                                      C[13] ^ C[16] ^ C[17] ^ C[18] ^ C[21] ^ C[23] ^ C[24] ^ 
230                                      C[26] ^ C[28] ^ C[29] ^ C[30] ^ C[31];
231        1/1              NewCRC[28] = D[63] ^ D[62] ^ D[61] ^ D[59] ^ D[57] ^ D[56] ^ D[54] ^ 
232                                      D[51] ^ D[50] ^ D[49] ^ D[46] ^ D[44] ^ D[43] ^ D[41] ^ 
233                                      D[40] ^ D[33] ^ D[30] ^ D[28] ^ D[27] ^ D[26] ^ D[25] ^ 
234                                      D[24] ^ D[22] ^ D[21] ^ D[20] ^ D[12] ^ D[8] ^ D[6] ^ 
235                                      D[5] ^ D[2] ^ C[1] ^ C[8] ^ C[9] ^ C[11] ^ C[12] ^ 
236                                      C[14] ^ C[17] ^ C[18] ^ C[19] ^ C[22] ^ C[24] ^ C[25] ^ 
237                                      C[27] ^ C[29] ^ C[30] ^ C[31];
238        1/1              NewCRC[29] = D[63] ^ D[62] ^ D[60] ^ D[58] ^ D[57] ^ D[55] ^ D[52] ^ 
239                                      D[51] ^ D[50] ^ D[47] ^ D[45] ^ D[44] ^ D[42] ^ D[41] ^ 
240                                      D[34] ^ D[31] ^ D[29] ^ D[28] ^ D[27] ^ D[26] ^ D[25] ^ 
241                                      D[23] ^ D[22] ^ D[21] ^ D[13] ^ D[9] ^ D[7] ^ D[6] ^ 
242                                      D[3] ^ C[2] ^ C[9] ^ C[10] ^ C[12] ^ C[13] ^ C[15] ^ 
243                                      C[18] ^ C[19] ^ C[20] ^ C[23] ^ C[25] ^ C[26] ^ C[28] ^ 
244                                      C[30] ^ C[31];
245        1/1              NewCRC[30] = D[63] ^ D[61] ^ D[59] ^ D[58] ^ D[56] ^ D[53] ^ D[52] ^ 
246                                      D[51] ^ D[48] ^ D[46] ^ D[45] ^ D[43] ^ D[42] ^ D[35] ^ 
247                                      D[32] ^ D[30] ^ D[29] ^ D[28] ^ D[27] ^ D[26] ^ D[24] ^ 
248                                      D[23] ^ D[22] ^ D[14] ^ D[10] ^ D[8] ^ D[7] ^ D[4] ^ 
249                                      C[0] ^ C[3] ^ C[10] ^ C[11] ^ C[13] ^ C[14] ^ C[16] ^ 
250                                      C[19] ^ C[20] ^ C[21] ^ C[24] ^ C[26] ^ C[27] ^ C[29] ^ 
251                                      C[31];
252        1/1              NewCRC[31] = D[62] ^ D[60] ^ D[59] ^ D[57] ^ D[54] ^ D[53] ^ D[52] ^ 
253                                      D[49] ^ D[47] ^ D[46] ^ D[44] ^ D[43] ^ D[36] ^ D[33] ^ 
254                                      D[31] ^ D[30] ^ D[29] ^ D[28] ^ D[27] ^ D[25] ^ D[24] ^ 
255                                      D[23] ^ D[15] ^ D[11] ^ D[9] ^ D[8] ^ D[5] ^ C[1] ^ 
256                                      C[4] ^ C[11] ^ C[12] ^ C[14] ^ C[15] ^ C[17] ^ C[20] ^ 
257                                      C[21] ^ C[22] ^ C[25] ^ C[27] ^ C[28] ^ C[30];
258                     
259        1/1              nextCRC32_D64 = NewCRC;
</pre>
<pre class="code"><br clear=all>
  FILE: /home/sf100212/SV_Project/sim/verilog/../../rtl/include/CRC32_D8.v
40         1/1              D = Data;
41         1/1              C = CRC;
42                      
43         1/1              NewCRC[0] = D[6] ^ D[0] ^ C[24] ^ C[30];
44         1/1              NewCRC[1] = D[7] ^ D[6] ^ D[1] ^ D[0] ^ C[24] ^ C[25] ^ C[30] ^ 
45                                      C[31];
46         1/1              NewCRC[2] = D[7] ^ D[6] ^ D[2] ^ D[1] ^ D[0] ^ C[24] ^ C[25] ^ 
47                                      C[26] ^ C[30] ^ C[31];
48         1/1              NewCRC[3] = D[7] ^ D[3] ^ D[2] ^ D[1] ^ C[25] ^ C[26] ^ C[27] ^ 
49                                      C[31];
50         1/1              NewCRC[4] = D[6] ^ D[4] ^ D[3] ^ D[2] ^ D[0] ^ C[24] ^ C[26] ^ 
51                                      C[27] ^ C[28] ^ C[30];
52         1/1              NewCRC[5] = D[7] ^ D[6] ^ D[5] ^ D[4] ^ D[3] ^ D[1] ^ D[0] ^ C[24] ^ 
53                                      C[25] ^ C[27] ^ C[28] ^ C[29] ^ C[30] ^ C[31];
54         1/1              NewCRC[6] = D[7] ^ D[6] ^ D[5] ^ D[4] ^ D[2] ^ D[1] ^ C[25] ^ C[26] ^ 
55                                      C[28] ^ C[29] ^ C[30] ^ C[31];
56         1/1              NewCRC[7] = D[7] ^ D[5] ^ D[3] ^ D[2] ^ D[0] ^ C[24] ^ C[26] ^ 
57                                      C[27] ^ C[29] ^ C[31];
58         1/1              NewCRC[8] = D[4] ^ D[3] ^ D[1] ^ D[0] ^ C[0] ^ C[24] ^ C[25] ^ 
59                                      C[27] ^ C[28];
60         1/1              NewCRC[9] = D[5] ^ D[4] ^ D[2] ^ D[1] ^ C[1] ^ C[25] ^ C[26] ^ 
61                                      C[28] ^ C[29];
62         1/1              NewCRC[10] = D[5] ^ D[3] ^ D[2] ^ D[0] ^ C[2] ^ C[24] ^ C[26] ^ 
63                                       C[27] ^ C[29];
64         1/1              NewCRC[11] = D[4] ^ D[3] ^ D[1] ^ D[0] ^ C[3] ^ C[24] ^ C[25] ^ 
65                                       C[27] ^ C[28];
66         1/1              NewCRC[12] = D[6] ^ D[5] ^ D[4] ^ D[2] ^ D[1] ^ D[0] ^ C[4] ^ C[24] ^ 
67                                       C[25] ^ C[26] ^ C[28] ^ C[29] ^ C[30];
68         1/1              NewCRC[13] = D[7] ^ D[6] ^ D[5] ^ D[3] ^ D[2] ^ D[1] ^ C[5] ^ C[25] ^ 
69                                       C[26] ^ C[27] ^ C[29] ^ C[30] ^ C[31];
70         1/1              NewCRC[14] = D[7] ^ D[6] ^ D[4] ^ D[3] ^ D[2] ^ C[6] ^ C[26] ^ C[27] ^ 
71                                       C[28] ^ C[30] ^ C[31];
72         1/1              NewCRC[15] = D[7] ^ D[5] ^ D[4] ^ D[3] ^ C[7] ^ C[27] ^ C[28] ^ 
73                                       C[29] ^ C[31];
74         1/1              NewCRC[16] = D[5] ^ D[4] ^ D[0] ^ C[8] ^ C[24] ^ C[28] ^ C[29];
75         1/1              NewCRC[17] = D[6] ^ D[5] ^ D[1] ^ C[9] ^ C[25] ^ C[29] ^ C[30];
76         1/1              NewCRC[18] = D[7] ^ D[6] ^ D[2] ^ C[10] ^ C[26] ^ C[30] ^ C[31];
77         1/1              NewCRC[19] = D[7] ^ D[3] ^ C[11] ^ C[27] ^ C[31];
78         1/1              NewCRC[20] = D[4] ^ C[12] ^ C[28];
79         1/1              NewCRC[21] = D[5] ^ C[13] ^ C[29];
80         1/1              NewCRC[22] = D[0] ^ C[14] ^ C[24];
81         1/1              NewCRC[23] = D[6] ^ D[1] ^ D[0] ^ C[15] ^ C[24] ^ C[25] ^ C[30];
82         1/1              NewCRC[24] = D[7] ^ D[2] ^ D[1] ^ C[16] ^ C[25] ^ C[26] ^ C[31];
83         1/1              NewCRC[25] = D[3] ^ D[2] ^ C[17] ^ C[26] ^ C[27];
84         1/1              NewCRC[26] = D[6] ^ D[4] ^ D[3] ^ D[0] ^ C[18] ^ C[24] ^ C[27] ^ 
85                                       C[28] ^ C[30];
86         1/1              NewCRC[27] = D[7] ^ D[5] ^ D[4] ^ D[1] ^ C[19] ^ C[25] ^ C[28] ^ 
87                                       C[29] ^ C[31];
88         1/1              NewCRC[28] = D[6] ^ D[5] ^ D[2] ^ C[20] ^ C[26] ^ C[29] ^ C[30];
89         1/1              NewCRC[29] = D[7] ^ D[6] ^ D[3] ^ C[21] ^ C[27] ^ C[30] ^ C[31];
90         1/1              NewCRC[30] = D[7] ^ D[4] ^ C[22] ^ C[28] ^ C[31];
91         1/1              NewCRC[31] = D[5] ^ C[23] ^ C[29];
92                      
93         1/1              nextCRC32_D8 = NewCRC;
</pre>
<pre class="code"><br clear=all>
  FILE: /home/sf100212/SV_Project/sim/verilog/../../rtl/include/utils.v
43         1/1                  for (i = 0; i &lt; 64; i = i + 1) begin
44         1/1                      reverse_64b[i] = data[63 - i];
45                              end
46                          end
47                      endfunction
48                      
49                      
50                      function [31:0] reverse_32b;
51                        input [31:0]   data;
52                        integer        i;
53                          begin
54         1/1                  for (i = 0; i &lt; 32; i = i + 1) begin
55         1/1                      reverse_32b[i] = data[31 - i];
56                              end
57                          end
58                      endfunction
59                      
60                      
61                      function [7:0] reverse_8b;
62                        input [7:0]   data;
63                        integer        i;
64                          begin
65         1/1                  for (i = 0; i &lt; 8; i = i + 1) begin
66         1/1                      reverse_8b[i] = data[7 - i];
</pre>
<pre class="code"><br clear=all>
  FILE: /home/sf100212/SV_Project/sim/verilog/../../rtl/verilog/tx_dequeue.v
183        1/1              if (reset_xgmii_tx_n == 1'b0) begin
184                     
185        1/1                  xgmii_txd &lt;= {8{`IDLE}};
186        1/1                  xgmii_txc &lt;= 8'hff;
187                     
188                         end
189                         else begin
190                     
191                     
192                             //---
193                             // RC Layer, insert local or remote fault messages based on status
194                             // of fault state-machine
195                     
196        1/1                  if (status_local_fault_ctx) begin
197                     
198                                 // If local fault detected, send remote fault message to
199                                 // link partner
200                                 
201        <font color = "red">0/1     ==>              xgmii_txd &lt;= {`REMOTE_FAULT, 8'h0, 8'h0, `SEQUENCE,</font>
202                                               `REMOTE_FAULT, 8'h0, 8'h0, `SEQUENCE};
203        <font color = "red">0/1     ==>              xgmii_txc &lt;= {4'b0001, 4'b0001};</font>
204                             end
205        1/1                  else if (status_remote_fault_ctx) begin
206                     
207                                 // If remote fault detected, inhibit transmission and send
208                                 // idle codes
209                                 
210        <font color = "red">0/1     ==>              xgmii_txd &lt;= {8{`IDLE}};</font>
211        <font color = "red">0/1     ==>              xgmii_txc &lt;= 8'hff;</font>
212                             end
213                             else begin
214        1/1                      xgmii_txd &lt;= xgxs_txd;
215        1/1                      xgmii_txc &lt;= xgxs_txc;
216                             end
217                         end
218                     
219                     end
220                     
221                     
222                     always @(posedge clk_xgmii_tx or negedge reset_xgmii_tx_n) begin
223                     
224        1/1              if (reset_xgmii_tx_n == 1'b0) begin
225                     
226        1/1                  curr_state_enc &lt;= SM_IDLE;
227                     
228        1/1                  start_on_lane0 &lt;= 1'b1;
229        1/1                  ifg_deficit &lt;= 3'b0;
230        1/1                  ifg_4b_add &lt;= 1'b0;
231        1/1                  ifg_8b_add &lt;= 1'b0;
232        1/1                  ifg_8b2_add &lt;= 1'b0;
233                     
234        1/1                  eop &lt;= 8'b0;
235                     
236        1/1                  txhfifo_rdata_d1 &lt;= 64'b0;
237                     
238        1/1                  xgxs_txd_barrel &lt;= {4{`IDLE}};
239        1/1                  xgxs_txc_barrel &lt;= 4'hf;
240                     
241        1/1                  frame_available &lt;= 1'b0;
242                     
243        1/1                  xgxs_txd &lt;= {8{`IDLE}};
244        1/1                  xgxs_txc &lt;= 8'hff;
245                     
246        1/1                  status_txdfifo_udflow_tog &lt;= 1'b0;
247                     
248                         end
249                         else begin
250                     
251        1/1                  curr_state_enc &lt;= next_state_enc;
252                     
253        1/1                  start_on_lane0 &lt;= next_start_on_lane0;
254        1/1                  ifg_deficit &lt;= next_ifg_deficit;
255        1/1                  ifg_4b_add &lt;= next_ifg_4b_add;
256        1/1                  ifg_8b_add &lt;= next_ifg_8b_add;
257        1/1                  ifg_8b2_add &lt;= next_ifg_8b2_add;
258                     
259        1/1                  eop &lt;= next_eop;
260                     
261        1/1                  txhfifo_rdata_d1 &lt;= txhfifo_rdata;
262                     
263        1/1                  xgxs_txd_barrel &lt;= next_xgxs_txd[63:32];
264        1/1                  xgxs_txc_barrel &lt;= next_xgxs_txc[7:4];
265                     
266        1/1                  frame_available &lt;= next_frame_available;
267                     
268                             //---
269                             // Barrel shifter. Previous stage always align packet with LANE0.
270                             // This stage allow us to shift packet to align with LANE4 if needed
271                             // for correct inter frame gap (IFG).
272                     
273        1/1                  if (next_start_on_lane0) begin
274                     
275        1/1                      xgxs_txd &lt;= next_xgxs_txd;
276        1/1                      xgxs_txc &lt;= next_xgxs_txc;
277                     
278                             end
279                             else begin
280                     
281        <font color = "red">0/1     ==>              xgxs_txd &lt;= {next_xgxs_txd[31:0], xgxs_txd_barrel};</font>
282        <font color = "red">0/1     ==>              xgxs_txc &lt;= {next_xgxs_txc[3:0], xgxs_txc_barrel};</font>
283                     
284                             end
285                     
286                             //---
287                             // FIFO errors, used to generate interrupts.
288                             
289        1/1                  if (txdfifo_ren &amp;&amp; txdfifo_rempty) begin
290        <font color = "red">0/1     ==>              status_txdfifo_udflow_tog &lt;= ~status_txdfifo_udflow_tog;</font>
291                             end
                        MISSING_ELSE
292                     
293                         end
294                     
295                     end
296                     
297                     always @(/*AS*/crc32_tx or ctrl_tx_enable_ctx or curr_state_enc or eop
298                              or frame_available or ifg_4b_add or ifg_8b2_add or ifg_8b_add
299                              or ifg_deficit or start_on_lane0 or status_local_fault_ctx
300                              or txhfifo_ralmost_empty or txhfifo_rdata_d1
301                              or txhfifo_rempty or txhfifo_rstatus) begin
302                     
303        1/1              next_state_enc = curr_state_enc;
304                     
305        1/1              next_start_on_lane0 = start_on_lane0;
306        1/1              next_ifg_deficit = ifg_deficit;
307        1/1              next_ifg_4b_add = ifg_4b_add;
308        1/1              next_ifg_8b_add = ifg_8b_add;
309        1/1              next_ifg_8b2_add = ifg_8b2_add;
310                     
311        1/1              next_eop = eop;
312                     
313        1/1              next_xgxs_txd = {8{`IDLE}};
314        1/1              next_xgxs_txc = 8'hff;
315                     
316        1/1              txhfifo_ren = 1'b0;
317                     
318        1/1              next_frame_available = frame_available;
319                     
320        1/1              case (curr_state_enc)
321                     
322                             SM_IDLE:
323                               begin
324                     
325                                   // Wait for frame to be available. There should be a least N bytes in the
326                                   // data fifo or a crc in the control fifo. The N bytes in the data fifo
327                                   // give time to the enqueue engine to calculate crc and write it to the
328                                   // control fifo. If crc is already in control fifo we can start transmitting
329                                   // with no concern. Transmission is inhibited if local or remote faults
330                                   // are detected.
331                     
332        1/1                        if (ctrl_tx_enable_ctx &amp;&amp; frame_available &amp;&amp;
333                                       !status_local_fault_ctx &amp;&amp; !status_local_fault_ctx) begin
334                     
335        1/1                            txhfifo_ren = 1'b1;
336        1/1                            next_state_enc = SM_PREAMBLE;
337                     
338                                   end
339                                   else begin
340                     
341        1/1                            next_frame_available = !txhfifo_ralmost_empty;
342        1/1                            next_ifg_4b_add = 1'b0;
343                     
344                                   end
345                     
346                               end
347                     
348                             SM_PREAMBLE:
349                              begin
350                     
351                                  // On reading SOP from fifo, send SFD and preamble characters
352                     
353        1/1                       if (txhfifo_rstatus[`TXSTATUS_SOP]) begin
354                     
355        1/1                           next_xgxs_txd = {`SFD, {6{`PREAMBLE}}, `START};
356        1/1                           next_xgxs_txc = 8'h01;
357                     
358        1/1                           txhfifo_ren = 1'b1;
359                     
360        1/1                           next_state_enc = SM_TX;
361                     
362                                  end
363                                  else begin
364                     
365        <font color = "red">0/1     ==>                   next_frame_available = 1'b0;</font>
366        <font color = "red">0/1     ==>                   next_state_enc = SM_IDLE;</font>
367                     
368                                  end
369                     
370                     
371                                  // Depending on deficit idle count calculations, add 4 bytes
372                                  // or IFG or not. This will determine on which lane start the
373                                  // next frame.
374                                  
375        1/1                       if (ifg_4b_add) begin
376        <font color = "red">0/1     ==>                   next_start_on_lane0 = 1'b0;</font>
377                                  end
378                                  else begin
379        1/1                           next_start_on_lane0 = 1'b1;
380                                  end
381                     
382                               end
383                     
384                             SM_TX:
385                               begin
386                     
387        1/1                        next_xgxs_txd = txhfifo_rdata_d1;
388        1/1                        next_xgxs_txc = 8'h00;
389                     
390        1/1                        txhfifo_ren = 1'b1;
391                     
392                     
393                                   // Wait for EOP indication to be read from the fifo, then
394                                   // transition to next state.
395                     
396        1/1                        if (txhfifo_rstatus[`TXSTATUS_EOP]) begin
397                                       
398        1/1                            txhfifo_ren = 1'b0;
399        1/1                            next_frame_available = !txhfifo_ralmost_empty;
400        1/1                            next_state_enc = SM_EOP;
401                     
402                                   end
403        1/1                        else if (txhfifo_rempty || txhfifo_rstatus[`TXSTATUS_SOP]) begin
404                     
405                                       // Failure condition, we did not see EOP and there
406                                       // is no more data in fifo or SOP, force end of packet transmit.
407                     
408        <font color = "red">0/1     ==>                    next_state_enc = SM_TERM_FAIL;</font>
409                     
410                                   end
                        MISSING_ELSE
411                     
412        1/1                        next_eop[0] = txhfifo_rstatus[2:0] == 3'd1;
413        1/1                        next_eop[1] = txhfifo_rstatus[2:0] == 3'd2;
414        1/1                        next_eop[2] = txhfifo_rstatus[2:0] == 3'd3;
415        1/1                        next_eop[3] = txhfifo_rstatus[2:0] == 3'd4;
416        1/1                        next_eop[4] = txhfifo_rstatus[2:0] == 3'd5;
417        1/1                        next_eop[5] = txhfifo_rstatus[2:0] == 3'd6;
418        1/1                        next_eop[6] = txhfifo_rstatus[2:0] == 3'd7;
419        1/1                        next_eop[7] = txhfifo_rstatus[2:0] == 3'd0;
420                                     
421                               end
422                     
423                             SM_EOP:
424                               begin
425                     
426                                   // Insert TERMINATE character in correct lane depending on position
427                                   // of EOP read from fifo. Also insert CRC read from control fifo.
428                     
429        1/1                        if (eop[0]) begin
430        <font color = "red">0/1     ==>                    next_xgxs_txd = {{2{`IDLE}}, `TERMINATE, </font>
431                                                        crc32_tx[31:0], txhfifo_rdata_d1[7:0]};
432        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b11100000;</font>
433                                   end
                        MISSING_ELSE
434                     
435        1/1                        if (eop[1]) begin
436        <font color = "red">0/1     ==>                    next_xgxs_txd = {`IDLE, `TERMINATE,</font>
437                                                        crc32_tx[31:0], txhfifo_rdata_d1[15:0]};
438        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b11000000;</font>
439                                   end
                        MISSING_ELSE
440                     
441        1/1                        if (eop[2]) begin
442        <font color = "red">0/1     ==>                    next_xgxs_txd = {`TERMINATE, crc32_tx[31:0], txhfifo_rdata_d1[23:0]};</font>
443        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b10000000;</font>
444                                   end
                        MISSING_ELSE
445                     
446        1/1                        if (eop[3]) begin
447        <font color = "red">0/1     ==>                    next_xgxs_txd = {crc32_tx[31:0], txhfifo_rdata_d1[31:0]};</font>
448        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b00000000;</font>
449                                   end
                        MISSING_ELSE
450                     
451        1/1                        if (eop[4]) begin
452        <font color = "red">0/1     ==>                    next_xgxs_txd = {crc32_tx[23:0], txhfifo_rdata_d1[39:0]};</font>
453        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b00000000;</font>
454                                   end
                        MISSING_ELSE
455                     
456        1/1                        if (eop[5]) begin
457        <font color = "red">0/1     ==>                    next_xgxs_txd = {crc32_tx[15:0], txhfifo_rdata_d1[47:0]};</font>
458        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b00000000;</font>
459                                   end
                        MISSING_ELSE
460                     
461        1/1                        if (eop[6]) begin
462        <font color = "red">0/1     ==>                    next_xgxs_txd = {crc32_tx[7:0], txhfifo_rdata_d1[55:0]};</font>
463        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b00000000;</font>
464                                   end
                        MISSING_ELSE
465                     
466        1/1                        if (eop[7]) begin
467        1/1                            next_xgxs_txd = {txhfifo_rdata_d1[63:0]};
468        1/1                            next_xgxs_txc = 8'b00000000;
469                                   end
                   <font color = "red">==>  MISSING_ELSE</font>
470                     
471        1/1                        if (!frame_available) begin
472                     
473                                       // If there is not another frame ready to be transmitted, interface
474                                       // will go idle and idle deficit idle count calculation is irrelevant.
475                                       // Set deficit to 0.
476                                       
477        1/1                            next_ifg_deficit = 3'b0;
478                     
479                                   end
480                                   else begin
481                     
482                                       // Idle deficit count calculated based on number of &quot;wasted&quot; bytes
483                                       // between TERMINATE and alignment of next frame in LANE0.
484                     
485        <font color = "red">0/1     ==>                    next_ifg_deficit = ifg_deficit +</font>
486                                                          {2'b0, eop[0] | eop[4]} +
487                                                          {1'b0, eop[1] | eop[5], 1'b0} +
488                                                          {1'b0, eop[2] | eop[6],
489                                                           eop[2] | eop[6]};
490                                   end
491                     
492                                   // IFG corrections based on deficit count and previous starting lane
493                                   // Calculated based on following table:
494                                   //
495                                   //                 DIC=0          DIC=1          DIC=2          DIC=3
496                                   //              -------------  -------------  -------------  -------------
497                                   // PktLen       IFG      Next  IFG      Next  IFG      Next  IFG      Next
498                                   // Modulus      Length   DIC   Length   DIC   Length   DIC   Length   DIC
499                                   // -----------------------------------------------------------------------
500                                   //    0           12      0      12      1      12      2      12      3
501                                   //    1           11      1      11      2      11      3      15      0
502                                   //    2           10      2      10      3      14      0      14      1
503                                   //    3            9      3      13      0      13      1      13      2
504                                   //
505                                   //
506                                   // In logic it translates into adding 4, 8, or 12 bytes of IFG relative
507                                   // to LANE0.
508                                   //   IFG and Add columns assume no deficit applied
509                                   //   IFG+DIC and Add+DIC assume deficit must be applied
510                                   //
511                                   //                        Start lane 0       Start lane 4	
512                                   // EOP Pads IFG  IFG+DIC	Add   Add+DIC	   Add    Add IFG
513                                   // 0   3    11   15        8     12           12     16
514                                   // 1   2    10   14        8     12           12     16
515                                   // 2   1    9    13        8     12           12     16
516                                   // 3   8    12   12        4     4            8      8
517                                   // 4   7    11   15        4     8            8      12
518                                   // 5   6    10   14        4     8            8      12
519                                   // 6   5    9    13        4     8            8      12
520                                   // 7   4    12   12        8     8            12     12
521                     
522        1/1                        if (!frame_available) begin
523                     
524                                       // If there is not another frame ready to be transmitted, interface
525                                       // will go idle and idle deficit idle count calculation is irrelevant.
526                                       
527        1/1                            next_ifg_4b_add = 1'b0;
528        1/1                            next_ifg_8b_add = 1'b0;
529        1/1                            next_ifg_8b2_add = 1'b0;
530                     
531                                   end
532        <font color = "red">0/1     ==>                else if (next_ifg_deficit[2] == ifg_deficit[2]) begin</font>
533                     
534                                       // Add 4 bytes IFG
535                                       
536        <font color = "red">0/1     ==>                    next_ifg_4b_add = (eop[0] &amp; !start_on_lane0) |</font>
537                                                         (eop[1] &amp; !start_on_lane0) |
538                                                         (eop[2] &amp; !start_on_lane0) |
539                                                         (eop[3] &amp; start_on_lane0) |
540                                                         (eop[4] &amp; start_on_lane0) |
541                                                         (eop[5] &amp; start_on_lane0) |
542                                                         (eop[6] &amp; start_on_lane0) |
543                                                         (eop[7] &amp; !start_on_lane0);
544                     
545                                       // Add 8 bytes IFG
546                                       
547        <font color = "red">0/1     ==>                    next_ifg_8b_add = (eop[0]) |</font>
548                                                         (eop[1]) |
549                                                         (eop[2]) |
550                                                         (eop[3] &amp; !start_on_lane0) |
551                                                         (eop[4] &amp; !start_on_lane0) |
552                                                         (eop[5] &amp; !start_on_lane0) |
553                                                         (eop[6] &amp; !start_on_lane0) |
554                                                         (eop[7]);
555                     
556                                       // Add another 8 bytes IFG
557                     
558        <font color = "red">0/1     ==>                    next_ifg_8b2_add = 1'b0;</font>
559                     
560                                   end
561                                   else begin
562                     
563                                       // Add 4 bytes IFG
564                     
565        <font color = "red">0/1     ==>                    next_ifg_4b_add = (eop[0] &amp; start_on_lane0) |</font>
566                                                         (eop[1] &amp; start_on_lane0) |
567                                                         (eop[2] &amp; start_on_lane0) |
568                                                         (eop[3] &amp;  start_on_lane0) |
569                                                         (eop[4] &amp; !start_on_lane0) |
570                                                         (eop[5] &amp; !start_on_lane0) |
571                                                         (eop[6] &amp; !start_on_lane0) |
572                                                         (eop[7] &amp; !start_on_lane0);
573                     
574                                       // Add 8 bytes IFG
575                                       
576        <font color = "red">0/1     ==>                    next_ifg_8b_add = (eop[0]) |</font>
577                                                         (eop[1]) |
578                                                         (eop[2]) |
579                                                         (eop[3] &amp; !start_on_lane0) |
580                                                         (eop[4]) |
581                                                         (eop[5]) |
582                                                         (eop[6]) |
583                                                         (eop[7]);
584                     
585                                       // Add another 8 bytes IFG
586                     
587        <font color = "red">0/1     ==>                    next_ifg_8b2_add = (eop[0] &amp; !start_on_lane0) |</font>
588                                                          (eop[1] &amp; !start_on_lane0) |
589                                                          (eop[2] &amp; !start_on_lane0);
590                     
591                                   end
592                     
593        1/1                        if (|eop[2:0]) begin
594                     
595        <font color = "red">0/1     ==>                    if (frame_available) begin</font>
596                     
597                                           // Next state depends on number of IFG bytes to be inserted.
598                                           // Skip idle state if needed.
599                     
600        <font color = "red">0/1     ==>                        if (next_ifg_8b2_add) begin</font>
601        <font color = "red">0/1     ==>                            next_state_enc = SM_IFG;</font>
602                                           end
603        <font color = "red">0/1     ==>                        else if (next_ifg_8b_add) begin</font>
604        <font color = "red">0/1     ==>                            next_state_enc = SM_IDLE;</font>
605                                           end
606                                           else begin
607        <font color = "red">0/1     ==>                            txhfifo_ren = 1'b1;</font>
608        <font color = "red">0/1     ==>                            next_state_enc = SM_PREAMBLE;</font>
609                                           end
610                     
611                                       end
612                                       else begin
613        <font color = "red">0/1     ==>                        next_state_enc = SM_IFG;</font>
614                                       end
615                                   end
                        MISSING_ELSE
616                     
617        1/1                        if (|eop[7:3]) begin
618        1/1                            next_state_enc = SM_TERM;
619                                   end
                   <font color = "red">==>  MISSING_ELSE</font>
620                     
621                               end
622                     
623                             SM_TERM:
624                               begin
625                     
626                                   // Insert TERMINATE character in correct lane depending on position
627                                   // of EOP read from fifo. Also insert CRC read from control fifo.
628                     
629        1/1                        if (eop[3]) begin
630        <font color = "red">0/1     ==>                    next_xgxs_txd = {{7{`IDLE}}, `TERMINATE};</font>
631        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b11111111;</font>
632                                   end
                        MISSING_ELSE
633                     
634        1/1                        if (eop[4]) begin
635        <font color = "red">0/1     ==>                    next_xgxs_txd = {{6{`IDLE}}, `TERMINATE, crc32_tx[31:24]};</font>
636        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b11111110;</font>
637                                   end
                        MISSING_ELSE
638                     
639        1/1                        if (eop[5]) begin
640        <font color = "red">0/1     ==>                    next_xgxs_txd = {{5{`IDLE}}, `TERMINATE, crc32_tx[31:16]};</font>
641        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b11111100;</font>
642                                   end
                        MISSING_ELSE
643                     
644        1/1                        if (eop[6]) begin
645        <font color = "red">0/1     ==>                    next_xgxs_txd = {{4{`IDLE}}, `TERMINATE, crc32_tx[31:8]};</font>
646        <font color = "red">0/1     ==>                    next_xgxs_txc = 8'b11111000;</font>
647                                   end
                        MISSING_ELSE
648                     
649        1/1                        if (eop[7]) begin
650        1/1                            next_xgxs_txd = {{3{`IDLE}}, `TERMINATE, crc32_tx[31:0]};
651        1/1                            next_xgxs_txc = 8'b11110000;
652                                   end
                   <font color = "red">==>  MISSING_ELSE</font>
653                     
654                                   // Next state depends on number of IFG bytes to be inserted.
655                                   // Skip idle state if needed.
656                     
657        1/1                        if (frame_available &amp;&amp; !ifg_8b_add) begin
658        <font color = "red">0/1     ==>                    txhfifo_ren = 1'b1;</font>
659        <font color = "red">0/1     ==>                    next_state_enc = SM_PREAMBLE;</font>
660                                   end
661        1/1                        else if (frame_available) begin
662        <font color = "red">0/1     ==>                    next_state_enc = SM_IDLE;</font>
663                                   end
664                                   else begin
665        1/1                            next_state_enc = SM_IFG;
666                                   end
667                     
668                               end
669                     
670                             SM_TERM_FAIL:
671                               begin
672                     
673        <font color = "red">0/1     ==>                next_xgxs_txd = {{7{`IDLE}}, `TERMINATE};</font>
674        <font color = "red">0/1     ==>                next_xgxs_txc = 8'b11111111;</font>
675        <font color = "red">0/1     ==>                next_state_enc = SM_IFG;</font>
676                     
677                               end
678                     
679                             SM_IFG:
680                               begin
681                     
682        1/1                        next_state_enc = SM_IDLE;
683                     
684                               end
685                     
686                             default:
687                               begin
688        <font color = "red">0/1     ==>                next_state_enc = SM_IDLE;</font>
689                               end
690                     
691                         endcase
692                     
693                     end
694                     
695                     
696                     always @(/*AS*/crc32_d64 or txhfifo_wen or txhfifo_wstatus) begin
697                     
698        1/1              if (txhfifo_wen &amp;&amp; txhfifo_wstatus[`TXSTATUS_SOP]) begin
699        1/1                  crc_data = 32'hffffffff;
700                         end
701                         else begin
702        1/1                  crc_data = crc32_d64;
703                         end
704                         
705                     end
706                     
707                     always @(/*AS*/byte_cnt or curr_state_pad or txdfifo_rdata
708                              or txdfifo_rempty or txdfifo_ren_d1 or txdfifo_rstatus
709                              or txhfifo_walmost_full) begin
710                     
711        1/1              next_state_pad = curr_state_pad;
712                     
713        1/1              next_txhfifo_wdata = txdfifo_rdata;
714        1/1              next_txhfifo_wstatus = txdfifo_rstatus;
715                     
716        1/1              txdfifo_ren = 1'b0;
717        1/1              next_txhfifo_wen = 1'b0;
718                     
719        1/1              case (curr_state_pad)
720                     
721                           SM_PAD_EQ: begin
722                     
723                     
724                               //---
725                               // If room availabe in hoding fifo and data available in
726                               // data fifo, transfer data words. If transmit state machine
727                               // is reading from fifo we can assume room will be available.
728                     
729        1/1                    if (!txhfifo_walmost_full) begin
730                     
731        1/1                        txdfifo_ren = !txdfifo_rempty;
732                     
733                               end
                        MISSING_ELSE
734                     
735                     
736                               //---
737                               // This logic dependent on read during previous cycle.
738                     
739        1/1                    if (txdfifo_ren_d1) begin
740                     
741        1/1                        next_txhfifo_wen = 1'b1;
742                     
743                                   // On EOP, decide if padding is required for this packet.
744                     
745        1/1                        if (txdfifo_rstatus[`TXSTATUS_EOP]) begin
746                     
747        1/1                            if (byte_cnt &lt; 14'd56) begin
748                     
749        <font color = "red">0/1     ==>                        next_txhfifo_wstatus = `TXSTATUS_NONE;</font>
750        <font color = "red">0/1     ==>                        txdfifo_ren = 1'b0;</font>
751        <font color = "red">0/1     ==>                        next_state_pad = SM_PAD_PAD;</font>
752                     
753                                       end
754        1/1                            else if (byte_cnt == 14'd56 &amp;&amp;
755                                                (txdfifo_rstatus[2:0] == 3'd1 ||
756                                                 txdfifo_rstatus[2:0] == 3'd2 ||
757                                                 txdfifo_rstatus[2:0] == 3'd3)) begin
758                     
759                                           // Pad up to LANE3, keep the other 4 bytes for crc that will
760                                           // be inserted by dequeue engine.
761                                           
762        <font color = "red">0/1     ==>                        next_txhfifo_wstatus[2:0] = 3'd4;</font>
763                     
764                                           // Pad end bytes with zeros.
765                     
766        <font color = "red">0/1     ==>                        if (txdfifo_rstatus[2:0] == 3'd1)</font>
767        <font color = "red">0/1     ==>                          next_txhfifo_wdata[31:8] = 24'b0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
768        <font color = "red">0/1     ==>                        if (txdfifo_rstatus[2:0] == 3'd2)</font>
769        <font color = "red">0/1     ==>                          next_txhfifo_wdata[31:16] = 16'b0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
770        <font color = "red">0/1     ==>                        if (txdfifo_rstatus[2:0] == 3'd3)</font>
771        <font color = "red">0/1     ==>                          next_txhfifo_wdata[31:24] = 8'b0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
772                     
773        <font color = "red">0/1     ==>                        txdfifo_ren = 1'b0;</font>
774                     
775                                       end
776                                       else begin
777                     
778        1/1                                txdfifo_ren = 1'b0;
779                                              
780                                       end
781                     
782                                   end
                        MISSING_ELSE
783                             
784                               end
                        MISSING_ELSE
785                     
786                           end
787                     
788                           SM_PAD_PAD: begin
789                     
790                               //---
791                               // Pad packet to 64 bytes by writting zeros to holding fifo.
792                     
793        <font color = "red">0/1     ==>            if (!txhfifo_walmost_full) begin</font>
794                     
795        <font color = "red">0/1     ==>                next_txhfifo_wdata = 64'b0;</font>
796        <font color = "red">0/1     ==>                next_txhfifo_wstatus = `TXSTATUS_NONE;</font>
797        <font color = "red">0/1     ==>                next_txhfifo_wen = 1'b1;</font>
798                                   
799        <font color = "red">0/1     ==>                if (byte_cnt == 14'd56) begin</font>
800                     
801                     
802                                       // Pad up to LANE3, keep the other 4 bytes for crc that will
803                                       // be inserted by dequeue engine.
804                     
805        <font color = "red">0/1     ==>                    next_txhfifo_wstatus[`TXSTATUS_EOP] = 1'b1;</font>
806        <font color = "red">0/1     ==>                    next_txhfifo_wstatus[2:0] = 3'd4;</font>
807                     
808        <font color = "red">0/1     ==>                    next_state_pad = SM_PAD_EQ;</font>
809                     
810                                   end
                   <font color = "red">==>  MISSING_ELSE</font>
811                     
812                               end
                   <font color = "red">==>  MISSING_ELSE</font>
813                     
814                           end
815                     
816                           default:
817                             begin
818        <font color = "red">0/1     ==>              next_state_pad = SM_PAD_EQ;</font>
819                             end
820                     
821                         endcase
822                     
823                     end
824                     
825                     
826                     always @(posedge clk_xgmii_tx or negedge reset_xgmii_tx_n) begin
827                     
828        1/1              if (reset_xgmii_tx_n == 1'b0) begin
829                     
830        1/1                  curr_state_pad &lt;= SM_PAD_EQ;
831                     
832        1/1                  txdfifo_ren_d1 &lt;= 1'b0;
833                     
834        1/1                  txhfifo_wdata &lt;= 64'b0;
835        1/1                  txhfifo_wstatus &lt;= 8'b0;
836        1/1                  txhfifo_wen &lt;= 1'b0;   
837                     
838        1/1                  byte_cnt &lt;= 14'b0;
839                     
840        1/1                  shift_crc_data &lt;= 64'b0;
841        1/1                  shift_crc_eop &lt;= 4'b0;
842        1/1                  shift_crc_cnt &lt;= 4'b0;
843                     
844                         end
845                         else begin
846                     
847        1/1                  curr_state_pad &lt;= next_state_pad;
848                     
849        1/1                  txdfifo_ren_d1 &lt;= txdfifo_ren;
850                     
851        1/1                  txhfifo_wdata &lt;= next_txhfifo_wdata;
852        1/1                  txhfifo_wstatus &lt;= next_txhfifo_wstatus;
853        1/1                  txhfifo_wen &lt;= next_txhfifo_wen;
854                     
855                     
856                             //---
857                             // Reset byte count on SOP
858                             
859        1/1                  if (next_txhfifo_wen) begin
860                     
861        1/1                      if (next_txhfifo_wstatus[`TXSTATUS_SOP]) begin
862                     
863        1/1                          byte_cnt &lt;= 14'd8;
864                     
865                                 end
866                                 else begin
867                     
868        1/1                          byte_cnt &lt;= byte_cnt + 14'd8;
869                     
870                                 end
871                     
872                             end
                        MISSING_ELSE
873                     
874                     
875                             //---
876                             // Calculate CRC as data is written to holding fifo. The holding fifo creates
877                             // a delay that allow the CRC calculation to complete before the end of the frame
878                             // is ready to be transmited.
879                     
880        1/1                  if (txhfifo_wen) begin
881                     
882        1/1                      crc32_d64 &lt;= nextCRC32_D64(reverse_64b(txhfifo_wdata), crc_data);
883                     
884                             end
                        MISSING_ELSE
885                     
886        1/1                  if (txhfifo_wen &amp;&amp; txhfifo_wstatus[`TXSTATUS_EOP]) begin
887                     
888                                 // Last bytes calculated 8-bit at a time instead of 64-bit. Start
889                                 // this process at the end of the frame.
890                          
891        1/1                      crc32_d8 &lt;= crc32_d64;
892                     
893        1/1                      shift_crc_data &lt;= txhfifo_wdata;
894        1/1                      shift_crc_cnt &lt;= 4'd9;
895                     
896        1/1                      if (txhfifo_wstatus[2:0] == 3'b0) begin
897        1/1                        shift_crc_eop &lt;= 4'd8;
898                                 end
899                                 else begin
900        <font color = "red">0/1     ==>                  shift_crc_eop &lt;= {1'b0, txhfifo_wstatus[2:0]};</font>
901                                 end
902                     
903                             end
904        1/1                  else if (shift_crc_eop != 4'b0) begin
905                     
906                                 // Complete crc calculation 8-bit at a time until finished. This can
907                                 // be 1 to 8 bytes long.
908                     
909        1/1                      crc32_d8 &lt;= nextCRC32_D8(reverse_8b(shift_crc_data[7:0]), crc32_d8);
910                     
911        1/1                      shift_crc_data &lt;= {8'b0, shift_crc_data[63:8]};
912        1/1                      shift_crc_eop &lt;= shift_crc_eop - 4'd1;
913                             
914                             end
                        MISSING_ELSE
915                     
916                     
917                             //---
918                             // Update CRC register at the end of calculation. Always update after 8
919                             // cycles for deterministic results, even if a single byte was present in
920                             // last data word.
921                             
922        1/1                  if (shift_crc_cnt == 4'b1) begin
923                     
924        1/1                      crc32_tx &lt;= ~reverse_32b(crc32_d8);
925                     
926                             end
927                             else begin
928                     
929        1/1                      shift_crc_cnt &lt;= shift_crc_cnt - 4'd1;
</pre>
<br clear=all>
<hr>
<center><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</center>
<br>
<br clear=all>
<br clear=all>
<table align=center><tr><td class="s0 cl">0%
<td class="s1 cl">10%
<td class="s2 cl">20%
<td class="s3 cl">30%
<td class="s4 cl">40%
<td class="s5 cl">50%
<td class="s6 cl">60%
<td class="s7 cl">70%
<td class="s8 cl">80%
<td class="s9 cl">90%
<td class="s10 cl">100%</table></body>
</html>
