spice



V1 nin 0 AC 1 DC 0
*R1 nin nout 1k
*C1 nout 0 .0001

*         __R1
*  in o--[__]--o out
*     |        |
*    --- V1    = C1
*    ---       |
*     |        |
*     V        V

.verilog
paramset myc ctest; 
	.c=.0001;
endparamset
paramset myres rtest;  
	.R1=1000;
endparamset
myc C1( nout 0 );
myres R1 (nin nout);
spice

.print dc v(nodes)
.dc
.print ac v(nodes) vdb(nout) vp(nout)
.ac DEC 4 1 1000
.end
