{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 11:59:53 2018 " "Info: Processing started: Sat Mar 10 11:59:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH13_UART_1 -c CH13_UART_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CH13_UART_1 -c CH13_UART_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ch13_uart_1.vhd 2 1 " "Warning: Using design file ch13_uart_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CH13_UART_1-Albert " "Info: Found design unit 1: CH13_UART_1-Albert" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CH13_UART_1 " "Info: Found entity 1: CH13_UART_1" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH13_UART_1 " "Info: Elaborating entity \"CH13_UART_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMDn_R ch13_uart_1.vhd(73) " "Warning (10036): Verilog HDL or VHDL warning at ch13_uart_1.vhd(73): object \"CMDn_R\" assigned a value but never read" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MCP3202_try_N ch13_uart_1.vhd(95) " "Warning (10540): VHDL Signal Declaration warning at ch13_uart_1.vhd(95): used explicit default value for signal \"MCP3202_try_N\" because signal was never assigned a value" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MCP3202_SGL_DIFF ch13_uart_1.vhd(97) " "Warning (10540): VHDL Signal Declaration warning at ch13_uart_1.vhd(97): used explicit default value for signal \"MCP3202_SGL_DIFF\" because signal was never assigned a value" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBo ch13_uart_1.vhd(114) " "Warning (10036): Verilog HDL or VHDL warning at ch13_uart_1.vhd(114): object \"DBo\" assigned a value but never read" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCM_S ch13_uart_1.vhd(115) " "Warning (10036): Verilog HDL or VHDL warning at ch13_uart_1.vhd(115): object \"LCM_S\" assigned a value but never read" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCM_1 ch13_uart_1.vhd(132) " "Warning (10540): VHDL Signal Declaration warning at ch13_uart_1.vhd(132): used explicit default value for signal \"LCM_1\" because signal was never assigned a value" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 132 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCM_2 ch13_uart_1.vhd(144) " "Warning (10540): VHDL Signal Declaration warning at ch13_uart_1.vhd(144): used explicit default value for signal \"LCM_2\" because signal was never assigned a value" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch13_uart_1.vhd(184) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(184): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx_R ch13_uart_1.vhd(197) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(197): signal \"Rx_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Status_Rs ch13_uart_1.vhd(197) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(197): signal \"Status_Rs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP3202_CH1_0 ch13_uart_1.vhd(182) " "Warning (10631): VHDL Process Statement warning at ch13_uart_1.vhd(182): inferring latch(es) for signal or variable \"MCP3202_CH1_0\", which holds its previous value in one or more paths through the process" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 182 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM ch13_uart_1.vhd(257) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(257): signal \"LCM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCMx ch13_uart_1.vhd(257) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(257): signal \"LCMx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCMP_RESET ch13_uart_1.vhd(257) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(257): signal \"LCMP_RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM ch13_uart_1.vhd(258) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(258): signal \"LCM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM ch13_uart_1.vhd(262) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(262): signal \"LCM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM_1 ch13_uart_1.vhd(266) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(266): signal \"LCM_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM_12 ch13_uart_1.vhd(267) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(267): signal \"LCM_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM_2 ch13_uart_1.vhd(270) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(270): signal \"LCM_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LCMx ch13_uart_1.vhd(254) " "Warning (10631): VHDL Process Statement warning at ch13_uart_1.vhd(254): inferring latch(es) for signal or variable \"LCMx\", which holds its previous value in one or more paths through the process" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LCM_com_data2 ch13_uart_1.vhd(254) " "Warning (10631): VHDL Process Statement warning at ch13_uart_1.vhd(254): inferring latch(es) for signal or variable \"LCM_com_data2\", which holds its previous value in one or more paths through the process" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch13_uart_1.vhd(307) " "Warning (10492): VHDL Process Statement warning at ch13_uart_1.vhd(307): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[3\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[3\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[4\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[4\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[5\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[5\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[6\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[6\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[7\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[7\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCMx\[0\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCMx\[0\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCMx\[1\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCMx\[1\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCMx\[2\] ch13_uart_1.vhd(254) " "Info (10041): Inferred latch for \"LCMx\[2\]\" at ch13_uart_1.vhd(254)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP3202_CH1_0\[0\] ch13_uart_1.vhd(182) " "Info (10041): Inferred latch for \"MCP3202_CH1_0\[0\]\" at ch13_uart_1.vhd(182)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP3202_CH1_0\[1\] ch13_uart_1.vhd(182) " "Info (10041): Inferred latch for \"MCP3202_CH1_0\[1\]\" at ch13_uart_1.vhd(182)" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 182 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rs232_t1.vhd 2 1 " "Warning: Using design file rs232_t1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_T1-Albert " "Info: Found design unit 1: RS232_T1-Albert" {  } { { "rs232_t1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_t1.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RS232_T1 " "Info: Found entity 1: RS232_T1" {  } { { "rs232_t1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_t1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_T1 RS232_T1:U1 " "Info: Elaborating entity \"RS232_T1\" for hierarchy \"RS232_T1:U1\"" {  } { { "ch13_uart_1.vhd" "U1" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Tx_B_Clr rs232_t1.vhd(34) " "Warning (10492): VHDL Process Statement warning at rs232_t1.vhd(34): signal \"Tx_B_Clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rs232_t1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_t1.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rs232_r2.vhd 2 1 " "Warning: Using design file rs232_r2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_R2-Albert " "Info: Found design unit 1: RS232_R2-Albert" {  } { { "rs232_r2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_r2.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RS232_R2 " "Info: Found entity 1: RS232_R2" {  } { { "rs232_r2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_r2.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_R2 RS232_R2:U2 " "Info: Elaborating entity \"RS232_R2\" for hierarchy \"RS232_R2:U2\"" {  } { { "ch13_uart_1.vhd" "U2" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 160 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "StopNn rs232_r2.vhd(19) " "Warning (10036): Verilog HDL or VHDL warning at rs232_r2.vhd(19): object \"StopNn\" assigned a value but never read" {  } { { "rs232_r2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_r2.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rx_R rs232_r2.vhd(39) " "Warning (10492): VHDL Process Statement warning at rs232_r2.vhd(39): signal \"Rx_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rs232_r2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_r2.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mcp3202_driver.vhd 2 1 " "Warning: Using design file mcp3202_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCP3202_Driver-Albert " "Info: Found design unit 1: MCP3202_Driver-Albert" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MCP3202_Driver " "Info: Found entity 1: MCP3202_Driver" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCP3202_Driver MCP3202_Driver:U3 " "Info: Elaborating entity \"MCP3202_Driver\" for hierarchy \"MCP3202_Driver:U3\"" {  } { { "ch13_uart_1.vhd" "U3" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 161 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP3202_try_N mcp3202_driver.vhd(38) " "Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(38): signal \"MCP3202_try_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP3202_CH1_0 mcp3202_driver.vhd(39) " "Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(39): signal \"MCP3202_CH1_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP3202_CH1_0 mcp3202_driver.vhd(42) " "Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(42): signal \"MCP3202_CH1_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP3202_SGL_DIFF mcp3202_driver.vhd(42) " "Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(42): signal \"MCP3202_SGL_DIFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP3202_Chs mcp3202_driver.vhd(34) " "Warning (10631): VHDL Process Statement warning at mcp3202_driver.vhd(34): inferring latch(es) for signal or variable \"MCP3202_Chs\", which holds its previous value in one or more paths through the process" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP3202Dis mcp3202_driver.vhd(34) " "Warning (10631): VHDL Process Statement warning at mcp3202_driver.vhd(34): inferring latch(es) for signal or variable \"MCP3202Dis\", which holds its previous value in one or more paths through the process" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP3202Dis\[0\] mcp3202_driver.vhd(34) " "Info (10041): Inferred latch for \"MCP3202Dis\[0\]\" at mcp3202_driver.vhd(34)" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP3202Dis\[2\] mcp3202_driver.vhd(34) " "Info (10041): Inferred latch for \"MCP3202Dis\[2\]\" at mcp3202_driver.vhd(34)" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP3202_Chs\[1\] mcp3202_driver.vhd(34) " "Info (10041): Inferred latch for \"MCP3202_Chs\[1\]\" at mcp3202_driver.vhd(34)" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcm_4bit_driver.vhd 2 1 " "Warning: Using design file lcm_4bit_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCM_4bit_driver-Albert " "Info: Found design unit 1: LCM_4bit_driver-Albert" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCM_4bit_driver " "Info: Found entity 1: LCM_4bit_driver" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCM_4bit_driver LCM_4bit_driver:LCMset " "Info: Elaborating entity \"LCM_4bit_driver\" for hierarchy \"LCM_4bit_driver:LCMset\"" {  } { { "ch13_uart_1.vhd" "LCMset" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DBi lcm_4bit_driver.vhd(39) " "Warning (10492): VHDL Process Statement warning at lcm_4bit_driver.vhd(39): signal \"DBi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RS lcm_4bit_driver.vhd(40) " "Warning (10492): VHDL Process Statement warning at lcm_4bit_driver.vhd(40): signal \"RS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RW lcm_4bit_driver.vhd(42) " "Warning (10492): VHDL Process Statement warning at lcm_4bit_driver.vhd(42): signal \"RW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RS232_R2:U2\|RDf " "Warning: Found clock multiplexer RS232_R2:U2\|RDf" {  } { { "rs232_r2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_r2.vhd" 22 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Info: Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "ch13_uart_1.vhd" "Div2" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 243 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ch13_uart_1.vhd" "Mod0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 240 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "ch13_uart_1.vhd" "Div1" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 242 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "ch13_uart_1.vhd" "Mod2" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 242 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ch13_uart_1.vhd" "Div0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 241 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "ch13_uart_1.vhd" "Mod1" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 241 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "ch13_uart_1.vhd" "Div5" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 248 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "ch13_uart_1.vhd" "Div4" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 247 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "ch13_uart_1.vhd" "Mod5" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 247 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "ch13_uart_1.vhd" "Div3" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 246 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "ch13_uart_1.vhd" "Mod4" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 246 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "ch13_uart_1.vhd" "Mod3" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 245 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 243 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info: Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 243 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Info: Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Info: Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_h8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_h8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_h8f " "Info: Found entity 1: alt_u_div_h8f" {  } { { "db/alt_u_div_h8f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_h8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 240 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 240 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Info: Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/lpm_divide_7bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Info: Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 242 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 242 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ohm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ohm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ohm " "Info: Found entity 1: lpm_divide_ohm" {  } { { "db/lpm_divide_ohm.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/lpm_divide_ohm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Info: Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t5f " "Info: Found entity 1: alt_u_div_t5f" {  } { { "db/alt_u_div_t5f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_t5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 241 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 241 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lhm " "Info: Found entity 1: lpm_divide_lhm" {  } { { "db/lpm_divide_lhm.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/lpm_divide_lhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Info: Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_n5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_n5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_n5f " "Info: Found entity 1: alt_u_div_n5f" {  } { { "db/alt_u_div_n5f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_n5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[16\]\[1\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[16\]\[1\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[16\]\[3\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[16\]\[3\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[16\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[16\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[16\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[16\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[15\]\[0\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[15\]\[0\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[15\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[15\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[15\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[15\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[14\]\[3\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[14\]\[3\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[14\]\[6\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[14\]\[6\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[13\]\[0\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[13\]\[0\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[13\]\[1\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[13\]\[1\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[13\]\[6\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[13\]\[6\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[12\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[12\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[11\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[11\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[6\]\[1\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[6\]\[1\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[6\]\[3\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[6\]\[3\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[6\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[6\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[6\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[6\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[5\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[5\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[5\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[5\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[4\]\[3\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[4\]\[3\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[4\]\[6\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[4\]\[6\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[3\]\[0\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[3\]\[0\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[3\]\[1\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[3\]\[1\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[3\]\[6\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[3\]\[6\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[2\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[2\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[2\]\[7\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[2\]\[7\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[0\]\[0\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[0\]\[0\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[0\]\[2\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[0\]\[2\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[0\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[0\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[20\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[20\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[20\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[20\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[19\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[19\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[19\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[19\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[18\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[18\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[18\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[18\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[17\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[17\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[17\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[17\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[10\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[10\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[10\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[10\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[9\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[9\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[9\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[9\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[8\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[8\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[8\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[8\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[7\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[7\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[7\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[7\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCMx\[0\] " "Warning: Latch LCMx\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCM\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCM\[0\]" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 184 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCMx\[1\] " "Warning: Latch LCMx\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCM\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCM\[1\]" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 184 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCM_com_data2\[1\]\[0\] " "Warning: Latch LCM_com_data2\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCM\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCM\[0\]" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 184 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 254 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "rs232_t1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_t1.vhd" 15 -1 0 } } { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 20 -1 0 } } { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 36 -1 0 } } { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 184 -1 0 } } { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 24 -1 0 } } { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } } { "rs232_r2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_r2.vhd" 22 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_4bit_driver:LCMset\|RSo LCM_4bit_driver:LCMset\|RSo~_emulated LCM_4bit_driver:LCMset\|RSo~latch " "Warning (13310): Register \"LCM_4bit_driver:LCMset\|RSo\" is converted into an equivalent circuit using register \"LCM_4bit_driver:LCMset\|RSo~_emulated\" and latch \"LCM_4bit_driver:LCMset\|RSo~latch\"" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "RS232_R2:U2\|Rx_R2 RS232_R2:U2\|Rx_R2~_emulated RS232_R2:U2\|Rx_R2~latch " "Warning (13310): Register \"RS232_R2:U2\|Rx_R2\" is converted into an equivalent circuit using register \"RS232_R2:U2\|Rx_R2~_emulated\" and latch \"RS232_R2:U2\|Rx_R2~latch\"" {  } { { "rs232_r2.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/rs232_r2.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[1\]\[0\] LCM_com_data\[1\]\[0\]~_emulated LCM_com_data\[1\]\[0\]~latch " "Warning (13310): Register \"LCM_com_data\[1\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[1\]\[0\]~_emulated\" and latch \"LCM_com_data\[1\]\[0\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[9\]\[6\] LCM_com_data\[9\]\[6\]~_emulated LCM_com_data\[9\]\[6\]~latch " "Warning (13310): Register \"LCM_com_data\[9\]\[6\]\" is converted into an equivalent circuit using register \"LCM_com_data\[9\]\[6\]~_emulated\" and latch \"LCM_com_data\[9\]\[6\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_4bit_driver:LCMset\|DBii\[0\] LCM_4bit_driver:LCMset\|DBii\[0\]~_emulated LCM_4bit_driver:LCMset\|DBii\[0\]~latch " "Warning (13310): Register \"LCM_4bit_driver:LCMset\|DBii\[0\]\" is converted into an equivalent circuit using register \"LCM_4bit_driver:LCMset\|DBii\[0\]~_emulated\" and latch \"LCM_4bit_driver:LCMset\|DBii\[0\]~latch\"" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_4bit_driver:LCMset\|DBii\[1\] LCM_4bit_driver:LCMset\|DBii\[1\]~_emulated LCM_4bit_driver:LCMset\|DBii\[1\]~latch " "Warning (13310): Register \"LCM_4bit_driver:LCMset\|DBii\[1\]\" is converted into an equivalent circuit using register \"LCM_4bit_driver:LCMset\|DBii\[1\]~_emulated\" and latch \"LCM_4bit_driver:LCMset\|DBii\[1\]~latch\"" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_4bit_driver:LCMset\|DBii\[2\] LCM_4bit_driver:LCMset\|DBii\[2\]~_emulated LCM_4bit_driver:LCMset\|DBii\[2\]~latch " "Warning (13310): Register \"LCM_4bit_driver:LCMset\|DBii\[2\]\" is converted into an equivalent circuit using register \"LCM_4bit_driver:LCMset\|DBii\[2\]~_emulated\" and latch \"LCM_4bit_driver:LCMset\|DBii\[2\]~latch\"" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_4bit_driver:LCMset\|DBii\[3\] LCM_4bit_driver:LCMset\|DBii\[3\]~_emulated LCM_4bit_driver:LCMset\|DBii\[3\]~latch " "Warning (13310): Register \"LCM_4bit_driver:LCMset\|DBii\[3\]\" is converted into an equivalent circuit using register \"LCM_4bit_driver:LCMset\|DBii\[3\]~_emulated\" and latch \"LCM_4bit_driver:LCMset\|DBii\[3\]~latch\"" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/lcm_4bit_driver.vhd" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LN LN~_emulated LN~latch " "Warning (13310): Register \"LN\" is converted into an equivalent circuit using register \"LN~_emulated\" and latch \"LN~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 151 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[16\]\[7\] LCM_com_data\[16\]\[7\]~_emulated LCM_com_data\[16\]\[7\]~latch " "Warning (13310): Register \"LCM_com_data\[16\]\[7\]\" is converted into an equivalent circuit using register \"LCM_com_data\[16\]\[7\]~_emulated\" and latch \"LCM_com_data\[16\]\[7\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[4\]\[2\] LCM_com_data\[4\]\[2\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[4\]\[2\]\" is converted into an equivalent circuit using register \"LCM_com_data\[4\]\[2\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[12\]\[6\] LCM_com_data\[12\]\[6\]~_emulated LCM_com_data\[12\]\[6\]~latch " "Warning (13310): Register \"LCM_com_data\[12\]\[6\]\" is converted into an equivalent circuit using register \"LCM_com_data\[12\]\[6\]~_emulated\" and latch \"LCM_com_data\[12\]\[6\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[13\]\[6\] LCM_com_data\[13\]\[6\]~_emulated LCM_com_data\[12\]\[6\]~latch " "Warning (13310): Register \"LCM_com_data\[13\]\[6\]\" is converted into an equivalent circuit using register \"LCM_com_data\[13\]\[6\]~_emulated\" and latch \"LCM_com_data\[12\]\[6\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[14\]\[6\] LCM_com_data\[14\]\[6\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[14\]\[6\]\" is converted into an equivalent circuit using register \"LCM_com_data\[14\]\[6\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[2\]\[0\] LCM_com_data\[2\]\[0\]~_emulated LCM_com_data\[1\]\[0\]~latch " "Warning (13310): Register \"LCM_com_data\[2\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[2\]\[0\]~_emulated\" and latch \"LCM_com_data\[1\]\[0\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[6\]\[5\] LCM_com_data\[6\]\[5\]~_emulated LCM_com_data\[16\]\[7\]~latch " "Warning (13310): Register \"LCM_com_data\[6\]\[5\]\" is converted into an equivalent circuit using register \"LCM_com_data\[6\]\[5\]~_emulated\" and latch \"LCM_com_data\[16\]\[7\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[12\]\[5\] LCM_com_data\[12\]\[5\]~_emulated LCM_com_data\[12\]\[5\]~latch " "Warning (13310): Register \"LCM_com_data\[12\]\[5\]\" is converted into an equivalent circuit using register \"LCM_com_data\[12\]\[5\]~_emulated\" and latch \"LCM_com_data\[12\]\[5\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[6\]\[2\] LCM_com_data\[6\]\[2\]~_emulated LCM_com_data\[12\]\[5\]~latch " "Warning (13310): Register \"LCM_com_data\[6\]\[2\]\" is converted into an equivalent circuit using register \"LCM_com_data\[6\]\[2\]~_emulated\" and latch \"LCM_com_data\[12\]\[5\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[10\]\[3\] LCM_com_data\[10\]\[3\]~_emulated LCM_com_data\[16\]\[7\]~latch " "Warning (13310): Register \"LCM_com_data\[10\]\[3\]\" is converted into an equivalent circuit using register \"LCM_com_data\[10\]\[3\]~_emulated\" and latch \"LCM_com_data\[16\]\[7\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[9\]\[3\] LCM_com_data\[9\]\[3\]~_emulated LCM_com_data\[12\]\[6\]~latch " "Warning (13310): Register \"LCM_com_data\[9\]\[3\]\" is converted into an equivalent circuit using register \"LCM_com_data\[9\]\[3\]~_emulated\" and latch \"LCM_com_data\[12\]\[6\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[18\]\[3\] LCM_com_data\[18\]\[3\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[18\]\[3\]\" is converted into an equivalent circuit using register \"LCM_com_data\[18\]\[3\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[10\]\[2\] LCM_com_data\[10\]\[2\]~_emulated LCM_com_data\[9\]\[6\]~latch " "Warning (13310): Register \"LCM_com_data\[10\]\[2\]\" is converted into an equivalent circuit using register \"LCM_com_data\[10\]\[2\]~_emulated\" and latch \"LCM_com_data\[9\]\[6\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[17\]\[2\] LCM_com_data\[17\]\[2\]~_emulated LCM_com_data\[1\]\[0\]~latch " "Warning (13310): Register \"LCM_com_data\[17\]\[2\]\" is converted into an equivalent circuit using register \"LCM_com_data\[17\]\[2\]~_emulated\" and latch \"LCM_com_data\[1\]\[0\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[18\]\[2\] LCM_com_data\[18\]\[2\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[18\]\[2\]\" is converted into an equivalent circuit using register \"LCM_com_data\[18\]\[2\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[7\]\[1\] LCM_com_data\[7\]\[1\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[7\]\[1\]\" is converted into an equivalent circuit using register \"LCM_com_data\[7\]\[1\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[10\]\[1\] LCM_com_data\[10\]\[1\]~_emulated LCM_com_data\[1\]\[0\]~latch " "Warning (13310): Register \"LCM_com_data\[10\]\[1\]\" is converted into an equivalent circuit using register \"LCM_com_data\[10\]\[1\]~_emulated\" and latch \"LCM_com_data\[1\]\[0\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[13\]\[1\] LCM_com_data\[13\]\[1\]~_emulated LCM_com_data\[9\]\[6\]~latch " "Warning (13310): Register \"LCM_com_data\[13\]\[1\]\" is converted into an equivalent circuit using register \"LCM_com_data\[13\]\[1\]~_emulated\" and latch \"LCM_com_data\[9\]\[6\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[9\]\[1\] LCM_com_data\[9\]\[1\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[9\]\[1\]\" is converted into an equivalent circuit using register \"LCM_com_data\[9\]\[1\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[18\]\[1\] LCM_com_data\[18\]\[1\]~_emulated LCM_com_data\[16\]\[7\]~latch " "Warning (13310): Register \"LCM_com_data\[18\]\[1\]\" is converted into an equivalent circuit using register \"LCM_com_data\[18\]\[1\]~_emulated\" and latch \"LCM_com_data\[16\]\[7\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[7\]\[0\] LCM_com_data\[7\]\[0\]~_emulated LCM_com_data\[12\]\[5\]~latch " "Warning (13310): Register \"LCM_com_data\[7\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[7\]\[0\]~_emulated\" and latch \"LCM_com_data\[12\]\[5\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[10\]\[0\] LCM_com_data\[10\]\[0\]~_emulated LCM_com_data\[9\]\[6\]~latch " "Warning (13310): Register \"LCM_com_data\[10\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[10\]\[0\]~_emulated\" and latch \"LCM_com_data\[9\]\[6\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[8\]\[0\] LCM_com_data\[8\]\[0\]~_emulated LCM_com_data\[9\]\[6\]~latch " "Warning (13310): Register \"LCM_com_data\[8\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[8\]\[0\]~_emulated\" and latch \"LCM_com_data\[9\]\[6\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[9\]\[0\] LCM_com_data\[9\]\[0\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[9\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[9\]\[0\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[17\]\[0\] LCM_com_data\[17\]\[0\]~_emulated LCM_com_data\[1\]\[0\]~latch " "Warning (13310): Register \"LCM_com_data\[17\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[17\]\[0\]~_emulated\" and latch \"LCM_com_data\[1\]\[0\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[18\]\[0\] LCM_com_data\[18\]\[0\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[18\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[18\]\[0\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[19\]\[0\] LCM_com_data\[19\]\[0\]~_emulated LCM_com_data\[16\]\[7\]~latch " "Warning (13310): Register \"LCM_com_data\[19\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[19\]\[0\]~_emulated\" and latch \"LCM_com_data\[16\]\[7\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[20\]\[0\] LCM_com_data\[20\]\[0\]~_emulated LCM_com_data\[16\]\[7\]~latch " "Warning (13310): Register \"LCM_com_data\[20\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[20\]\[0\]~_emulated\" and latch \"LCM_com_data\[16\]\[7\]~latch\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data\[16\]\[7\]~latch LCMx\[1\] " "Info: Duplicate LATCH primitive \"LCM_com_data\[16\]\[7\]~latch\" merged with LATCH primitive \"LCMx\[1\]\"" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MCP3202_Driver:U3\|MCP3202_tryN\[0\] High " "Critical Warning (18010): Register MCP3202_Driver:U3\|MCP3202_tryN\[0\] will power up to High" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/mcp3202_driver.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CMDn\[1\] High " "Critical Warning (18010): Register CMDn\[1\] will power up to High" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 184 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCM_INI\[1\] High " "Critical Warning (18010): Register LCM_INI\[1\] will power up to High" {  } { { "ch13_uart_1.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/ch13_uart_1.vhd" 257 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RS232_T1:U1\|TX_P_NEOSM " "Info: Register \"RS232_T1:U1\|TX_P_NEOSM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RS232_T1:U1\|BaudRate1234\[1\] " "Info: Register \"RS232_T1:U1\|BaudRate1234\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RS232_T1:U1\|BaudRate1234\[0\] " "Info: Register \"RS232_T1:U1\|BaudRate1234\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RS232_R2:U2\|BaudRate1234\[0\] " "Info: Register \"RS232_R2:U2\|BaudRate1234\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "RS232_R2:U2\|BaudRate1234\[1\] " "Info: Register \"RS232_R2:U2\|BaudRate1234\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[18\] " "Info: Register \"FD\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[19\] " "Info: Register \"FD\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[20\] " "Info: Register \"FD\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[21\] " "Info: Register \"FD\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[22\] " "Info: Register \"FD\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[23\] " "Info: Register \"FD\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[24\] " "Info: Register \"FD\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_6_result_int\[0\]~14" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 66 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_8_result_int\[0\]~18 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_8_result_int\[0\]~18 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"lpm_divide:Mod4\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH13/CH13_UART_1/db/alt_u_div_l8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1970 " "Info: Implemented 1970 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info: Implemented 4 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1954 " "Info: Implemented 1954 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "308 " "Info: Peak virtual memory: 308 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 11:59:58 2018 " "Info: Processing ended: Sat Mar 10 11:59:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
