<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test access to nonexistent associative array element
rc: 139 (means success: 0)
tags: 7.8.6 7.9.1
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-7/arrays/associative
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv</a>
defines: 
time_elapsed: 1.024s
ram usage: 40036 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp3k8814ix/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-7/arrays/associative <a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-7" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-7" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:7</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-7" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp3k8814ix/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp3k8814ix/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp3k8814ix/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv</a>, line:7, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:12
       |vpiFullName:work@top
       |vpiStmt:
       \_assignment: , line:13
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (arr), line:13
           |vpiName:arr
           |vpiFullName:work@top.arr
           |vpiIndex:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:10
             |vpiSize:32
             |INT:10
         |vpiRhs:
         \_constant: , line:13
           |vpiConstType:7
           |vpiDecompile:10
           |vpiSize:32
           |INT:10
       |vpiStmt:
       \_sys_func_call: ($display), line:14
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:14
           |vpiConstType:6
           |vpiDecompile:&#34;:assert: (%d == 1)&#34;
           |vpiSize:20
           |STRING:&#34;:assert: (%d == 1)&#34;
         |vpiArgument:
         \_ref_obj: (arr.size), line:14
           |vpiName:arr.size
       |vpiStmt:
       \_sys_func_call: ($display), line:17
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:17
           |vpiConstType:6
           |vpiDecompile:&#34;:re: BEGIN:ARRAY_NONEXISTENT&#34;
           |vpiSize:30
           |STRING:&#34;:re: BEGIN:ARRAY_NONEXISTENT&#34;
       |vpiStmt:
       \_assignment: , line:18
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (r), line:18
           |vpiName:r
           |vpiFullName:work@top.r
         |vpiRhs:
         \_bit_select: (arr), line:18
           |vpiName:arr
           |vpiFullName:work@top.arr
           |vpiIndex:
           \_constant: , line:18
             |vpiConstType:7
             |vpiDecompile:9
             |vpiSize:32
             |INT:9
       |vpiStmt:
       \_sys_func_call: ($display), line:19
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:19
           |vpiConstType:6
           |vpiDecompile:&#34;:re: END&#34;
           |vpiSize:10
           |STRING:&#34;:re: END&#34;
   |vpiNet:
   \_logic_net: (arr), line:9
     |vpiName:arr
     |vpiFullName:work@top.arr
   |vpiNet:
   \_logic_net: (r), line:10
     |vpiName:r
     |vpiFullName:work@top.r
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv</a>, line:7
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (r), line:10, parent:work@top
     |vpiName:r
     |vpiFullName:work@top.r
   |vpiArrayNet:
   \_array_net: (arr), line:9, parent:work@top
     |vpiName:arr
     |vpiFullName:work@top.arr
     |vpiSize:1
     |vpiNet:
     \_logic_net: , parent:arr
       |vpiFullName:work@top.arr
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \r of type 36
Object: \arr of type 114
Object: \work_top of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \arr of type 106
Object:  of type 7
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \arr.size of type 608
Object: \$display of type 56
Object:  of type 7
Object:  of type 3
Object: \r of type 608
Object: \arr of type 106
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \arr of type 36
Object: \r of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x343e5c0] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-10" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:10</a>.0-10.0&gt; [0x343e800] str=&#39;\r&#39;
      AST_MEMORY &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-9" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:9</a>.0-9.0&gt; [0x343ead0] str=&#39;\arr&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x343ee10]
        AST_BLOCK &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-12" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:12</a>.0-12.0&gt; [0x343efc0]
          AST_ASSIGN_EQ &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-13" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:13</a>.0-13.0&gt; [0x3439d60]
            AST_IDENTIFIER &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-13" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:13</a>.0-13.0&gt; [0x343a160] str=&#39;\arr&#39;
              AST_RANGE &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-13" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:13</a>.0-13.0&gt; [0x343a590]
                AST_CONSTANT &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-13" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:13</a>.0-13.0&gt; [0x343a760] bits=&#39;00000000000000000000000000001010&#39;(32) range=[31:0] int=10
            AST_CONSTANT &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-13" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:13</a>.0-13.0&gt; [0x343aad0] bits=&#39;00000000000000000000000000001010&#39;(32) range=[31:0] int=10
          AST_TCALL &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-14" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:14</a>.0-14.0&gt; [0x343a9b0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-14" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:14</a>.0-14.0&gt; [0x343af00] str=&#39;&#34;:assert: (%d == 1)&#34;&#39; bits=&#39;0010001000111010011000010111001101110011011001010111001001110100001110100010000000101000001001010110010000100000001111010011110100100000001100010010100100100010&#39;(160) range=[159:0] int=540092706
            AST_IDENTIFIER &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-14" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:14</a>.0-14.0&gt; [0x343ac90] str=&#39;\arr.size&#39;
          AST_TCALL &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-17" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:17</a>.0-17.0&gt; [0x343b130] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-17" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:17</a>.0-17.0&gt; [0x343b4d0] str=&#39;&#34;:re: BEGIN:ARRAY_NONEXISTENT&#34;&#39; bits=&#39;001000100011101001110010011001010011101000100000010000100100010101000111010010010100111000111010010000010101001001010010010000010101100101011111010011100100111101001110010001010101100001001001010100110101010001000101010011100101010000100010&#39;(240) range=[239:0] int=1162761250
          AST_ASSIGN_EQ &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-18" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:18</a>.0-18.0&gt; [0x343b250]
            AST_IDENTIFIER &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-18" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:18</a>.0-18.0&gt; [0x343b6f0] str=&#39;\r&#39;
            AST_IDENTIFIER &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-18" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:18</a>.0-18.0&gt; [0x343b8d0] str=&#39;\arr&#39;
              AST_RANGE &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-18" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:18</a>.0-18.0&gt; [0x343ba30]
                AST_CONSTANT &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-18" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:18</a>.0-18.0&gt; [0x343bbd0] bits=&#39;00000000000000000000000000001001&#39;(32) range=[31:0] int=9
          AST_TCALL &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-19" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:19</a>.0-19.0&gt; [0x343bd90] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../../tests/chapter-7/arrays/associative/nonexistent.sv.html#l-19" target="file-frame">tests/chapter-7/arrays/associative/nonexistent.sv:19</a>.0-19.0&gt; [0x343c090] str=&#39;&#34;:re: END&#34;&#39; bits=&#39;00100010001110100111001001100101001110100010000001000101010011100100010000100010&#39;(80) range=[79:0] int=1162757154
Segmentation fault

</pre>
</body>