// Seed: 3297311054
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output wor id_9,
    input wire id_10,
    input wand id_11,
    input tri0 void id_12,
    output wand id_13,
    output tri0 id_14,
    output uwire id_15
);
  tri id_17 = id_2;
  assign module_1.type_8 = 0;
  tri id_18;
  id_19[1] (
      id_5, id_7
  );
  wire id_20;
  always id_18.id_11 = id_10;
endmodule
module module_1 (
    output supply0 id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wor id_13,
    input tri id_14
);
  assign id_11 = id_1;
  assign id_11 = 1'd0;
  tri1 id_16, id_17;
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_6,
      id_4,
      id_2,
      id_13,
      id_4,
      id_10,
      id_6,
      id_2,
      id_5,
      id_4,
      id_14,
      id_2,
      id_0,
      id_11
  );
  wor id_19, id_20;
  assign id_19 = 1'b0;
  assign id_2  = id_20;
  always
    if (-1) id_16 = -1'b0;
    else id_7 = -1'b0;
endmodule
