{"Source Block": ["zipcpu/rtl/zipbones.v@110:121@HdlStmProcess", "\tassign\tdbg_cmd_write = (i_dbg_cyc)&&(i_dbg_stb)&&(i_dbg_we)&&(~i_dbg_addr);\n\t//\n\t// Always start us off with an initial reset\n\t//\n\tinitial\tcmd_reset = 1'b1;\n\talways @(posedge i_clk)\n\t\tcmd_reset <= ((dbg_cmd_write)&&(i_dbg_data[6]));\n\t//\n\tinitial\tcmd_halt  = START_HALTED;\n\talways @(posedge i_clk)\n\t\tif (i_rst)\n\t\t\tcmd_halt <= (START_HALTED == 1)? 1'b1 : 1'b0;\n"], "Clone Blocks": [["zipcpu/rtl/zipsystem.v@314:324", "\t//\n\tinitial\tcmd_reset = 1'b1;\n\talways @(posedge i_clk)\n\t\tcmd_reset <= ((dbg_cmd_write)&&(dbg_idata[6]));\n\t//\n\tinitial\tcmd_halt  = START_HALTED;\n\talways @(posedge i_clk)\n\t\tif (i_rst)\n\t\t\tcmd_halt <= (START_HALTED == 1)? 1'b1 : 1'b0;\n\t\telse if (dbg_cmd_write)\n\t\t\tcmd_halt <= ((dbg_idata[10])||(dbg_idata[8]));\n"], ["zipcpu/rtl/zipbones.v@109:119", "\twire\t[3:0]\tcpu_dbg_cc;\n\tassign\tdbg_cmd_write = (i_dbg_cyc)&&(i_dbg_stb)&&(i_dbg_we)&&(~i_dbg_addr);\n\t//\n\t// Always start us off with an initial reset\n\t//\n\tinitial\tcmd_reset = 1'b1;\n\talways @(posedge i_clk)\n\t\tcmd_reset <= ((dbg_cmd_write)&&(i_dbg_data[6]));\n\t//\n\tinitial\tcmd_halt  = START_HALTED;\n\talways @(posedge i_clk)\n"], ["zipcpu/rtl/zipbones.v@113:123", "\t//\n\tinitial\tcmd_reset = 1'b1;\n\talways @(posedge i_clk)\n\t\tcmd_reset <= ((dbg_cmd_write)&&(i_dbg_data[6]));\n\t//\n\tinitial\tcmd_halt  = START_HALTED;\n\talways @(posedge i_clk)\n\t\tif (i_rst)\n\t\t\tcmd_halt <= (START_HALTED == 1)? 1'b1 : 1'b0;\n\t\telse if (dbg_cmd_write)\n\t\t\tcmd_halt <= ((i_dbg_data[10])||(i_dbg_data[8]));\n"], ["zipcpu/rtl/zipsystem.v@311:322", "\treg\t[5:0]\tcmd_addr;\n\twire\t[3:0]\tcpu_dbg_cc;\n\tassign\tdbg_cmd_write = (dbg_cyc)&&(dbg_stb)&&(dbg_we)&&(~dbg_addr);\n\t//\n\tinitial\tcmd_reset = 1'b1;\n\talways @(posedge i_clk)\n\t\tcmd_reset <= ((dbg_cmd_write)&&(dbg_idata[6]));\n\t//\n\tinitial\tcmd_halt  = START_HALTED;\n\talways @(posedge i_clk)\n\t\tif (i_rst)\n\t\t\tcmd_halt <= (START_HALTED == 1)? 1'b1 : 1'b0;\n"]], "Diff Content": {"Delete": [[116, "\t\tcmd_reset <= ((dbg_cmd_write)&&(i_dbg_data[6]));\n"]], "Add": [[116, "\t\tcmd_reset <= ((dbg_cmd_write)&&(i_dbg_data[`RESET_BIT]));\n"]]}}