DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "Common"
unitName "CommonLib"
)
(DmPackageRef
library "Ethernet"
unitName "ethernet"
)
(DmPackageRef
library "gates"
unitName "gates"
)
]
instances [
(Instance
name "fifoBridge0"
duLibraryName "Memory"
duName "fifoBridge"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "fifoDepth"
type "positive"
value "fifoDepth"
)
(GiElement
name "firstWordFallThrough"
type "boolean"
value "true"
e "first byte written into the FIFO immediately appears on the output"
)
]
mwi 0
uid 1250,0
)
(Instance
name "if0_ethernetFifo"
duLibraryName "Ethernet"
duName "ethernetFifo"
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "if0_ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "if0_ramDataBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "disable_txFifoFull"
type "boolean"
value "if0_disable_txFifoFull"
e "-- disable the txFifoFull signal to reduce logic and gain timing; txFifoFull is always '0' when disabled"
)
]
mwi 0
uid 1854,0
)
(Instance
name "if1_ethernetFifo"
duLibraryName "Ethernet"
duName "ethernetFifo"
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "if1_ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "if1_ramDataBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "disable_txFifoFull"
type "boolean"
value "if1_disable_txFifoFull"
e "-- disable the txFifoFull signal to reduce logic and gain timing; txFifoFull is always '0' when disabled"
)
]
mwi 0
uid 1924,0
)
]
libraryRefs [
"ieee"
"Common"
"Ethernet"
"gates"
"Memory"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\ethernet@bridge\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\ethernet@bridge\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\ethernet@bridge"
)
(vvPair
variable "d_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\ethernetBridge"
)
(vvPair
variable "date"
value "11.11.2019"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "ethernetBridge"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "silvan.zahno"
)
(vvPair
variable "graphical_source_date"
value "11.11.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE6996"
)
(vvPair
variable "graphical_source_time"
value "07:36:33"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE6996"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Ethernet"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HEI_LIBS_DIR/Ethernet/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/Libraries/Ethernet/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "ethernetBridge"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\ethernet@bridge\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\work\\git\\Education\\eln\\labo\\solution\\eln_labs\\Libs\\Ethernet\\hds\\ethernetBridge\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "07:36:33"
)
(vvPair
variable "unit"
value "ethernetBridge"
)
(vvPair
variable "user"
value "silvan.zahno"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 985,0
optionalChildren [
*1 (Net
uid 9,0
decl (Decl
n "if0_ethfifo_rxData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
prec "-- Architecture declarations

   -- Internal signal declarations"
preAdd 0
o 17
suid 1,0
)
declText (MLText
uid 10,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,50800,57000,54000"
st "-- Architecture declarations

   -- Internal signal declarations
SIGNAL if0_ethfifo_rxData  : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*2 (Net
uid 11,0
decl (Decl
n "if0_ethfifo_rxEmpty"
t "std_ulogic"
o 18
suid 2,0
)
declText (MLText
uid 12,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,54000,40000,54800"
st "SIGNAL if0_ethfifo_rxEmpty : std_ulogic"
)
)
*3 (Net
uid 13,0
decl (Decl
n "if0_ethfifo_rxRd"
t "std_ulogic"
o 19
suid 3,0
)
declText (MLText
uid 14,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,54800,40000,55600"
st "SIGNAL if0_ethfifo_rxRd    : std_ulogic"
)
)
*4 (Net
uid 15,0
decl (Decl
n "if0_ethfifo_txData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 20
suid 4,0
)
declText (MLText
uid 16,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,55600,57000,56400"
st "SIGNAL if0_ethfifo_txData  : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*5 (Net
uid 17,0
decl (Decl
n "if0_ethfifo_txFull"
t "std_ulogic"
o 21
suid 5,0
)
declText (MLText
uid 18,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,56400,40000,57200"
st "SIGNAL if0_ethfifo_txFull  : std_ulogic"
)
)
*6 (Net
uid 19,0
decl (Decl
n "if0_ethfifo_txWr"
t "std_ulogic"
o 22
suid 6,0
)
declText (MLText
uid 20,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,57200,40000,58000"
st "SIGNAL if0_ethfifo_txWr    : std_ulogic"
)
)
*7 (Net
uid 21,0
decl (Decl
n "if1_ethfifo_rxData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 23
suid 7,0
)
declText (MLText
uid 22,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,58000,57000,58800"
st "SIGNAL if1_ethfifo_rxData  : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*8 (Net
uid 23,0
decl (Decl
n "if1_ethfifo_rxEmpty"
t "std_ulogic"
o 24
suid 8,0
)
declText (MLText
uid 24,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,58800,40000,59600"
st "SIGNAL if1_ethfifo_rxEmpty : std_ulogic"
)
)
*9 (Net
uid 25,0
decl (Decl
n "if1_ethfifo_rxRd"
t "std_ulogic"
o 25
suid 9,0
)
declText (MLText
uid 26,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,59600,40000,60400"
st "SIGNAL if1_ethfifo_rxRd    : std_ulogic"
)
)
*10 (Net
uid 27,0
decl (Decl
n "if1_ethfifo_txData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 26
suid 10,0
)
declText (MLText
uid 28,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,60400,57000,61200"
st "SIGNAL if1_ethfifo_txData  : std_ulogic_vector(fifoDataBitNb-1 DOWNTO 0)"
)
)
*11 (Net
uid 29,0
decl (Decl
n "if1_ethfifo_txFull"
t "std_ulogic"
o 27
suid 11,0
)
declText (MLText
uid 30,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,61200,40000,62000"
st "SIGNAL if1_ethfifo_txFull  : std_ulogic"
)
)
*12 (Net
uid 31,0
decl (Decl
n "if1_ethfifo_txWr"
t "std_ulogic"
o 28
suid 12,0
)
declText (MLText
uid 32,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,62000,40000,62800"
st "SIGNAL if1_ethfifo_txWr    : std_ulogic"
)
)
*13 (PortIoIn
uid 33,0
shape (CompositeShape
uid 34,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 35,0
sl 0
ro 270
xt "41000,121625,42500,122375"
)
(Line
uid 36,0
sl 0
ro 270
xt "42500,122000,43000,122000"
pts [
"42500,122000"
"43000,122000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 37,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 38,0
va (VaSet
)
xt "37900,121500,40000,122500"
st "clock"
ju 2
blo "40000,122300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 39,0
decl (Decl
n "clock"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
suid 13,0
)
declText (MLText
uid 40,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,36000,36500,36800"
st "clock               : std_ulogic"
)
)
*15 (PortIoIn
uid 47,0
shape (CompositeShape
uid 48,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 49,0
sl 0
ro 270
xt "41000,36625,42500,37375"
)
(Line
uid 50,0
sl 0
ro 270
xt "42500,37000,43000,37000"
pts [
"42500,37000"
"43000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 51,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 52,0
va (VaSet
)
xt "35300,36500,40000,37500"
st "if0_Rx_data"
ju 2
blo "40000,37300"
tm "WireNameMgr"
)
)
)
*16 (Net
uid 53,0
decl (Decl
n "if0_Rx_data"
t "std_ulogic_vector"
b "(if0_ramDataBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 2
suid 14,0
)
declText (MLText
uid 54,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,36800,55000,37600"
st "if0_Rx_data         : std_ulogic_vector(if0_ramDataBitNb-1 downto 0)"
)
)
*17 (PortIoIn
uid 61,0
shape (CompositeShape
uid 62,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 63,0
sl 0
ro 270
xt "41000,40625,42500,41375"
)
(Line
uid 64,0
sl 0
ro 270
xt "42500,41000,43000,41000"
pts [
"42500,41000"
"43000,41000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 65,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 66,0
va (VaSet
)
xt "32400,40500,40000,41500"
st "if0_Tx_baseAddress"
ju 2
blo "40000,41300"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 67,0
decl (Decl
n "if0_Tx_baseAddress"
t "unsigned"
b "(if0_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 15,0
)
declText (MLText
uid 68,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,37600,52000,38400"
st "if0_Tx_baseAddress  : unsigned(if0_ramAddressBitNb-1 downto 0)"
)
)
*19 (PortIoIn
uid 75,0
shape (CompositeShape
uid 76,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 77,0
sl 0
ro 270
xt "41000,94625,42500,95375"
)
(Line
uid 78,0
sl 0
ro 270
xt "42500,95000,43000,95000"
pts [
"42500,95000"
"43000,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 79,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80,0
va (VaSet
)
xt "35300,94500,40000,95500"
st "if1_Rx_data"
ju 2
blo "40000,95300"
tm "WireNameMgr"
)
)
)
*20 (Net
uid 81,0
decl (Decl
n "if1_Rx_data"
t "std_ulogic_vector"
b "(if1_ramDataBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 4
suid 16,0
)
declText (MLText
uid 82,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,38400,55000,39200"
st "if1_Rx_data         : std_ulogic_vector(if1_ramDataBitNb-1 downto 0)"
)
)
*21 (PortIoIn
uid 89,0
shape (CompositeShape
uid 90,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 91,0
sl 0
ro 270
xt "41000,98625,42500,99375"
)
(Line
uid 92,0
sl 0
ro 270
xt "42500,99000,43000,99000"
pts [
"42500,99000"
"43000,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 93,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 94,0
va (VaSet
)
xt "32400,98500,40000,99500"
st "if1_Tx_baseAddress"
ju 2
blo "40000,99300"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 95,0
decl (Decl
n "if1_Tx_baseAddress"
t "unsigned"
b "(if1_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 5
suid 17,0
)
declText (MLText
uid 96,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,39200,52000,40000"
st "if1_Tx_baseAddress  : unsigned(if1_ramAddressBitNb-1 downto 0)"
)
)
*23 (PortIoIn
uid 103,0
shape (CompositeShape
uid 104,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 105,0
sl 0
ro 270
xt "41000,122625,42500,123375"
)
(Line
uid 106,0
sl 0
ro 270
xt "42500,123000,43000,123000"
pts [
"42500,123000"
"43000,123000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 107,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 108,0
va (VaSet
)
xt "37900,122500,40000,123500"
st "reset"
ju 2
blo "40000,123300"
tm "WireNameMgr"
)
)
)
*24 (Net
uid 109,0
decl (Decl
n "reset"
t "std_ulogic"
preAdd 0
posAdd 0
o 6
suid 18,0
)
declText (MLText
uid 110,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,40000,36500,40800"
st "reset               : std_ulogic"
)
)
*25 (PortIoOut
uid 117,0
shape (CompositeShape
uid 118,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 119,0
sl 0
ro 90
xt "41000,34625,42500,35375"
)
(Line
uid 120,0
sl 0
ro 90
xt "42500,35000,43000,35000"
pts [
"43000,35000"
"42500,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 121,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 122,0
va (VaSet
)
xt "34000,34500,40000,35500"
st "if0_Rx_address"
ju 2
blo "40000,35300"
tm "WireNameMgr"
)
)
)
*26 (Net
uid 123,0
decl (Decl
n "if0_Rx_address"
t "unsigned"
b "(if0_ramAddressBitNb -1 downto 0)"
preAdd 0
posAdd 0
o 7
suid 19,0
)
declText (MLText
uid 124,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,40800,52500,41600"
st "if0_Rx_address      : unsigned(if0_ramAddressBitNb -1 downto 0)"
)
)
*27 (PortIoOut
uid 131,0
shape (CompositeShape
uid 132,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 133,0
sl 0
ro 90
xt "41000,32625,42500,33375"
)
(Line
uid 134,0
sl 0
ro 90
xt "42500,33000,43000,33000"
pts [
"43000,33000"
"42500,33000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 135,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "32300,32500,40000,33500"
st "if0_Rx_baseAddress"
ju 2
blo "40000,33300"
tm "WireNameMgr"
)
)
)
*28 (Net
uid 137,0
decl (Decl
n "if0_Rx_baseAddress"
t "unsigned"
b "(if0_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 8
suid 20,0
)
declText (MLText
uid 138,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,41600,52000,42400"
st "if0_Rx_baseAddress  : unsigned(if0_ramAddressBitNb-1 downto 0)"
)
)
*29 (PortIoOut
uid 145,0
shape (CompositeShape
uid 146,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 147,0
sl 0
ro 90
xt "41000,42625,42500,43375"
)
(Line
uid 148,0
sl 0
ro 90
xt "42500,43000,43000,43000"
pts [
"43000,43000"
"42500,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 149,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 150,0
va (VaSet
)
xt "34100,42500,40000,43500"
st "if0_Tx_address"
ju 2
blo "40000,43300"
tm "WireNameMgr"
)
)
)
*30 (Net
uid 151,0
decl (Decl
n "if0_Tx_address"
t "unsigned"
b "(if0_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 9
suid 21,0
)
declText (MLText
uid 152,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,42400,52000,43200"
st "if0_Tx_address      : unsigned(if0_ramAddressBitNb-1 downto 0)"
)
)
*31 (PortIoOut
uid 159,0
shape (CompositeShape
uid 160,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 161,0
sl 0
ro 90
xt "41000,44625,42500,45375"
)
(Line
uid 162,0
sl 0
ro 90
xt "42500,45000,43000,45000"
pts [
"43000,45000"
"42500,45000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 163,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 164,0
va (VaSet
)
xt "35400,44500,40000,45500"
st "if0_Tx_data"
ju 2
blo "40000,45300"
tm "WireNameMgr"
)
)
)
*32 (Net
uid 165,0
decl (Decl
n "if0_Tx_data"
t "std_ulogic_vector"
b "(if0_ramDataBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 22,0
)
declText (MLText
uid 166,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,43200,55000,44000"
st "if0_Tx_data         : std_ulogic_vector(if0_ramDataBitNb-1 downto 0)"
)
)
*33 (PortIoOut
uid 173,0
shape (CompositeShape
uid 174,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 175,0
sl 0
ro 90
xt "41000,46625,42500,47375"
)
(Line
uid 176,0
sl 0
ro 90
xt "42500,47000,43000,47000"
pts [
"43000,47000"
"42500,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 177,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 178,0
va (VaSet
)
xt "35200,46500,40000,47500"
st "if0_Tx_write"
ju 2
blo "40000,47300"
tm "WireNameMgr"
)
)
)
*34 (Net
uid 179,0
decl (Decl
n "if0_Tx_write"
t "std_ulogic"
preAdd 0
posAdd 0
o 11
suid 23,0
)
declText (MLText
uid 180,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,44000,36500,44800"
st "if0_Tx_write        : std_ulogic"
)
)
*35 (PortIoOut
uid 187,0
shape (CompositeShape
uid 188,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 189,0
sl 0
ro 90
xt "41000,92625,42500,93375"
)
(Line
uid 190,0
sl 0
ro 90
xt "42500,93000,43000,93000"
pts [
"43000,93000"
"42500,93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 191,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
)
xt "34000,92500,40000,93500"
st "if1_Rx_address"
ju 2
blo "40000,93300"
tm "WireNameMgr"
)
)
)
*36 (Net
uid 193,0
decl (Decl
n "if1_Rx_address"
t "unsigned"
b "(if1_ramAddressBitNb -1 downto 0)"
preAdd 0
posAdd 0
o 12
suid 24,0
)
declText (MLText
uid 194,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,44800,52500,45600"
st "if1_Rx_address      : unsigned(if1_ramAddressBitNb -1 downto 0)"
)
)
*37 (PortIoOut
uid 201,0
shape (CompositeShape
uid 202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 203,0
sl 0
ro 90
xt "41000,90625,42500,91375"
)
(Line
uid 204,0
sl 0
ro 90
xt "42500,91000,43000,91000"
pts [
"43000,91000"
"42500,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
)
xt "32300,90500,40000,91500"
st "if1_Rx_baseAddress"
ju 2
blo "40000,91300"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 207,0
decl (Decl
n "if1_Rx_baseAddress"
t "unsigned"
b "(if1_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 13
suid 25,0
)
declText (MLText
uid 208,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,45600,52000,46400"
st "if1_Rx_baseAddress  : unsigned(if1_ramAddressBitNb-1 downto 0)"
)
)
*39 (PortIoOut
uid 215,0
shape (CompositeShape
uid 216,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 217,0
sl 0
ro 90
xt "41000,100625,42500,101375"
)
(Line
uid 218,0
sl 0
ro 90
xt "42500,101000,43000,101000"
pts [
"43000,101000"
"42500,101000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 219,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 220,0
va (VaSet
)
xt "34100,100500,40000,101500"
st "if1_Tx_address"
ju 2
blo "40000,101300"
tm "WireNameMgr"
)
)
)
*40 (Net
uid 221,0
decl (Decl
n "if1_Tx_address"
t "unsigned"
b "(if1_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 14
suid 26,0
)
declText (MLText
uid 222,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,46400,52000,47200"
st "if1_Tx_address      : unsigned(if1_ramAddressBitNb-1 downto 0)"
)
)
*41 (PortIoOut
uid 229,0
shape (CompositeShape
uid 230,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 231,0
sl 0
ro 90
xt "41000,102625,42500,103375"
)
(Line
uid 232,0
sl 0
ro 90
xt "42500,103000,43000,103000"
pts [
"43000,103000"
"42500,103000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 233,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 234,0
va (VaSet
)
xt "35400,102500,40000,103500"
st "if1_Tx_data"
ju 2
blo "40000,103300"
tm "WireNameMgr"
)
)
)
*42 (Net
uid 235,0
decl (Decl
n "if1_Tx_data"
t "std_ulogic_vector"
b "(if1_ramDataBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 15
suid 27,0
)
declText (MLText
uid 236,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,47200,55000,48000"
st "if1_Tx_data         : std_ulogic_vector(if1_ramDataBitNb-1 downto 0)"
)
)
*43 (PortIoOut
uid 243,0
shape (CompositeShape
uid 244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 245,0
sl 0
ro 90
xt "41000,104625,42500,105375"
)
(Line
uid 246,0
sl 0
ro 90
xt "42500,105000,43000,105000"
pts [
"43000,105000"
"42500,105000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
)
xt "35200,104500,40000,105500"
st "if1_Tx_write"
ju 2
blo "40000,105300"
tm "WireNameMgr"
)
)
)
*44 (Net
uid 249,0
decl (Decl
n "if1_Tx_write"
t "std_ulogic"
preAdd 0
posAdd 0
o 16
suid 28,0
)
declText (MLText
uid 250,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,48000,36500,48800"
st "if1_Tx_write        : std_ulogic"
)
)
*45 (CommentText
uid 846,0
shape (Rectangle
uid 847,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "-5000,-9000,28000,-3000"
)
text (MLText
uid 848,0
va (VaSet
isHidden 1
fg "0,0,32768"
font "Arial,10,0"
)
xt "-4800,-8800,27200,-3600"
st "
Created using Mentor Graphics HDL2Graphics(TM) Technology
on - 16:43:59 17.05.2016
from - E:\\projects\\EDA\\VHDL\\boards\\ELN_board\\..\\..\\libs\\Ethernet\\hdl\\ethernetbridge_struct.vhg

"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 32600
)
)
*46 (Grouping
uid 852,0
optionalChildren [
*47 (CommentText
uid 854,0
shape (Rectangle
uid 855,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,-3000,12000,-2000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 856,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-4800,-2500,-4800,-2500"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*48 (CommentText
uid 857,0
shape (Rectangle
uid 858,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "12000,-7000,16000,-6000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 859,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "12200,-6500,12200,-6500"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*49 (CommentText
uid 860,0
shape (Rectangle
uid 861,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,-5000,12000,-4000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 862,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-4800,-4500,-4800,-4500"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*50 (CommentText
uid 863,0
shape (Rectangle
uid 864,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-9000,-5000,-5000,-4000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 865,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-8800,-4500,-8800,-4500"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*51 (CommentText
uid 866,0
shape (Rectangle
uid 867,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "12000,-6000,32000,-2000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 868,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "12200,-5800,26300,-4600"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*52 (CommentText
uid 869,0
shape (Rectangle
uid 870,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "16000,-7000,32000,-6000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 871,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "16200,-6500,16200,-6500"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*53 (CommentText
uid 872,0
shape (Rectangle
uid 873,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-9000,-7000,12000,-5000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 874,0
va (VaSet
fg "32768,0,0"
)
xt "-3650,-6600,6650,-5400"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*54 (CommentText
uid 875,0
shape (Rectangle
uid 876,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-9000,-4000,-5000,-3000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 877,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-8800,-3500,-8800,-3500"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*55 (CommentText
uid 878,0
shape (Rectangle
uid 879,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-9000,-3000,-5000,-2000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 880,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-8800,-2500,-8800,-2500"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*56 (CommentText
uid 881,0
shape (Rectangle
uid 882,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "-5000,-4000,12000,-3000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 883,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "-4800,-3500,-4800,-3500"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 853,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "-9000,-7000,32000,-2000"
)
oxt "14000,66000,55000,71000"
)
*57 (SaComponent
uid 1250,0
optionalChildren [
*58 (CptPort
uid 1194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,76625,113000,77375"
)
tg (CPTG
uid 1196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1197,0
va (VaSet
)
xt "114000,76400,117400,77600"
st "clock"
blo "114000,77400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*59 (CptPort
uid 1198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,78625,113000,79375"
)
tg (CPTG
uid 1200,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1201,0
va (VaSet
)
xt "114000,78400,117300,79600"
st "reset"
blo "114000,79400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*60 (CptPort
uid 1202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1203,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,50625,113000,51375"
)
tg (CPTG
uid 1204,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1205,0
va (VaSet
)
xt "114000,50400,119600,51600"
st "rxEmpty1"
blo "114000,51400"
)
)
thePort (LogicalPort
decl (Decl
n "rxEmpty1"
t "std_ulogic"
o 5
suid 8,0
)
)
)
*61 (CptPort
uid 1206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1207,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,48625,113000,49375"
)
tg (CPTG
uid 1208,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1209,0
va (VaSet
)
xt "114000,48400,118800,49600"
st "rxData1"
blo "114000,49400"
)
)
thePort (LogicalPort
decl (Decl
n "rxData1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 3
suid 9,0
)
)
)
*62 (CptPort
uid 1210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1211,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,56625,113000,57375"
)
tg (CPTG
uid 1212,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1213,0
va (VaSet
)
xt "114000,56400,118200,57600"
st "txFull1"
blo "114000,57400"
)
)
thePort (LogicalPort
decl (Decl
n "txFull1"
t "std_ulogic"
o 7
suid 10,0
)
)
)
*63 (CptPort
uid 1214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1215,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,52625,113000,53375"
)
tg (CPTG
uid 1216,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1217,0
va (VaSet
)
xt "114000,52400,117700,53600"
st "rxRd1"
blo "114000,53400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxRd1"
t "std_ulogic"
o 9
suid 11,0
)
)
)
*64 (CptPort
uid 1218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1219,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,58625,113000,59375"
)
tg (CPTG
uid 1220,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1221,0
va (VaSet
)
xt "114000,58400,117700,59600"
st "txWr1"
blo "114000,59400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txWr1"
t "std_ulogic"
o 13
suid 12,0
)
)
)
*65 (CptPort
uid 1222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1223,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,54625,113000,55375"
)
tg (CPTG
uid 1224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1225,0
va (VaSet
)
xt "114000,54400,118800,55600"
st "txData1"
blo "114000,55400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txData1"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 11
suid 2013,0
)
)
)
*66 (CptPort
uid 1226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1227,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,66625,113000,67375"
)
tg (CPTG
uid 1228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1229,0
va (VaSet
)
xt "114000,66400,117700,67600"
st "rxRd2"
blo "114000,67400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxRd2"
t "std_ulogic"
o 10
suid 2014,0
)
)
)
*67 (CptPort
uid 1230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,62625,113000,63375"
)
tg (CPTG
uid 1232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1233,0
va (VaSet
)
xt "114000,62400,118800,63600"
st "rxData2"
blo "114000,63400"
)
)
thePort (LogicalPort
decl (Decl
n "rxData2"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 2015,0
)
)
)
*68 (CptPort
uid 1234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1235,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,68625,113000,69375"
)
tg (CPTG
uid 1236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1237,0
va (VaSet
)
xt "114000,68400,118800,69600"
st "txData2"
blo "114000,69400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txData2"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 12
suid 2016,0
)
)
)
*69 (CptPort
uid 1238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,70625,113000,71375"
)
tg (CPTG
uid 1240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1241,0
va (VaSet
)
xt "114000,70400,118200,71600"
st "txFull2"
blo "114000,71400"
)
)
thePort (LogicalPort
decl (Decl
n "txFull2"
t "std_ulogic"
o 8
suid 2017,0
)
)
)
*70 (CptPort
uid 1242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,64625,113000,65375"
)
tg (CPTG
uid 1244,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1245,0
va (VaSet
)
xt "114000,64400,119600,65600"
st "rxEmpty2"
blo "114000,65400"
)
)
thePort (LogicalPort
decl (Decl
n "rxEmpty2"
t "std_ulogic"
o 6
suid 2018,0
)
)
)
*71 (CptPort
uid 1246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1247,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "112250,72625,113000,73375"
)
tg (CPTG
uid 1248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1249,0
va (VaSet
)
xt "114000,72400,117700,73600"
st "txWr2"
blo "114000,73400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txWr2"
t "std_ulogic"
o 14
suid 2019,0
)
)
)
]
shape (Rectangle
uid 1251,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "113000,45000,129000,81000"
)
oxt "40000,1000,56000,37000"
ttg (MlTextGroup
uid 1252,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*72 (Text
uid 1253,0
va (VaSet
font "Verdana,9,1"
)
xt "113600,80800,118100,82000"
st "Memory"
blo "113600,81800"
tm "BdLibraryNameMgr"
)
*73 (Text
uid 1254,0
va (VaSet
font "Verdana,9,1"
)
xt "113600,82000,119900,83200"
st "fifoBridge"
blo "113600,83000"
tm "CptNameMgr"
)
*74 (Text
uid 1255,0
va (VaSet
font "Verdana,9,1"
)
xt "113600,83200,120500,84400"
st "fifoBridge0"
blo "113600,84200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1256,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1257,0
text (MLText
uid 1258,0
va (VaSet
font "Courier New,8,0"
)
xt "113000,83800,176000,86200"
st "dataBitNb            = fifoDataBitNb    ( positive )                                                                      
fifoDepth            = fifoDepth        ( positive )                                                                      
firstWordFallThrough = true             ( boolean  ) --first byte written into the FIFO immediately appears on the output "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "fifoDepth"
type "positive"
value "fifoDepth"
)
(GiElement
name "firstWordFallThrough"
type "boolean"
value "true"
e "first byte written into the FIFO immediately appears on the output"
)
]
)
viewicon (ZoomableIcon
uid 1259,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "113250,79250,114750,80750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*75 (SaComponent
uid 1854,0
optionalChildren [
*76 (CptPort
uid 1794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1795,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,50625,56000,51375"
)
tg (CPTG
uid 1796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1797,0
va (VaSet
)
xt "56800,50500,58900,51500"
st "clock"
blo "56800,51300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*77 (CptPort
uid 1798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1799,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,52625,56000,53375"
)
tg (CPTG
uid 1800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1801,0
va (VaSet
)
xt "57000,52500,59100,53500"
st "reset"
blo "57000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 12,0
)
)
)
*78 (CptPort
uid 1802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1803,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,32625,56000,33375"
)
tg (CPTG
uid 1804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1805,0
va (VaSet
)
xt "57000,32500,63200,33500"
st "rx_baseAddress"
blo "57000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 9
suid 13,0
)
)
)
*79 (CptPort
uid 1806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1807,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,34625,56000,35375"
)
tg (CPTG
uid 1808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1809,0
va (VaSet
)
xt "57000,34500,61500,35500"
st "rx_address"
blo "57000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 8
suid 14,0
)
)
)
*80 (CptPort
uid 1810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,36625,56000,37375"
)
tg (CPTG
uid 1812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1813,0
va (VaSet
)
xt "57000,36500,59800,37500"
st "rx_data"
blo "57000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 3
suid 15,0
)
)
)
*81 (CptPort
uid 1814,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1815,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,42625,56000,43375"
)
tg (CPTG
uid 1816,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1817,0
va (VaSet
)
xt "57000,42500,61400,43500"
st "tx_address"
blo "57000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 12
suid 2018,0
)
)
)
*82 (CptPort
uid 1818,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1819,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,40625,56000,41375"
)
tg (CPTG
uid 1820,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1821,0
va (VaSet
)
xt "57000,40500,63100,41500"
st "tx_baseAddress"
blo "57000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 5
suid 2019,0
)
)
)
*83 (CptPort
uid 1822,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1823,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,44625,56000,45375"
)
tg (CPTG
uid 1824,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1825,0
va (VaSet
)
xt "57000,44500,59700,45500"
st "tx_data"
blo "57000,45300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 13
suid 2020,0
)
)
)
*84 (CptPort
uid 1826,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1827,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,46625,56000,47375"
)
tg (CPTG
uid 1828,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1829,0
va (VaSet
)
xt "57000,46500,59900,47500"
st "tx_write"
blo "57000,47300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_write"
t "std_ulogic"
o 15
suid 2023,0
)
)
)
*85 (CptPort
uid 1830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,32625,72750,33375"
)
tg (CPTG
uid 1832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1833,0
va (VaSet
)
xt "66600,32500,71000,33500"
st "rx_fifoData"
ju 2
blo "71000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 10
suid 2028,0
)
)
)
*86 (CptPort
uid 1834,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1835,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,34625,72750,35375"
)
tg (CPTG
uid 1836,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1837,0
va (VaSet
)
xt "66200,34500,71000,35500"
st "rx_fifoEmpty"
ju 2
blo "71000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifoEmpty"
t "std_ulogic"
o 11
suid 2030,0
)
)
)
*87 (CptPort
uid 1838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1839,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,36625,72750,37375"
)
tg (CPTG
uid 1840,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1841,0
va (VaSet
)
xt "66400,36500,71000,37500"
st "rx_fifoRead"
ju 2
blo "71000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifoRead"
t "std_ulogic"
o 4
suid 2031,0
)
)
)
*88 (CptPort
uid 1842,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1843,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,40625,72750,41375"
)
tg (CPTG
uid 1844,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1845,0
va (VaSet
)
xt "66700,40500,71000,41500"
st "tx_fifoData"
ju 2
blo "71000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 6
suid 2032,0
)
)
)
*89 (CptPort
uid 1846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,42625,72750,43375"
)
tg (CPTG
uid 1848,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1849,0
va (VaSet
)
xt "67000,42500,71000,43500"
st "tx_fifoFull"
ju 2
blo "71000,43300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifoFull"
t "std_ulogic"
o 14
suid 2033,0
)
)
)
*90 (CptPort
uid 1850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1851,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,44625,72750,45375"
)
tg (CPTG
uid 1852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1853,0
va (VaSet
)
xt "66500,44500,71000,45500"
st "tx_fifoWrite"
ju 2
blo "71000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifoWrite"
t "std_ulogic"
o 7
suid 2034,0
)
)
)
*91 (CommentText
uid 477,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 478,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "64000,42000,79000,46000"
)
oxt "20000,12000,35000,16000"
text (MLText
uid 479,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "64200,42200,78800,43400"
st "
 Instance port mappings.

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
shape (Rectangle
uid 1855,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,29000,72000,55000"
)
oxt "46000,9000,62000,35000"
ttg (MlTextGroup
uid 1856,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
uid 1857,0
va (VaSet
font "Arial,8,1"
)
xt "56200,55000,59800,56000"
st "Ethernet"
blo "56200,55800"
tm "BdLibraryNameMgr"
)
*93 (Text
uid 1858,0
va (VaSet
font "Arial,8,1"
)
xt "56200,56000,61600,57000"
st "ethernetFifo"
blo "56200,56800"
tm "CptNameMgr"
)
*94 (Text
uid 1859,0
va (VaSet
font "Arial,8,1"
)
xt "56200,57000,62900,58000"
st "if0_ethernetFifo"
blo "56200,57800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1860,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1861,0
text (MLText
uid 1862,0
va (VaSet
font "Courier New,8,0"
)
xt "56000,58200,140500,61400"
st "ramAddressBitNb    = if0_ramAddressBitNb       ( positive )                                                                                                          
ramDataBitNb       = if0_ramDataBitNb          ( positive )                                                                                                          
fifoDataBitNb      = fifoDataBitNb             ( positive )                                                                                                          
disable_txFifoFull = if0_disable_txFifoFull    ( boolean  ) -- disable the txFifoFull signal to reduce logic and gain timing; txFifoFull is always '0' when disabled "
)
header ""
)
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "if0_ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "if0_ramDataBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "disable_txFifoFull"
type "boolean"
value "if0_disable_txFifoFull"
e "-- disable the txFifoFull signal to reduce logic and gain timing; txFifoFull is always '0' when disabled"
)
]
)
viewicon (ZoomableIcon
uid 1863,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,53250,57750,54750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*95 (SaComponent
uid 1924,0
optionalChildren [
*96 (CptPort
uid 1864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1865,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,108625,56000,109375"
)
tg (CPTG
uid 1866,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1867,0
va (VaSet
)
xt "56800,108500,58900,109500"
st "clock"
blo "56800,109300"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 11,0
)
)
)
*97 (CptPort
uid 1868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,110625,56000,111375"
)
tg (CPTG
uid 1870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1871,0
va (VaSet
)
xt "57000,110500,59100,111500"
st "reset"
blo "57000,111300"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 12,0
)
)
)
*98 (CptPort
uid 1872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1873,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,90625,56000,91375"
)
tg (CPTG
uid 1874,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1875,0
va (VaSet
)
xt "57000,90500,63200,91500"
st "rx_baseAddress"
blo "57000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 9
suid 13,0
)
)
)
*99 (CptPort
uid 1876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1877,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,92625,56000,93375"
)
tg (CPTG
uid 1878,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1879,0
va (VaSet
)
xt "57000,92500,61500,93500"
st "rx_address"
blo "57000,93300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_address"
t "unsigned"
b "(ramAddressBitNb -1 DOWNTO 0)"
o 8
suid 14,0
)
)
)
*100 (CptPort
uid 1880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,94625,56000,95375"
)
tg (CPTG
uid 1882,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1883,0
va (VaSet
)
xt "57000,94500,59800,95500"
st "rx_data"
blo "57000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 3
suid 15,0
)
)
)
*101 (CptPort
uid 1884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1885,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,100625,56000,101375"
)
tg (CPTG
uid 1886,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1887,0
va (VaSet
)
xt "57000,100500,61400,101500"
st "tx_address"
blo "57000,101300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_address"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 12
suid 2018,0
)
)
)
*102 (CptPort
uid 1888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,98625,56000,99375"
)
tg (CPTG
uid 1890,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1891,0
va (VaSet
)
xt "57000,98500,63100,99500"
st "tx_baseAddress"
blo "57000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_baseAddress"
t "unsigned"
b "(ramAddressBitNb-1 DOWNTO 0)"
o 5
suid 2019,0
)
)
)
*103 (CptPort
uid 1892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1893,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,102625,56000,103375"
)
tg (CPTG
uid 1894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1895,0
va (VaSet
)
xt "57000,102500,59700,103500"
st "tx_data"
blo "57000,103300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data"
t "std_ulogic_vector"
b "(ramDataBitNb-1 DOWNTO 0)"
o 13
suid 2020,0
)
)
)
*104 (CptPort
uid 1896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1897,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,104625,56000,105375"
)
tg (CPTG
uid 1898,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1899,0
va (VaSet
)
xt "57000,104500,59900,105500"
st "tx_write"
blo "57000,105300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_write"
t "std_ulogic"
o 15
suid 2023,0
)
)
)
*105 (CptPort
uid 1900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,90625,72750,91375"
)
tg (CPTG
uid 1902,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1903,0
va (VaSet
)
xt "66600,90500,71000,91500"
st "rx_fifoData"
ju 2
blo "71000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 10
suid 2028,0
)
)
)
*106 (CptPort
uid 1904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,92625,72750,93375"
)
tg (CPTG
uid 1906,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1907,0
va (VaSet
)
xt "66200,92500,71000,93500"
st "rx_fifoEmpty"
ju 2
blo "71000,93300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_fifoEmpty"
t "std_ulogic"
o 11
suid 2030,0
)
)
)
*107 (CptPort
uid 1908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1909,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,94625,72750,95375"
)
tg (CPTG
uid 1910,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1911,0
va (VaSet
)
xt "66400,94500,71000,95500"
st "rx_fifoRead"
ju 2
blo "71000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifoRead"
t "std_ulogic"
o 4
suid 2031,0
)
)
)
*108 (CptPort
uid 1912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1913,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,98625,72750,99375"
)
tg (CPTG
uid 1914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1915,0
va (VaSet
)
xt "66700,98500,71000,99500"
st "tx_fifoData"
ju 2
blo "71000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifoData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 6
suid 2032,0
)
)
)
*109 (CptPort
uid 1916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1917,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,100625,72750,101375"
)
tg (CPTG
uid 1918,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1919,0
va (VaSet
)
xt "67000,100500,71000,101500"
st "tx_fifoFull"
ju 2
blo "71000,101300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifoFull"
t "std_ulogic"
o 14
suid 2033,0
)
)
)
*110 (CptPort
uid 1920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1921,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,102625,72750,103375"
)
tg (CPTG
uid 1922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1923,0
va (VaSet
)
xt "66500,102500,71000,103500"
st "tx_fifoWrite"
ju 2
blo "71000,103300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifoWrite"
t "std_ulogic"
o 7
suid 2034,0
)
)
)
]
shape (Rectangle
uid 1925,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,87000,72000,113000"
)
oxt "46000,9000,62000,35000"
ttg (MlTextGroup
uid 1926,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
uid 1927,0
va (VaSet
font "Arial,8,1"
)
xt "56200,113000,59800,114000"
st "Ethernet"
blo "56200,113800"
tm "BdLibraryNameMgr"
)
*112 (Text
uid 1928,0
va (VaSet
font "Arial,8,1"
)
xt "56200,114000,61600,115000"
st "ethernetFifo"
blo "56200,114800"
tm "CptNameMgr"
)
*113 (Text
uid 1929,0
va (VaSet
font "Arial,8,1"
)
xt "56200,115000,62900,116000"
st "if1_ethernetFifo"
blo "56200,115800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1930,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1931,0
text (MLText
uid 1932,0
va (VaSet
font "Courier New,8,0"
)
xt "56000,116200,140500,119400"
st "ramAddressBitNb    = if1_ramAddressBitNb       ( positive )                                                                                                          
ramDataBitNb       = if1_ramDataBitNb          ( positive )                                                                                                          
fifoDataBitNb      = fifoDataBitNb             ( positive )                                                                                                          
disable_txFifoFull = if1_disable_txFifoFull    ( boolean  ) -- disable the txFifoFull signal to reduce logic and gain timing; txFifoFull is always '0' when disabled "
)
header ""
)
elements [
(GiElement
name "ramAddressBitNb"
type "positive"
value "if1_ramAddressBitNb"
)
(GiElement
name "ramDataBitNb"
type "positive"
value "if1_ramDataBitNb"
)
(GiElement
name "fifoDataBitNb"
type "positive"
value "fifoDataBitNb"
)
(GiElement
name "disable_txFifoFull"
type "boolean"
value "if1_disable_txFifoFull"
e "-- disable the txFifoFull signal to reduce logic and gain timing; txFifoFull is always '0' when disabled"
)
]
)
viewicon (ZoomableIcon
uid 1933,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,111250,57750,112750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*114 (Wire
uid 41,0
optionalChildren [
*115 (BdJunction
uid 2267,0
ps "OnConnectorStrategy"
shape (Circle
uid 2268,0
va (VaSet
vasetType 1
)
xt "52600,121600,53400,122400"
radius 400
)
)
*116 (BdJunction
uid 2273,0
ps "OnConnectorStrategy"
shape (Circle
uid 2274,0
va (VaSet
vasetType 1
)
xt "109600,121600,110400,122400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 42,0
va (VaSet
vasetType 3
)
xt "43000,122000,128000,122000"
pts [
"43000,122000"
"128000,122000"
]
)
start &13
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 45,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 46,0
va (VaSet
isHidden 1
)
xt "42000,121000,44100,122000"
st "clock"
blo "42000,121800"
tm "WireNameMgr"
)
)
on &14
)
*117 (Wire
uid 55,0
shape (OrthoPolyLine
uid 56,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,37000,55250,37000"
pts [
"43000,37000"
"55250,37000"
]
)
start &15
end &80
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 59,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 60,0
va (VaSet
isHidden 1
)
xt "37000,36000,41700,37000"
st "if0_Rx_data"
blo "37000,36800"
tm "WireNameMgr"
)
)
on &16
)
*118 (Wire
uid 69,0
shape (OrthoPolyLine
uid 70,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,41000,55250,41000"
pts [
"43000,41000"
"55250,41000"
]
)
start &17
end &82
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 73,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 74,0
va (VaSet
isHidden 1
)
xt "35000,40000,42600,41000"
st "if0_Tx_baseAddress"
blo "35000,40800"
tm "WireNameMgr"
)
)
on &18
)
*119 (Wire
uid 83,0
shape (OrthoPolyLine
uid 84,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,95000,55250,95000"
pts [
"43000,95000"
"55250,95000"
]
)
start &19
end &100
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 87,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 88,0
va (VaSet
isHidden 1
)
xt "37000,94000,41700,95000"
st "if1_Rx_data"
blo "37000,94800"
tm "WireNameMgr"
)
)
on &20
)
*120 (Wire
uid 97,0
shape (OrthoPolyLine
uid 98,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,99000,55250,99000"
pts [
"43000,99000"
"55250,99000"
]
)
start &21
end &102
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 102,0
va (VaSet
isHidden 1
)
xt "35000,98000,42600,99000"
st "if1_Tx_baseAddress"
blo "35000,98800"
tm "WireNameMgr"
)
)
on &22
)
*121 (Wire
uid 111,0
optionalChildren [
*122 (BdJunction
uid 2253,0
ps "OnConnectorStrategy"
shape (Circle
uid 2254,0
va (VaSet
vasetType 1
)
xt "53600,122600,54400,123400"
radius 400
)
)
*123 (BdJunction
uid 2271,0
ps "OnConnectorStrategy"
shape (Circle
uid 2272,0
va (VaSet
vasetType 1
)
xt "110600,122600,111400,123400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 112,0
va (VaSet
vasetType 3
)
xt "43000,123000,128000,123000"
pts [
"43000,123000"
"128000,123000"
]
)
start &23
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 115,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 116,0
va (VaSet
isHidden 1
)
xt "42000,122000,44100,123000"
st "reset"
blo "42000,122800"
tm "WireNameMgr"
)
)
on &24
)
*124 (Wire
uid 387,0
optionalChildren [
*125 (BdJunction
uid 2269,0
ps "OnConnectorStrategy"
shape (Circle
uid 2270,0
va (VaSet
vasetType 1
)
xt "52600,108600,53400,109400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 388,0
va (VaSet
vasetType 3
)
xt "53000,51000,55250,122000"
pts [
"53000,122000"
"53000,51000"
"55250,51000"
]
)
start &115
end &76
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 392,0
ro 270
va (VaSet
isHidden 1
)
xt "53250,48900,54250,51000"
st "clock"
blo "54050,51000"
tm "WireNameMgr"
)
)
on &14
)
*126 (Wire
uid 429,0
shape (OrthoPolyLine
uid 430,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,35000,55250,35000"
pts [
"55250,35000"
"43000,35000"
]
)
start &79
end &25
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 434,0
va (VaSet
isHidden 1
)
xt "36000,34000,42000,35000"
st "if0_Rx_address"
blo "36000,34800"
tm "WireNameMgr"
)
)
on &26
)
*127 (Wire
uid 435,0
shape (OrthoPolyLine
uid 436,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,33000,55250,33000"
pts [
"55250,33000"
"43000,33000"
]
)
start &78
end &27
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
isHidden 1
)
xt "35000,32000,42700,33000"
st "if0_Rx_baseAddress"
blo "35000,32800"
tm "WireNameMgr"
)
)
on &28
)
*128 (Wire
uid 441,0
shape (OrthoPolyLine
uid 442,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,33000,112250,49000"
pts [
"72750,33000"
"81000,33000"
"81000,49000"
"112250,49000"
]
)
start &85
end &61
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 445,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 446,0
va (VaSet
isHidden 1
)
xt "172000,13000,178600,14000"
st "if0_ethfifo_rxData"
blo "172000,13800"
tm "WireNameMgr"
)
)
on &1
)
*129 (Wire
uid 447,0
shape (OrthoPolyLine
uid 448,0
va (VaSet
vasetType 3
)
xt "72750,35000,112250,51000"
pts [
"72750,35000"
"80000,35000"
"80000,51000"
"112250,51000"
]
)
start &86
end &60
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 451,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 452,0
va (VaSet
isHidden 1
)
xt "172000,15000,179000,16000"
st "if0_ethfifo_rxEmpty"
blo "172000,15800"
tm "WireNameMgr"
)
)
on &2
)
*130 (Wire
uid 453,0
shape (OrthoPolyLine
uid 454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,43000,55250,43000"
pts [
"55250,43000"
"43000,43000"
]
)
start &81
end &29
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 458,0
va (VaSet
isHidden 1
)
xt "36000,42000,41900,43000"
st "if0_Tx_address"
blo "36000,42800"
tm "WireNameMgr"
)
)
on &30
)
*131 (Wire
uid 459,0
shape (OrthoPolyLine
uid 460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,45000,55250,45000"
pts [
"55250,45000"
"43000,45000"
]
)
start &83
end &31
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 464,0
va (VaSet
isHidden 1
)
xt "38000,44000,42600,45000"
st "if0_Tx_data"
blo "38000,44800"
tm "WireNameMgr"
)
)
on &32
)
*132 (Wire
uid 465,0
shape (OrthoPolyLine
uid 466,0
va (VaSet
vasetType 3
)
xt "72750,43000,112250,57000"
pts [
"72750,43000"
"77000,43000"
"77000,57000"
"112250,57000"
]
)
start &89
end &62
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 470,0
va (VaSet
isHidden 1
)
xt "235000,33000,241200,34000"
st "if0_ethfifo_txFull"
blo "235000,33800"
tm "WireNameMgr"
)
)
on &5
)
*133 (Wire
uid 471,0
shape (OrthoPolyLine
uid 472,0
va (VaSet
vasetType 3
)
xt "43000,47000,55250,47000"
pts [
"55250,47000"
"43000,47000"
]
)
start &84
end &33
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 476,0
va (VaSet
isHidden 1
)
xt "42000,46000,46800,47000"
st "if0_Tx_write"
blo "42000,46800"
tm "WireNameMgr"
)
)
on &34
)
*134 (Wire
uid 550,0
shape (OrthoPolyLine
uid 551,0
va (VaSet
vasetType 3
)
xt "53000,109000,55250,109000"
pts [
"53000,109000"
"55250,109000"
]
)
start &125
end &96
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 554,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 555,0
va (VaSet
isHidden 1
)
xt "52000,116000,54100,117000"
st "clock"
blo "52000,116800"
tm "WireNameMgr"
)
)
on &14
)
*135 (Wire
uid 556,0
shape (OrthoPolyLine
uid 557,0
va (VaSet
vasetType 3
)
xt "54000,111000,55250,111000"
pts [
"54000,111000"
"55250,111000"
]
)
start *136 (BdJunction
uid 2257,0
ps "OnConnectorStrategy"
shape (Circle
uid 2258,0
va (VaSet
vasetType 1
)
xt "53600,110600,54400,111400"
radius 400
)
)
end &97
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 560,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 561,0
va (VaSet
isHidden 1
)
xt "52000,113000,54100,114000"
st "reset"
blo "52000,113800"
tm "WireNameMgr"
)
)
on &24
)
*137 (Wire
uid 592,0
shape (OrthoPolyLine
uid 593,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,93000,55250,93000"
pts [
"55250,93000"
"43000,93000"
]
)
start &99
end &35
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 597,0
va (VaSet
isHidden 1
)
xt "54000,114000,60000,115000"
st "if1_Rx_address"
blo "54000,114800"
tm "WireNameMgr"
)
)
on &36
)
*138 (Wire
uid 598,0
shape (OrthoPolyLine
uid 599,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,91000,55250,91000"
pts [
"55250,91000"
"43000,91000"
]
)
start &98
end &37
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 602,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 603,0
va (VaSet
isHidden 1
)
xt "53000,109000,60700,110000"
st "if1_Rx_baseAddress"
blo "53000,109800"
tm "WireNameMgr"
)
)
on &38
)
*139 (Wire
uid 604,0
shape (OrthoPolyLine
uid 605,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,63000,112250,91000"
pts [
"72750,91000"
"76000,91000"
"76000,63000"
"112250,63000"
]
)
start &105
end &67
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 608,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 609,0
va (VaSet
isHidden 1
)
xt "73000,90000,79600,91000"
st "if1_ethfifo_rxData"
blo "73000,90800"
tm "WireNameMgr"
)
)
on &7
)
*140 (Wire
uid 610,0
shape (OrthoPolyLine
uid 611,0
va (VaSet
vasetType 3
)
xt "72750,65000,112250,93000"
pts [
"72750,93000"
"77000,93000"
"77000,65000"
"112250,65000"
]
)
start &106
end &70
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 614,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 615,0
va (VaSet
isHidden 1
)
xt "73000,92000,80000,93000"
st "if1_ethfifo_rxEmpty"
blo "73000,92800"
tm "WireNameMgr"
)
)
on &8
)
*141 (Wire
uid 616,0
shape (OrthoPolyLine
uid 617,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,101000,55250,101000"
pts [
"55250,101000"
"43000,101000"
]
)
start &101
end &39
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 621,0
va (VaSet
isHidden 1
)
xt "54000,128000,59900,129000"
st "if1_Tx_address"
blo "54000,128800"
tm "WireNameMgr"
)
)
on &40
)
*142 (Wire
uid 622,0
shape (OrthoPolyLine
uid 623,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,103000,55250,103000"
pts [
"55250,103000"
"43000,103000"
]
)
start &103
end &41
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 626,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 627,0
va (VaSet
isHidden 1
)
xt "56000,131000,60600,132000"
st "if1_Tx_data"
blo "56000,131800"
tm "WireNameMgr"
)
)
on &42
)
*143 (Wire
uid 628,0
shape (OrthoPolyLine
uid 629,0
va (VaSet
vasetType 3
)
xt "72750,71000,112250,101000"
pts [
"72750,101000"
"80000,101000"
"80000,71000"
"112250,71000"
]
)
start &109
end &69
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 632,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 633,0
va (VaSet
isHidden 1
)
xt "73000,100000,79200,101000"
st "if1_ethfifo_txFull"
blo "73000,100800"
tm "WireNameMgr"
)
)
on &11
)
*144 (Wire
uid 634,0
shape (OrthoPolyLine
uid 635,0
va (VaSet
vasetType 3
)
xt "43000,105000,55250,105000"
pts [
"55250,105000"
"43000,105000"
]
)
start &104
end &43
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 639,0
va (VaSet
isHidden 1
)
xt "24000,117000,28800,118000"
st "if1_Tx_write"
blo "24000,117800"
tm "WireNameMgr"
)
)
on &44
)
*145 (Wire
uid 762,0
shape (OrthoPolyLine
uid 763,0
va (VaSet
vasetType 3
)
xt "110000,77000,112250,122000"
pts [
"110000,122000"
"110000,77000"
"112250,77000"
]
)
start &116
end &58
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 766,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 767,0
va (VaSet
isHidden 1
)
xt "107000,121000,109100,122000"
st "clock"
blo "107000,121800"
tm "WireNameMgr"
)
)
on &14
)
*146 (Wire
uid 768,0
shape (OrthoPolyLine
uid 769,0
va (VaSet
vasetType 3
)
xt "111000,79000,112250,123000"
pts [
"111000,123000"
"111000,79000"
"112250,79000"
]
)
start &123
end &59
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 773,0
va (VaSet
isHidden 1
)
xt "108000,122000,110100,123000"
st "reset"
blo "108000,122800"
tm "WireNameMgr"
)
)
on &24
)
*147 (Wire
uid 810,0
shape (OrthoPolyLine
uid 811,0
va (VaSet
vasetType 3
)
xt "72750,37000,112250,53000"
pts [
"112250,53000"
"79000,53000"
"79000,37000"
"72750,37000"
]
)
start &63
end &87
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 814,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 815,0
va (VaSet
isHidden 1
)
xt "215000,29000,221000,30000"
st "if0_ethfifo_rxRd"
blo "215000,29800"
tm "WireNameMgr"
)
)
on &3
)
*148 (Wire
uid 816,0
shape (OrthoPolyLine
uid 817,0
va (VaSet
vasetType 3
)
xt "72750,67000,112250,95000"
pts [
"112250,67000"
"78000,67000"
"78000,95000"
"72750,95000"
]
)
start &66
end &107
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 820,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 821,0
va (VaSet
isHidden 1
)
xt "116000,94000,122000,95000"
st "if1_ethfifo_rxRd"
blo "116000,94800"
tm "WireNameMgr"
)
)
on &9
)
*149 (Wire
uid 822,0
shape (OrthoPolyLine
uid 823,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,41000,112250,55000"
pts [
"112250,55000"
"78000,55000"
"78000,41000"
"72750,41000"
]
)
start &65
end &88
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 826,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 827,0
va (VaSet
isHidden 1
)
xt "215000,33000,221500,34000"
st "if0_ethfifo_txData"
blo "215000,33800"
tm "WireNameMgr"
)
)
on &4
)
*150 (Wire
uid 828,0
shape (OrthoPolyLine
uid 829,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,69000,112250,99000"
pts [
"112250,69000"
"79000,69000"
"79000,99000"
"72750,99000"
]
)
start &68
end &108
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 832,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 833,0
va (VaSet
isHidden 1
)
xt "116000,98000,122500,99000"
st "if1_ethfifo_txData"
blo "116000,98800"
tm "WireNameMgr"
)
)
on &10
)
*151 (Wire
uid 834,0
shape (OrthoPolyLine
uid 835,0
va (VaSet
vasetType 3
)
xt "72750,45000,112250,59000"
pts [
"112250,59000"
"76000,59000"
"76000,45000"
"72750,45000"
]
)
start &64
end &90
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 838,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 839,0
va (VaSet
isHidden 1
)
xt "215000,37000,220900,38000"
st "if0_ethfifo_txWr"
blo "215000,37800"
tm "WireNameMgr"
)
)
on &6
)
*152 (Wire
uid 840,0
shape (OrthoPolyLine
uid 841,0
va (VaSet
vasetType 3
)
xt "72750,73000,112250,103000"
pts [
"112250,73000"
"81000,73000"
"81000,103000"
"72750,103000"
]
)
start &71
end &110
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 844,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 845,0
va (VaSet
isHidden 1
)
xt "116000,102000,121900,103000"
st "if1_ethfifo_txWr"
blo "116000,102800"
tm "WireNameMgr"
)
)
on &12
)
*153 (Wire
uid 2249,0
optionalChildren [
&136
]
shape (OrthoPolyLine
uid 2250,0
va (VaSet
vasetType 3
)
xt "54000,53000,55250,123000"
pts [
"54000,123000"
"54000,88000"
"54000,53000"
"55250,53000"
]
)
start &122
end &77
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2251,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2252,0
va (VaSet
)
xt "53000,52000,55100,53000"
st "reset"
blo "53000,52800"
tm "WireNameMgr"
)
)
on &24
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *154 (PackageList
uid 974,0
optionalChildren [
*155 (CommentText
uid 849,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 850,0
layer 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,29000,15000,33000"
)
text (MLText
uid 851,0
va (VaSet
isHidden 1
fg "0,0,32768"
)
xt "200,29200,14600,32800"
st "

 VHDL Architecture Ethernet.ethernetBridge.struct

 Created:
          by - oliver.gubler.UNKNOWN (WE5370)
          at - 08:28:29 17.05.2016

 Generated by Mentor Graphics' HDL Designer(TM) 2015.1b (Build 4)

 Generation properties:
   Component declarations : yes
   Configurations         : embedded statements
                          : add pragmas
                          : exclude view name


"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15000
)
included 1
)
]
stg "VerticalLayoutStrategy"
textVec [
*156 (Text
uid 975,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "0,34000,5400,35000"
st "Package List"
blo "0,34800"
)
*157 (MLText
uid 976,0
va (VaSet
isHidden 1
)
xt "0,35000,17700,48200"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY Common;
  USE Common.CommonLib.all;
LIBRARY Ethernet;
  USE Ethernet.ethernet.all;
LIBRARY gates;
  USE gates.gates.all;

LIBRARY Memory;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 977,0
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
uid 978,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,34000,28100,35000"
st "Compiler Directives"
blo "20000,34800"
)
*159 (Text
uid 979,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,35000,29600,36000"
st "Pre-module directives:"
blo "20000,35800"
)
*160 (MLText
uid 980,0
va (VaSet
isHidden 1
)
xt "20000,36000,32100,38400"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*161 (Text
uid 981,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,38000,30100,39000"
st "Post-module directives:"
blo "20000,38800"
)
*162 (MLText
uid 982,0
va (VaSet
isHidden 1
)
xt "20000,34000,20000,34000"
tm "BdCompilerDirectivesTextMgr"
)
*163 (Text
uid 983,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,39000,29900,40000"
st "End-module directives:"
blo "20000,39800"
)
*164 (MLText
uid 984,0
va (VaSet
isHidden 1
)
xt "20000,40000,20000,40000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-1688,-8,-54,1058"
viewArea "-31300,16601,161303,145231"
cachedDiagramExtent "-9000,-9000,241200,132000"
hasePageBreakOrigin 1
pageBreakOrigin "-9000,-51000"
lastUid 2301,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*165 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*166 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*167 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*169 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*170 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*171 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*172 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*173 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*175 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*176 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*177 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*178 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*179 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*180 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*181 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,18500,100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*183 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,11000,100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*184 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*185 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "17000,34000,22400,35000"
st "Declarations"
blo "17000,34800"
)
portLabel (Text
uid 3,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "17000,35000,19700,36000"
st "Ports:"
blo "17000,35800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "17000,48800,20800,49800"
st "Pre User:"
blo "17000,49600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "17000,34000,17000,34000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "17000,49800,24100,50800"
st "Diagram Signals:"
blo "17000,50600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "17000,62800,21700,63800"
st "Post User:"
blo "17000,63600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "19000,63800,51500,67800"
st "---- Optional embedded configurations
--   -- pragma synthesis_off
--   FOR ALL : ethernetFifo USE ENTITY Ethernet.ethernetFifo;
--FOR ALL : fifoBridge USE ENTITY Memory.fifoBridge;
--   -- pragma synthesis_on"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 28,0
usingSuid 1
emptyRow *186 (LEmptyRow
)
uid 987,0
optionalChildren [
*187 (RefLabelRowHdr
)
*188 (TitleRowHdr
)
*189 (FilterRowHdr
)
*190 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*191 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*192 (GroupColHdr
tm "GroupColHdrMgr"
)
*193 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*194 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*195 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*196 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*197 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*198 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*199 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if0_ethfifo_rxData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
prec "-- Architecture declarations

   -- Internal signal declarations"
preAdd 0
o 17
suid 1,0
)
)
uid 902,0
)
*200 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if0_ethfifo_rxEmpty"
t "std_ulogic"
o 18
suid 2,0
)
)
uid 904,0
)
*201 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if0_ethfifo_rxRd"
t "std_ulogic"
o 19
suid 3,0
)
)
uid 906,0
)
*202 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if0_ethfifo_txData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 20
suid 4,0
)
)
uid 908,0
)
*203 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if0_ethfifo_txFull"
t "std_ulogic"
o 21
suid 5,0
)
)
uid 910,0
)
*204 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if0_ethfifo_txWr"
t "std_ulogic"
o 22
suid 6,0
)
)
uid 912,0
)
*205 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if1_ethfifo_rxData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 23
suid 7,0
)
)
uid 914,0
)
*206 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if1_ethfifo_rxEmpty"
t "std_ulogic"
o 24
suid 8,0
)
)
uid 916,0
)
*207 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if1_ethfifo_rxRd"
t "std_ulogic"
o 25
suid 9,0
)
)
uid 918,0
)
*208 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if1_ethfifo_txData"
t "std_ulogic_vector"
b "(fifoDataBitNb-1 DOWNTO 0)"
o 26
suid 10,0
)
)
uid 920,0
)
*209 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if1_ethfifo_txFull"
t "std_ulogic"
o 27
suid 11,0
)
)
uid 922,0
)
*210 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "if1_ethfifo_txWr"
t "std_ulogic"
o 28
suid 12,0
)
)
uid 924,0
)
*211 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
preAdd 0
posAdd 0
o 1
suid 13,0
)
)
uid 926,0
)
*212 (LeafLogPort
port (LogicalPort
decl (Decl
n "if0_Rx_data"
t "std_ulogic_vector"
b "(if0_ramDataBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 2
suid 14,0
)
)
uid 928,0
)
*213 (LeafLogPort
port (LogicalPort
decl (Decl
n "if0_Tx_baseAddress"
t "unsigned"
b "(if0_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 3
suid 15,0
)
)
uid 930,0
)
*214 (LeafLogPort
port (LogicalPort
decl (Decl
n "if1_Rx_data"
t "std_ulogic_vector"
b "(if1_ramDataBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 4
suid 16,0
)
)
uid 932,0
)
*215 (LeafLogPort
port (LogicalPort
decl (Decl
n "if1_Tx_baseAddress"
t "unsigned"
b "(if1_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 5
suid 17,0
)
)
uid 934,0
)
*216 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
preAdd 0
posAdd 0
o 6
suid 18,0
)
)
uid 936,0
)
*217 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "if0_Rx_address"
t "unsigned"
b "(if0_ramAddressBitNb -1 downto 0)"
preAdd 0
posAdd 0
o 7
suid 19,0
)
)
uid 938,0
)
*218 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "if0_Rx_baseAddress"
t "unsigned"
b "(if0_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 8
suid 20,0
)
)
uid 940,0
)
*219 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "if0_Tx_address"
t "unsigned"
b "(if0_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 9
suid 21,0
)
)
uid 942,0
)
*220 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "if0_Tx_data"
t "std_ulogic_vector"
b "(if0_ramDataBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 10
suid 22,0
)
)
uid 944,0
)
*221 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "if0_Tx_write"
t "std_ulogic"
preAdd 0
posAdd 0
o 11
suid 23,0
)
)
uid 946,0
)
*222 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "if1_Rx_address"
t "unsigned"
b "(if1_ramAddressBitNb -1 downto 0)"
preAdd 0
posAdd 0
o 12
suid 24,0
)
)
uid 948,0
)
*223 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "if1_Rx_baseAddress"
t "unsigned"
b "(if1_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 13
suid 25,0
)
)
uid 950,0
)
*224 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "if1_Tx_address"
t "unsigned"
b "(if1_ramAddressBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 14
suid 26,0
)
)
uid 952,0
)
*225 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "if1_Tx_data"
t "std_ulogic_vector"
b "(if1_ramDataBitNb-1 downto 0)"
preAdd 0
posAdd 0
o 15
suid 27,0
)
)
uid 954,0
)
*226 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "if1_Tx_write"
t "std_ulogic"
preAdd 0
posAdd 0
o 16
suid 28,0
)
)
uid 956,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1000,0
optionalChildren [
*227 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *228 (MRCItem
litem &186
pos 28
dimension 20
)
uid 1002,0
optionalChildren [
*229 (MRCItem
litem &187
pos 0
dimension 20
uid 1003,0
)
*230 (MRCItem
litem &188
pos 1
dimension 23
uid 1004,0
)
*231 (MRCItem
litem &189
pos 2
hidden 1
dimension 20
uid 1005,0
)
*232 (MRCItem
litem &199
pos 16
dimension 20
uid 903,0
)
*233 (MRCItem
litem &200
pos 17
dimension 20
uid 905,0
)
*234 (MRCItem
litem &201
pos 18
dimension 20
uid 907,0
)
*235 (MRCItem
litem &202
pos 19
dimension 20
uid 909,0
)
*236 (MRCItem
litem &203
pos 20
dimension 20
uid 911,0
)
*237 (MRCItem
litem &204
pos 21
dimension 20
uid 913,0
)
*238 (MRCItem
litem &205
pos 22
dimension 20
uid 915,0
)
*239 (MRCItem
litem &206
pos 23
dimension 20
uid 917,0
)
*240 (MRCItem
litem &207
pos 24
dimension 20
uid 919,0
)
*241 (MRCItem
litem &208
pos 25
dimension 20
uid 921,0
)
*242 (MRCItem
litem &209
pos 26
dimension 20
uid 923,0
)
*243 (MRCItem
litem &210
pos 27
dimension 20
uid 925,0
)
*244 (MRCItem
litem &211
pos 0
dimension 20
uid 927,0
)
*245 (MRCItem
litem &212
pos 1
dimension 20
uid 929,0
)
*246 (MRCItem
litem &213
pos 2
dimension 20
uid 931,0
)
*247 (MRCItem
litem &214
pos 3
dimension 20
uid 933,0
)
*248 (MRCItem
litem &215
pos 4
dimension 20
uid 935,0
)
*249 (MRCItem
litem &216
pos 5
dimension 20
uid 937,0
)
*250 (MRCItem
litem &217
pos 6
dimension 20
uid 939,0
)
*251 (MRCItem
litem &218
pos 7
dimension 20
uid 941,0
)
*252 (MRCItem
litem &219
pos 8
dimension 20
uid 943,0
)
*253 (MRCItem
litem &220
pos 9
dimension 20
uid 945,0
)
*254 (MRCItem
litem &221
pos 10
dimension 20
uid 947,0
)
*255 (MRCItem
litem &222
pos 11
dimension 20
uid 949,0
)
*256 (MRCItem
litem &223
pos 12
dimension 20
uid 951,0
)
*257 (MRCItem
litem &224
pos 13
dimension 20
uid 953,0
)
*258 (MRCItem
litem &225
pos 14
dimension 20
uid 955,0
)
*259 (MRCItem
litem &226
pos 15
dimension 20
uid 957,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1006,0
optionalChildren [
*260 (MRCItem
litem &190
pos 0
dimension 20
uid 1007,0
)
*261 (MRCItem
litem &192
pos 1
dimension 50
uid 1008,0
)
*262 (MRCItem
litem &193
pos 2
dimension 100
uid 1009,0
)
*263 (MRCItem
litem &194
pos 3
dimension 50
uid 1010,0
)
*264 (MRCItem
litem &195
pos 4
dimension 100
uid 1011,0
)
*265 (MRCItem
litem &196
pos 5
dimension 100
uid 1012,0
)
*266 (MRCItem
litem &197
pos 6
dimension 50
uid 1013,0
)
*267 (MRCItem
litem &198
pos 7
dimension 80
uid 1014,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1001,0
vaOverrides [
]
)
]
)
uid 986,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *268 (LEmptyRow
)
uid 1016,0
optionalChildren [
*269 (RefLabelRowHdr
)
*270 (TitleRowHdr
)
*271 (FilterRowHdr
)
*272 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*273 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*274 (GroupColHdr
tm "GroupColHdrMgr"
)
*275 (NameColHdr
tm "GenericNameColHdrMgr"
)
*276 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*277 (InitColHdr
tm "GenericValueColHdrMgr"
)
*278 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*279 (EolColHdr
tm "GenericEolColHdrMgr"
)
*280 (LogGeneric
generic (GiElement
name "if0_ramAddressBitNb"
type "positive"
value "10"
)
uid 959,0
)
*281 (LogGeneric
generic (GiElement
name "if0_ramDataBitNb"
type "positive"
value "16"
)
uid 961,0
)
*282 (LogGeneric
generic (GiElement
name "if0_disable_txFifoFull"
type "boolean"
value "false"
)
uid 963,0
)
*283 (LogGeneric
generic (GiElement
name "fifoDataBitNb"
type "positive"
value "8"
)
uid 965,0
)
*284 (LogGeneric
generic (GiElement
name "fifoDepth"
type "positive"
value "8"
)
uid 967,0
)
*285 (LogGeneric
generic (GiElement
name "if1_ramAddressBitNb"
type "positive"
value "10"
)
uid 969,0
)
*286 (LogGeneric
generic (GiElement
name "if1_ramDataBitNb"
type "positive"
value "16"
)
uid 971,0
)
*287 (LogGeneric
generic (GiElement
name "if1_disable_txFifoFull"
type "boolean"
value "false"
)
uid 973,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1028,0
optionalChildren [
*288 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *289 (MRCItem
litem &268
pos 8
dimension 20
)
uid 1030,0
optionalChildren [
*290 (MRCItem
litem &269
pos 0
dimension 20
uid 1031,0
)
*291 (MRCItem
litem &270
pos 1
dimension 23
uid 1032,0
)
*292 (MRCItem
litem &271
pos 2
hidden 1
dimension 20
uid 1033,0
)
*293 (MRCItem
litem &280
pos 0
dimension 20
uid 958,0
)
*294 (MRCItem
litem &281
pos 1
dimension 20
uid 960,0
)
*295 (MRCItem
litem &282
pos 2
dimension 20
uid 962,0
)
*296 (MRCItem
litem &283
pos 3
dimension 20
uid 964,0
)
*297 (MRCItem
litem &284
pos 4
dimension 20
uid 966,0
)
*298 (MRCItem
litem &285
pos 5
dimension 20
uid 968,0
)
*299 (MRCItem
litem &286
pos 6
dimension 20
uid 970,0
)
*300 (MRCItem
litem &287
pos 7
dimension 20
uid 972,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1034,0
optionalChildren [
*301 (MRCItem
litem &272
pos 0
dimension 20
uid 1035,0
)
*302 (MRCItem
litem &274
pos 1
dimension 50
uid 1036,0
)
*303 (MRCItem
litem &275
pos 2
dimension 100
uid 1037,0
)
*304 (MRCItem
litem &276
pos 3
dimension 100
uid 1038,0
)
*305 (MRCItem
litem &277
pos 4
dimension 50
uid 1039,0
)
*306 (MRCItem
litem &278
pos 5
dimension 50
uid 1040,0
)
*307 (MRCItem
litem &279
pos 6
dimension 80
uid 1041,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1029,0
vaOverrides [
]
)
]
)
uid 1015,0
type 1
)
activeModelName "BlockDiag"
)
