#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026c70a94580 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000026c70b0f560_0 .net "PC", 31 0, v0000026c70b09e70_0;  1 drivers
v0000026c70b10000_0 .var "clk", 0 0;
v0000026c70b0f600_0 .net "clkout", 0 0, L_0000026c70acd910;  1 drivers
v0000026c70b0fba0_0 .net "cycles_consumed", 31 0, v0000026c70b10320_0;  1 drivers
v0000026c70b0fe20_0 .var "rst", 0 0;
S_0000026c70a36580 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000026c70a94580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000026c70ab0740 .param/l "RType" 0 4 2, C4<000000>;
P_0000026c70ab0778 .param/l "add" 0 4 5, C4<100000>;
P_0000026c70ab07b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026c70ab07e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000026c70ab0820 .param/l "and_" 0 4 5, C4<100100>;
P_0000026c70ab0858 .param/l "andi" 0 4 8, C4<001100>;
P_0000026c70ab0890 .param/l "beq" 0 4 10, C4<000100>;
P_0000026c70ab08c8 .param/l "bne" 0 4 10, C4<000101>;
P_0000026c70ab0900 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026c70ab0938 .param/l "j" 0 4 12, C4<000010>;
P_0000026c70ab0970 .param/l "jal" 0 4 12, C4<000011>;
P_0000026c70ab09a8 .param/l "jr" 0 4 6, C4<001000>;
P_0000026c70ab09e0 .param/l "lw" 0 4 8, C4<100011>;
P_0000026c70ab0a18 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026c70ab0a50 .param/l "or_" 0 4 5, C4<100101>;
P_0000026c70ab0a88 .param/l "ori" 0 4 8, C4<001101>;
P_0000026c70ab0ac0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026c70ab0af8 .param/l "sll" 0 4 6, C4<000000>;
P_0000026c70ab0b30 .param/l "slt" 0 4 5, C4<101010>;
P_0000026c70ab0b68 .param/l "slti" 0 4 8, C4<101010>;
P_0000026c70ab0ba0 .param/l "srl" 0 4 6, C4<000010>;
P_0000026c70ab0bd8 .param/l "sub" 0 4 5, C4<100010>;
P_0000026c70ab0c10 .param/l "subu" 0 4 5, C4<100011>;
P_0000026c70ab0c48 .param/l "sw" 0 4 8, C4<101011>;
P_0000026c70ab0c80 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026c70ab0cb8 .param/l "xori" 0 4 8, C4<001110>;
L_0000026c70accf70 .functor NOT 1, v0000026c70b0fe20_0, C4<0>, C4<0>, C4<0>;
L_0000026c70acd3d0 .functor NOT 1, v0000026c70b0fe20_0, C4<0>, C4<0>, C4<0>;
L_0000026c70acd750 .functor NOT 1, v0000026c70b0fe20_0, C4<0>, C4<0>, C4<0>;
L_0000026c70acd130 .functor NOT 1, v0000026c70b0fe20_0, C4<0>, C4<0>, C4<0>;
L_0000026c70acdb40 .functor NOT 1, v0000026c70b0fe20_0, C4<0>, C4<0>, C4<0>;
L_0000026c70acd0c0 .functor NOT 1, v0000026c70b0fe20_0, C4<0>, C4<0>, C4<0>;
L_0000026c70acd600 .functor NOT 1, v0000026c70b0fe20_0, C4<0>, C4<0>, C4<0>;
L_0000026c70acd980 .functor NOT 1, v0000026c70b0fe20_0, C4<0>, C4<0>, C4<0>;
L_0000026c70acd910 .functor OR 1, v0000026c70b10000_0, v0000026c70a9a320_0, C4<0>, C4<0>;
L_0000026c70accfe0 .functor OR 1, L_0000026c70b591c0, L_0000026c70b5a020, C4<0>, C4<0>;
L_0000026c70acd9f0 .functor AND 1, L_0000026c70b5aa20, L_0000026c70b5a340, C4<1>, C4<1>;
L_0000026c70acd050 .functor NOT 1, v0000026c70b0fe20_0, C4<0>, C4<0>, C4<0>;
L_0000026c70acdd70 .functor OR 1, L_0000026c70b5aca0, L_0000026c70b58fe0, C4<0>, C4<0>;
L_0000026c70acd210 .functor OR 1, L_0000026c70acdd70, L_0000026c70b59f80, C4<0>, C4<0>;
L_0000026c70acd590 .functor OR 1, L_0000026c70b59800, L_0000026c70b6fbf0, C4<0>, C4<0>;
L_0000026c70acd7c0 .functor AND 1, L_0000026c70b59760, L_0000026c70acd590, C4<1>, C4<1>;
L_0000026c70acd830 .functor OR 1, L_0000026c70b70cd0, L_0000026c70b6f8d0, C4<0>, C4<0>;
L_0000026c70acd8a0 .functor AND 1, L_0000026c70b6f470, L_0000026c70acd830, C4<1>, C4<1>;
L_0000026c70acdde0 .functor NOT 1, L_0000026c70acd910, C4<0>, C4<0>, C4<0>;
v0000026c70b08d90_0 .net "ALUOp", 3 0, v0000026c70a999c0_0;  1 drivers
v0000026c70b09fb0_0 .net "ALUResult", 31 0, v0000026c70b09dd0_0;  1 drivers
v0000026c70b08ed0_0 .net "ALUSrc", 0 0, v0000026c70a99ba0_0;  1 drivers
v0000026c70b0c3a0_0 .net "ALUin2", 31 0, L_0000026c70b6f970;  1 drivers
v0000026c70b0b900_0 .net "MemReadEn", 0 0, v0000026c70a9b540_0;  1 drivers
v0000026c70b0c440_0 .net "MemWriteEn", 0 0, v0000026c70a99c40_0;  1 drivers
v0000026c70b0bd60_0 .net "MemtoReg", 0 0, v0000026c70a9b040_0;  1 drivers
v0000026c70b0b040_0 .net "PC", 31 0, v0000026c70b09e70_0;  alias, 1 drivers
v0000026c70b0c8a0_0 .net "PCPlus1", 31 0, L_0000026c70b59a80;  1 drivers
v0000026c70b0b860_0 .net "PCsrc", 0 0, v0000026c70b09650_0;  1 drivers
v0000026c70b0cc60_0 .net "RegDst", 0 0, v0000026c70a9a280_0;  1 drivers
v0000026c70b0bfe0_0 .net "RegWriteEn", 0 0, v0000026c70a9a500_0;  1 drivers
v0000026c70b0b7c0_0 .net "WriteRegister", 4 0, L_0000026c70b5ae80;  1 drivers
v0000026c70b0c940_0 .net *"_ivl_0", 0 0, L_0000026c70accf70;  1 drivers
L_0000026c70b10fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0b4a0_0 .net/2u *"_ivl_10", 4 0, L_0000026c70b10fd0;  1 drivers
L_0000026c70b113c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0c260_0 .net *"_ivl_101", 15 0, L_0000026c70b113c0;  1 drivers
v0000026c70b0bcc0_0 .net *"_ivl_102", 31 0, L_0000026c70b5a7a0;  1 drivers
L_0000026c70b11408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0bea0_0 .net *"_ivl_105", 25 0, L_0000026c70b11408;  1 drivers
L_0000026c70b11450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0cd00_0 .net/2u *"_ivl_106", 31 0, L_0000026c70b11450;  1 drivers
v0000026c70b0c080_0 .net *"_ivl_108", 0 0, L_0000026c70b5aa20;  1 drivers
L_0000026c70b11498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0bf40_0 .net/2u *"_ivl_110", 5 0, L_0000026c70b11498;  1 drivers
v0000026c70b0c120_0 .net *"_ivl_112", 0 0, L_0000026c70b5a340;  1 drivers
v0000026c70b0be00_0 .net *"_ivl_115", 0 0, L_0000026c70acd9f0;  1 drivers
v0000026c70b0b9a0_0 .net *"_ivl_116", 47 0, L_0000026c70b5a3e0;  1 drivers
L_0000026c70b114e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0b540_0 .net *"_ivl_119", 15 0, L_0000026c70b114e0;  1 drivers
L_0000026c70b11018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026c70b0c4e0_0 .net/2u *"_ivl_12", 5 0, L_0000026c70b11018;  1 drivers
v0000026c70b0ba40_0 .net *"_ivl_120", 47 0, L_0000026c70b5a480;  1 drivers
L_0000026c70b11528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0ca80_0 .net *"_ivl_123", 15 0, L_0000026c70b11528;  1 drivers
v0000026c70b0c1c0_0 .net *"_ivl_125", 0 0, L_0000026c70b5a520;  1 drivers
v0000026c70b0c760_0 .net *"_ivl_126", 31 0, L_0000026c70b59580;  1 drivers
v0000026c70b0cbc0_0 .net *"_ivl_128", 47 0, L_0000026c70b59620;  1 drivers
v0000026c70b0c800_0 .net *"_ivl_130", 47 0, L_0000026c70b5ade0;  1 drivers
v0000026c70b0cda0_0 .net *"_ivl_132", 47 0, L_0000026c70b5aac0;  1 drivers
v0000026c70b0c9e0_0 .net *"_ivl_134", 47 0, L_0000026c70b59940;  1 drivers
v0000026c70b0b0e0_0 .net *"_ivl_14", 0 0, L_0000026c70b0f880;  1 drivers
v0000026c70b0b720_0 .net *"_ivl_140", 0 0, L_0000026c70acd050;  1 drivers
L_0000026c70b115b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0b5e0_0 .net/2u *"_ivl_142", 31 0, L_0000026c70b115b8;  1 drivers
L_0000026c70b11690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000026c70b0cb20_0 .net/2u *"_ivl_146", 5 0, L_0000026c70b11690;  1 drivers
v0000026c70b0ce40_0 .net *"_ivl_148", 0 0, L_0000026c70b5aca0;  1 drivers
L_0000026c70b116d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000026c70b0bc20_0 .net/2u *"_ivl_150", 5 0, L_0000026c70b116d8;  1 drivers
v0000026c70b0c300_0 .net *"_ivl_152", 0 0, L_0000026c70b58fe0;  1 drivers
v0000026c70b0b2c0_0 .net *"_ivl_155", 0 0, L_0000026c70acdd70;  1 drivers
L_0000026c70b11720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000026c70b0c580_0 .net/2u *"_ivl_156", 5 0, L_0000026c70b11720;  1 drivers
v0000026c70b0c620_0 .net *"_ivl_158", 0 0, L_0000026c70b59f80;  1 drivers
L_0000026c70b11060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000026c70b0b680_0 .net/2u *"_ivl_16", 4 0, L_0000026c70b11060;  1 drivers
v0000026c70b0bae0_0 .net *"_ivl_161", 0 0, L_0000026c70acd210;  1 drivers
L_0000026c70b11768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0c6c0_0 .net/2u *"_ivl_162", 15 0, L_0000026c70b11768;  1 drivers
v0000026c70b0afa0_0 .net *"_ivl_164", 31 0, L_0000026c70b59bc0;  1 drivers
v0000026c70b0b180_0 .net *"_ivl_167", 0 0, L_0000026c70b59080;  1 drivers
v0000026c70b0bb80_0 .net *"_ivl_168", 15 0, L_0000026c70b593a0;  1 drivers
v0000026c70b0b360_0 .net *"_ivl_170", 31 0, L_0000026c70b596c0;  1 drivers
v0000026c70b0b220_0 .net *"_ivl_174", 31 0, L_0000026c70b59c60;  1 drivers
L_0000026c70b117b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0b400_0 .net *"_ivl_177", 25 0, L_0000026c70b117b0;  1 drivers
L_0000026c70b117f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0e9f0_0 .net/2u *"_ivl_178", 31 0, L_0000026c70b117f8;  1 drivers
v0000026c70b0eb30_0 .net *"_ivl_180", 0 0, L_0000026c70b59760;  1 drivers
L_0000026c70b11840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0de10_0 .net/2u *"_ivl_182", 5 0, L_0000026c70b11840;  1 drivers
v0000026c70b0db90_0 .net *"_ivl_184", 0 0, L_0000026c70b59800;  1 drivers
L_0000026c70b11888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026c70b0d870_0 .net/2u *"_ivl_186", 5 0, L_0000026c70b11888;  1 drivers
v0000026c70b0edb0_0 .net *"_ivl_188", 0 0, L_0000026c70b6fbf0;  1 drivers
v0000026c70b0ed10_0 .net *"_ivl_19", 4 0, L_0000026c70b0f920;  1 drivers
v0000026c70b0d9b0_0 .net *"_ivl_191", 0 0, L_0000026c70acd590;  1 drivers
v0000026c70b0dc30_0 .net *"_ivl_193", 0 0, L_0000026c70acd7c0;  1 drivers
L_0000026c70b118d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026c70b0d4b0_0 .net/2u *"_ivl_194", 5 0, L_0000026c70b118d0;  1 drivers
v0000026c70b0e270_0 .net *"_ivl_196", 0 0, L_0000026c70b6f150;  1 drivers
L_0000026c70b11918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c70b0da50_0 .net/2u *"_ivl_198", 31 0, L_0000026c70b11918;  1 drivers
L_0000026c70b10f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0e950_0 .net/2u *"_ivl_2", 5 0, L_0000026c70b10f88;  1 drivers
v0000026c70b0e3b0_0 .net *"_ivl_20", 4 0, L_0000026c70b0f9c0;  1 drivers
v0000026c70b0e1d0_0 .net *"_ivl_200", 31 0, L_0000026c70b6fe70;  1 drivers
v0000026c70b0daf0_0 .net *"_ivl_204", 31 0, L_0000026c70b6ff10;  1 drivers
L_0000026c70b11960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0cfb0_0 .net *"_ivl_207", 25 0, L_0000026c70b11960;  1 drivers
L_0000026c70b119a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0d410_0 .net/2u *"_ivl_208", 31 0, L_0000026c70b119a8;  1 drivers
v0000026c70b0d910_0 .net *"_ivl_210", 0 0, L_0000026c70b6f470;  1 drivers
L_0000026c70b119f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0ee50_0 .net/2u *"_ivl_212", 5 0, L_0000026c70b119f0;  1 drivers
v0000026c70b0e450_0 .net *"_ivl_214", 0 0, L_0000026c70b70cd0;  1 drivers
L_0000026c70b11a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026c70b0dcd0_0 .net/2u *"_ivl_216", 5 0, L_0000026c70b11a38;  1 drivers
v0000026c70b0deb0_0 .net *"_ivl_218", 0 0, L_0000026c70b6f8d0;  1 drivers
v0000026c70b0e310_0 .net *"_ivl_221", 0 0, L_0000026c70acd830;  1 drivers
v0000026c70b0e4f0_0 .net *"_ivl_223", 0 0, L_0000026c70acd8a0;  1 drivers
L_0000026c70b11a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026c70b0e590_0 .net/2u *"_ivl_224", 5 0, L_0000026c70b11a80;  1 drivers
v0000026c70b0d550_0 .net *"_ivl_226", 0 0, L_0000026c70b70410;  1 drivers
v0000026c70b0e630_0 .net *"_ivl_228", 31 0, L_0000026c70b70230;  1 drivers
v0000026c70b0d230_0 .net *"_ivl_24", 0 0, L_0000026c70acd750;  1 drivers
L_0000026c70b110a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0ebd0_0 .net/2u *"_ivl_26", 4 0, L_0000026c70b110a8;  1 drivers
v0000026c70b0d690_0 .net *"_ivl_29", 4 0, L_0000026c70b100a0;  1 drivers
v0000026c70b0dd70_0 .net *"_ivl_32", 0 0, L_0000026c70acd130;  1 drivers
L_0000026c70b110f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0e6d0_0 .net/2u *"_ivl_34", 4 0, L_0000026c70b110f0;  1 drivers
v0000026c70b0e770_0 .net *"_ivl_37", 4 0, L_0000026c70b101e0;  1 drivers
v0000026c70b0d5f0_0 .net *"_ivl_40", 0 0, L_0000026c70acdb40;  1 drivers
L_0000026c70b11138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0df50_0 .net/2u *"_ivl_42", 15 0, L_0000026c70b11138;  1 drivers
v0000026c70b0ec70_0 .net *"_ivl_45", 15 0, L_0000026c70b5a0c0;  1 drivers
v0000026c70b0d050_0 .net *"_ivl_48", 0 0, L_0000026c70acd0c0;  1 drivers
v0000026c70b0e810_0 .net *"_ivl_5", 5 0, L_0000026c70b0f6a0;  1 drivers
L_0000026c70b11180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0ea90_0 .net/2u *"_ivl_50", 36 0, L_0000026c70b11180;  1 drivers
L_0000026c70b111c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0dff0_0 .net/2u *"_ivl_52", 31 0, L_0000026c70b111c8;  1 drivers
v0000026c70b0e8b0_0 .net *"_ivl_55", 4 0, L_0000026c70b5a8e0;  1 drivers
v0000026c70b0e090_0 .net *"_ivl_56", 36 0, L_0000026c70b59440;  1 drivers
v0000026c70b0d0f0_0 .net *"_ivl_58", 36 0, L_0000026c70b5ad40;  1 drivers
v0000026c70b0d730_0 .net *"_ivl_62", 0 0, L_0000026c70acd600;  1 drivers
L_0000026c70b11210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0d190_0 .net/2u *"_ivl_64", 5 0, L_0000026c70b11210;  1 drivers
v0000026c70b0d7d0_0 .net *"_ivl_67", 5 0, L_0000026c70b5a980;  1 drivers
v0000026c70b0d2d0_0 .net *"_ivl_70", 0 0, L_0000026c70acd980;  1 drivers
L_0000026c70b11258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0e130_0 .net/2u *"_ivl_72", 57 0, L_0000026c70b11258;  1 drivers
L_0000026c70b112a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b0d370_0 .net/2u *"_ivl_74", 31 0, L_0000026c70b112a0;  1 drivers
v0000026c70b10c80_0 .net *"_ivl_77", 25 0, L_0000026c70b598a0;  1 drivers
v0000026c70b10b40_0 .net *"_ivl_78", 57 0, L_0000026c70b5a660;  1 drivers
v0000026c70b103c0_0 .net *"_ivl_8", 0 0, L_0000026c70acd3d0;  1 drivers
v0000026c70b10280_0 .net *"_ivl_80", 57 0, L_0000026c70b59e40;  1 drivers
L_0000026c70b112e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026c70b0f420_0 .net/2u *"_ivl_84", 31 0, L_0000026c70b112e8;  1 drivers
L_0000026c70b11330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026c70b0f740_0 .net/2u *"_ivl_88", 5 0, L_0000026c70b11330;  1 drivers
v0000026c70b0f060_0 .net *"_ivl_90", 0 0, L_0000026c70b591c0;  1 drivers
L_0000026c70b11378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026c70b10820_0 .net/2u *"_ivl_92", 5 0, L_0000026c70b11378;  1 drivers
v0000026c70b10460_0 .net *"_ivl_94", 0 0, L_0000026c70b5a020;  1 drivers
v0000026c70b10500_0 .net *"_ivl_97", 0 0, L_0000026c70accfe0;  1 drivers
v0000026c70b0fa60_0 .net *"_ivl_98", 47 0, L_0000026c70b5a700;  1 drivers
v0000026c70b105a0_0 .net "adderResult", 31 0, L_0000026c70b59260;  1 drivers
v0000026c70b0f1a0_0 .net "address", 31 0, L_0000026c70b5a200;  1 drivers
v0000026c70b10be0_0 .net "clk", 0 0, L_0000026c70acd910;  alias, 1 drivers
v0000026c70b10320_0 .var "cycles_consumed", 31 0;
v0000026c70b10d20_0 .net "extImm", 31 0, L_0000026c70b5a2a0;  1 drivers
v0000026c70b0f4c0_0 .net "funct", 5 0, L_0000026c70b59d00;  1 drivers
v0000026c70b10780_0 .net "hlt", 0 0, v0000026c70a9a320_0;  1 drivers
v0000026c70b10640_0 .net "imm", 15 0, L_0000026c70b599e0;  1 drivers
v0000026c70b108c0_0 .net "immediate", 31 0, L_0000026c70b6f830;  1 drivers
v0000026c70b106e0_0 .net "input_clk", 0 0, v0000026c70b10000_0;  1 drivers
v0000026c70b10dc0_0 .net "instruction", 31 0, L_0000026c70b59ee0;  1 drivers
v0000026c70b0efc0_0 .net "memoryReadData", 31 0, v0000026c70b0a4b0_0;  1 drivers
v0000026c70b10960_0 .net "nextPC", 31 0, L_0000026c70b5a840;  1 drivers
v0000026c70b10a00_0 .net "opcode", 5 0, L_0000026c70b0f7e0;  1 drivers
v0000026c70b0ff60_0 .net "rd", 4 0, L_0000026c70b0fc40;  1 drivers
v0000026c70b10aa0_0 .net "readData1", 31 0, L_0000026c70acd520;  1 drivers
v0000026c70b0fce0_0 .net "readData1_w", 31 0, L_0000026c70b6f330;  1 drivers
v0000026c70b10e60_0 .net "readData2", 31 0, L_0000026c70acda60;  1 drivers
v0000026c70b0f100_0 .net "rs", 4 0, L_0000026c70b10140;  1 drivers
v0000026c70b0fec0_0 .net "rst", 0 0, v0000026c70b0fe20_0;  1 drivers
v0000026c70b0fd80_0 .net "rt", 4 0, L_0000026c70b59120;  1 drivers
v0000026c70b0fb00_0 .net "shamt", 31 0, L_0000026c70b594e0;  1 drivers
v0000026c70b0f240_0 .net "wire_instruction", 31 0, L_0000026c70acd4b0;  1 drivers
v0000026c70b0f2e0_0 .net "writeData", 31 0, L_0000026c70b70370;  1 drivers
v0000026c70b0f380_0 .net "zero", 0 0, L_0000026c70b70d70;  1 drivers
L_0000026c70b0f6a0 .part L_0000026c70b59ee0, 26, 6;
L_0000026c70b0f7e0 .functor MUXZ 6, L_0000026c70b0f6a0, L_0000026c70b10f88, L_0000026c70accf70, C4<>;
L_0000026c70b0f880 .cmp/eq 6, L_0000026c70b0f7e0, L_0000026c70b11018;
L_0000026c70b0f920 .part L_0000026c70b59ee0, 11, 5;
L_0000026c70b0f9c0 .functor MUXZ 5, L_0000026c70b0f920, L_0000026c70b11060, L_0000026c70b0f880, C4<>;
L_0000026c70b0fc40 .functor MUXZ 5, L_0000026c70b0f9c0, L_0000026c70b10fd0, L_0000026c70acd3d0, C4<>;
L_0000026c70b100a0 .part L_0000026c70b59ee0, 21, 5;
L_0000026c70b10140 .functor MUXZ 5, L_0000026c70b100a0, L_0000026c70b110a8, L_0000026c70acd750, C4<>;
L_0000026c70b101e0 .part L_0000026c70b59ee0, 16, 5;
L_0000026c70b59120 .functor MUXZ 5, L_0000026c70b101e0, L_0000026c70b110f0, L_0000026c70acd130, C4<>;
L_0000026c70b5a0c0 .part L_0000026c70b59ee0, 0, 16;
L_0000026c70b599e0 .functor MUXZ 16, L_0000026c70b5a0c0, L_0000026c70b11138, L_0000026c70acdb40, C4<>;
L_0000026c70b5a8e0 .part L_0000026c70b59ee0, 6, 5;
L_0000026c70b59440 .concat [ 5 32 0 0], L_0000026c70b5a8e0, L_0000026c70b111c8;
L_0000026c70b5ad40 .functor MUXZ 37, L_0000026c70b59440, L_0000026c70b11180, L_0000026c70acd0c0, C4<>;
L_0000026c70b594e0 .part L_0000026c70b5ad40, 0, 32;
L_0000026c70b5a980 .part L_0000026c70b59ee0, 0, 6;
L_0000026c70b59d00 .functor MUXZ 6, L_0000026c70b5a980, L_0000026c70b11210, L_0000026c70acd600, C4<>;
L_0000026c70b598a0 .part L_0000026c70b59ee0, 0, 26;
L_0000026c70b5a660 .concat [ 26 32 0 0], L_0000026c70b598a0, L_0000026c70b112a0;
L_0000026c70b59e40 .functor MUXZ 58, L_0000026c70b5a660, L_0000026c70b11258, L_0000026c70acd980, C4<>;
L_0000026c70b5a200 .part L_0000026c70b59e40, 0, 32;
L_0000026c70b59a80 .arith/sum 32, v0000026c70b09e70_0, L_0000026c70b112e8;
L_0000026c70b591c0 .cmp/eq 6, L_0000026c70b0f7e0, L_0000026c70b11330;
L_0000026c70b5a020 .cmp/eq 6, L_0000026c70b0f7e0, L_0000026c70b11378;
L_0000026c70b5a700 .concat [ 32 16 0 0], L_0000026c70b5a200, L_0000026c70b113c0;
L_0000026c70b5a7a0 .concat [ 6 26 0 0], L_0000026c70b0f7e0, L_0000026c70b11408;
L_0000026c70b5aa20 .cmp/eq 32, L_0000026c70b5a7a0, L_0000026c70b11450;
L_0000026c70b5a340 .cmp/eq 6, L_0000026c70b59d00, L_0000026c70b11498;
L_0000026c70b5a3e0 .concat [ 32 16 0 0], L_0000026c70acd520, L_0000026c70b114e0;
L_0000026c70b5a480 .concat [ 32 16 0 0], v0000026c70b09e70_0, L_0000026c70b11528;
L_0000026c70b5a520 .part L_0000026c70b599e0, 15, 1;
LS_0000026c70b59580_0_0 .concat [ 1 1 1 1], L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520;
LS_0000026c70b59580_0_4 .concat [ 1 1 1 1], L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520;
LS_0000026c70b59580_0_8 .concat [ 1 1 1 1], L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520;
LS_0000026c70b59580_0_12 .concat [ 1 1 1 1], L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520;
LS_0000026c70b59580_0_16 .concat [ 1 1 1 1], L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520;
LS_0000026c70b59580_0_20 .concat [ 1 1 1 1], L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520;
LS_0000026c70b59580_0_24 .concat [ 1 1 1 1], L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520;
LS_0000026c70b59580_0_28 .concat [ 1 1 1 1], L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520, L_0000026c70b5a520;
LS_0000026c70b59580_1_0 .concat [ 4 4 4 4], LS_0000026c70b59580_0_0, LS_0000026c70b59580_0_4, LS_0000026c70b59580_0_8, LS_0000026c70b59580_0_12;
LS_0000026c70b59580_1_4 .concat [ 4 4 4 4], LS_0000026c70b59580_0_16, LS_0000026c70b59580_0_20, LS_0000026c70b59580_0_24, LS_0000026c70b59580_0_28;
L_0000026c70b59580 .concat [ 16 16 0 0], LS_0000026c70b59580_1_0, LS_0000026c70b59580_1_4;
L_0000026c70b59620 .concat [ 16 32 0 0], L_0000026c70b599e0, L_0000026c70b59580;
L_0000026c70b5ade0 .arith/sum 48, L_0000026c70b5a480, L_0000026c70b59620;
L_0000026c70b5aac0 .functor MUXZ 48, L_0000026c70b5ade0, L_0000026c70b5a3e0, L_0000026c70acd9f0, C4<>;
L_0000026c70b59940 .functor MUXZ 48, L_0000026c70b5aac0, L_0000026c70b5a700, L_0000026c70accfe0, C4<>;
L_0000026c70b59260 .part L_0000026c70b59940, 0, 32;
L_0000026c70b5a840 .functor MUXZ 32, L_0000026c70b59a80, L_0000026c70b59260, v0000026c70b09650_0, C4<>;
L_0000026c70b59ee0 .functor MUXZ 32, L_0000026c70acd4b0, L_0000026c70b115b8, L_0000026c70acd050, C4<>;
L_0000026c70b5aca0 .cmp/eq 6, L_0000026c70b0f7e0, L_0000026c70b11690;
L_0000026c70b58fe0 .cmp/eq 6, L_0000026c70b0f7e0, L_0000026c70b116d8;
L_0000026c70b59f80 .cmp/eq 6, L_0000026c70b0f7e0, L_0000026c70b11720;
L_0000026c70b59bc0 .concat [ 16 16 0 0], L_0000026c70b599e0, L_0000026c70b11768;
L_0000026c70b59080 .part L_0000026c70b599e0, 15, 1;
LS_0000026c70b593a0_0_0 .concat [ 1 1 1 1], L_0000026c70b59080, L_0000026c70b59080, L_0000026c70b59080, L_0000026c70b59080;
LS_0000026c70b593a0_0_4 .concat [ 1 1 1 1], L_0000026c70b59080, L_0000026c70b59080, L_0000026c70b59080, L_0000026c70b59080;
LS_0000026c70b593a0_0_8 .concat [ 1 1 1 1], L_0000026c70b59080, L_0000026c70b59080, L_0000026c70b59080, L_0000026c70b59080;
LS_0000026c70b593a0_0_12 .concat [ 1 1 1 1], L_0000026c70b59080, L_0000026c70b59080, L_0000026c70b59080, L_0000026c70b59080;
L_0000026c70b593a0 .concat [ 4 4 4 4], LS_0000026c70b593a0_0_0, LS_0000026c70b593a0_0_4, LS_0000026c70b593a0_0_8, LS_0000026c70b593a0_0_12;
L_0000026c70b596c0 .concat [ 16 16 0 0], L_0000026c70b599e0, L_0000026c70b593a0;
L_0000026c70b5a2a0 .functor MUXZ 32, L_0000026c70b596c0, L_0000026c70b59bc0, L_0000026c70acd210, C4<>;
L_0000026c70b59c60 .concat [ 6 26 0 0], L_0000026c70b0f7e0, L_0000026c70b117b0;
L_0000026c70b59760 .cmp/eq 32, L_0000026c70b59c60, L_0000026c70b117f8;
L_0000026c70b59800 .cmp/eq 6, L_0000026c70b59d00, L_0000026c70b11840;
L_0000026c70b6fbf0 .cmp/eq 6, L_0000026c70b59d00, L_0000026c70b11888;
L_0000026c70b6f150 .cmp/eq 6, L_0000026c70b0f7e0, L_0000026c70b118d0;
L_0000026c70b6fe70 .functor MUXZ 32, L_0000026c70b5a2a0, L_0000026c70b11918, L_0000026c70b6f150, C4<>;
L_0000026c70b6f830 .functor MUXZ 32, L_0000026c70b6fe70, L_0000026c70b594e0, L_0000026c70acd7c0, C4<>;
L_0000026c70b6ff10 .concat [ 6 26 0 0], L_0000026c70b0f7e0, L_0000026c70b11960;
L_0000026c70b6f470 .cmp/eq 32, L_0000026c70b6ff10, L_0000026c70b119a8;
L_0000026c70b70cd0 .cmp/eq 6, L_0000026c70b59d00, L_0000026c70b119f0;
L_0000026c70b6f8d0 .cmp/eq 6, L_0000026c70b59d00, L_0000026c70b11a38;
L_0000026c70b70410 .cmp/eq 6, L_0000026c70b0f7e0, L_0000026c70b11a80;
L_0000026c70b70230 .functor MUXZ 32, L_0000026c70acd520, v0000026c70b09e70_0, L_0000026c70b70410, C4<>;
L_0000026c70b6f330 .functor MUXZ 32, L_0000026c70b70230, L_0000026c70acda60, L_0000026c70acd8a0, C4<>;
S_0000026c70ab0d00 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000026c70a36580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026c70aa54e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026c70acd280 .functor NOT 1, v0000026c70a99ba0_0, C4<0>, C4<0>, C4<0>;
v0000026c70a99740_0 .net *"_ivl_0", 0 0, L_0000026c70acd280;  1 drivers
v0000026c70a99880_0 .net "in1", 31 0, L_0000026c70acda60;  alias, 1 drivers
v0000026c70a9ae60_0 .net "in2", 31 0, L_0000026c70b6f830;  alias, 1 drivers
v0000026c70a9aaa0_0 .net "out", 31 0, L_0000026c70b6f970;  alias, 1 drivers
v0000026c70a9a640_0 .net "s", 0 0, v0000026c70a99ba0_0;  alias, 1 drivers
L_0000026c70b6f970 .functor MUXZ 32, L_0000026c70b6f830, L_0000026c70acda60, L_0000026c70acd280, C4<>;
S_0000026c70a36710 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000026c70a36580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000026c70b080a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000026c70b080d8 .param/l "add" 0 4 5, C4<100000>;
P_0000026c70b08110 .param/l "addi" 0 4 8, C4<001000>;
P_0000026c70b08148 .param/l "addu" 0 4 5, C4<100001>;
P_0000026c70b08180 .param/l "and_" 0 4 5, C4<100100>;
P_0000026c70b081b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000026c70b081f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026c70b08228 .param/l "bne" 0 4 10, C4<000101>;
P_0000026c70b08260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026c70b08298 .param/l "j" 0 4 12, C4<000010>;
P_0000026c70b082d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026c70b08308 .param/l "jr" 0 4 6, C4<001000>;
P_0000026c70b08340 .param/l "lw" 0 4 8, C4<100011>;
P_0000026c70b08378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026c70b083b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000026c70b083e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000026c70b08420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026c70b08458 .param/l "sll" 0 4 6, C4<000000>;
P_0000026c70b08490 .param/l "slt" 0 4 5, C4<101010>;
P_0000026c70b084c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000026c70b08500 .param/l "srl" 0 4 6, C4<000010>;
P_0000026c70b08538 .param/l "sub" 0 4 5, C4<100010>;
P_0000026c70b08570 .param/l "subu" 0 4 5, C4<100011>;
P_0000026c70b085a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000026c70b085e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026c70b08618 .param/l "xori" 0 4 8, C4<001110>;
v0000026c70a999c0_0 .var "ALUOp", 3 0;
v0000026c70a99ba0_0 .var "ALUSrc", 0 0;
v0000026c70a9b540_0 .var "MemReadEn", 0 0;
v0000026c70a99c40_0 .var "MemWriteEn", 0 0;
v0000026c70a9b040_0 .var "MemtoReg", 0 0;
v0000026c70a9a280_0 .var "RegDst", 0 0;
v0000026c70a9a500_0 .var "RegWriteEn", 0 0;
v0000026c70a99ce0_0 .net "funct", 5 0, L_0000026c70b59d00;  alias, 1 drivers
v0000026c70a9a320_0 .var "hlt", 0 0;
v0000026c70a99ec0_0 .net "opcode", 5 0, L_0000026c70b0f7e0;  alias, 1 drivers
v0000026c70a9b0e0_0 .net "rst", 0 0, v0000026c70b0fe20_0;  alias, 1 drivers
E_0000026c70aa5520 .event anyedge, v0000026c70a9b0e0_0, v0000026c70a99ec0_0, v0000026c70a99ce0_0;
S_0000026c709c69c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000026c70a36580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000026c70aa5560 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000026c70acd4b0 .functor BUFZ 32, L_0000026c70b5a160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c70a99d80_0 .net "Data_Out", 31 0, L_0000026c70acd4b0;  alias, 1 drivers
v0000026c70a9af00 .array "InstMem", 0 1023, 31 0;
v0000026c70a9a5a0_0 .net *"_ivl_0", 31 0, L_0000026c70b5a160;  1 drivers
v0000026c70a9a000_0 .net *"_ivl_3", 9 0, L_0000026c70b5a5c0;  1 drivers
v0000026c70a9a820_0 .net *"_ivl_4", 11 0, L_0000026c70b59da0;  1 drivers
L_0000026c70b11570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c70a9abe0_0 .net *"_ivl_7", 1 0, L_0000026c70b11570;  1 drivers
v0000026c70a9ab40_0 .net "addr", 31 0, v0000026c70b09e70_0;  alias, 1 drivers
v0000026c70a9a960_0 .var/i "i", 31 0;
L_0000026c70b5a160 .array/port v0000026c70a9af00, L_0000026c70b59da0;
L_0000026c70b5a5c0 .part v0000026c70b09e70_0, 0, 10;
L_0000026c70b59da0 .concat [ 10 2 0 0], L_0000026c70b5a5c0, L_0000026c70b11570;
S_0000026c709c6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000026c70a36580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000026c70acd520 .functor BUFZ 32, L_0000026c70b5ab60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026c70acda60 .functor BUFZ 32, L_0000026c70b59300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026c70a9a3c0_0 .net *"_ivl_0", 31 0, L_0000026c70b5ab60;  1 drivers
v0000026c70a9ad20_0 .net *"_ivl_10", 6 0, L_0000026c70b59b20;  1 drivers
L_0000026c70b11648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c70a786a0_0 .net *"_ivl_13", 1 0, L_0000026c70b11648;  1 drivers
v0000026c70a777a0_0 .net *"_ivl_2", 6 0, L_0000026c70b5ac00;  1 drivers
L_0000026c70b11600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026c70b0a190_0 .net *"_ivl_5", 1 0, L_0000026c70b11600;  1 drivers
v0000026c70b09150_0 .net *"_ivl_8", 31 0, L_0000026c70b59300;  1 drivers
v0000026c70b098d0_0 .net "clk", 0 0, L_0000026c70acd910;  alias, 1 drivers
v0000026c70b0a2d0_0 .var/i "i", 31 0;
v0000026c70b09f10_0 .net "readData1", 31 0, L_0000026c70acd520;  alias, 1 drivers
v0000026c70b09c90_0 .net "readData2", 31 0, L_0000026c70acda60;  alias, 1 drivers
v0000026c70b09510_0 .net "readRegister1", 4 0, L_0000026c70b10140;  alias, 1 drivers
v0000026c70b095b0_0 .net "readRegister2", 4 0, L_0000026c70b59120;  alias, 1 drivers
v0000026c70b08f70 .array "registers", 31 0, 31 0;
v0000026c70b09290_0 .net "rst", 0 0, v0000026c70b0fe20_0;  alias, 1 drivers
v0000026c70b0a050_0 .net "we", 0 0, v0000026c70a9a500_0;  alias, 1 drivers
v0000026c70b087f0_0 .net "writeData", 31 0, L_0000026c70b70370;  alias, 1 drivers
v0000026c70b09330_0 .net "writeRegister", 4 0, L_0000026c70b5ae80;  alias, 1 drivers
E_0000026c70aa55a0/0 .event negedge, v0000026c70a9b0e0_0;
E_0000026c70aa55a0/1 .event posedge, v0000026c70b098d0_0;
E_0000026c70aa55a0 .event/or E_0000026c70aa55a0/0, E_0000026c70aa55a0/1;
L_0000026c70b5ab60 .array/port v0000026c70b08f70, L_0000026c70b5ac00;
L_0000026c70b5ac00 .concat [ 5 2 0 0], L_0000026c70b10140, L_0000026c70b11600;
L_0000026c70b59300 .array/port v0000026c70b08f70, L_0000026c70b59b20;
L_0000026c70b59b20 .concat [ 5 2 0 0], L_0000026c70b59120, L_0000026c70b11648;
S_0000026c70a34c30 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000026c709c6b50;
 .timescale 0 0;
v0000026c70a9a0a0_0 .var/i "i", 31 0;
S_0000026c70a34dc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000026c70a36580;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000026c70aa4ea0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000026c70acdad0 .functor NOT 1, v0000026c70a9a280_0, C4<0>, C4<0>, C4<0>;
v0000026c70b086b0_0 .net *"_ivl_0", 0 0, L_0000026c70acdad0;  1 drivers
v0000026c70b09830_0 .net "in1", 4 0, L_0000026c70b59120;  alias, 1 drivers
v0000026c70b08930_0 .net "in2", 4 0, L_0000026c70b0fc40;  alias, 1 drivers
v0000026c70b091f0_0 .net "out", 4 0, L_0000026c70b5ae80;  alias, 1 drivers
v0000026c70b09b50_0 .net "s", 0 0, v0000026c70a9a280_0;  alias, 1 drivers
L_0000026c70b5ae80 .functor MUXZ 5, L_0000026c70b0fc40, L_0000026c70b59120, L_0000026c70acdad0, C4<>;
S_0000026c70a64a70 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000026c70a36580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026c70aa4d20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026c70acdbb0 .functor NOT 1, v0000026c70a9b040_0, C4<0>, C4<0>, C4<0>;
v0000026c70b09790_0 .net *"_ivl_0", 0 0, L_0000026c70acdbb0;  1 drivers
v0000026c70b093d0_0 .net "in1", 31 0, v0000026c70b09dd0_0;  alias, 1 drivers
v0000026c70b08c50_0 .net "in2", 31 0, v0000026c70b0a4b0_0;  alias, 1 drivers
v0000026c70b09470_0 .net "out", 31 0, L_0000026c70b70370;  alias, 1 drivers
v0000026c70b09970_0 .net "s", 0 0, v0000026c70a9b040_0;  alias, 1 drivers
L_0000026c70b70370 .functor MUXZ 32, v0000026c70b0a4b0_0, v0000026c70b09dd0_0, L_0000026c70acdbb0, C4<>;
S_0000026c70a64c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000026c70a36580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000026c70a50120 .param/l "ADD" 0 9 12, C4<0000>;
P_0000026c70a50158 .param/l "AND" 0 9 12, C4<0010>;
P_0000026c70a50190 .param/l "NOR" 0 9 12, C4<0101>;
P_0000026c70a501c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000026c70a50200 .param/l "SGT" 0 9 12, C4<0111>;
P_0000026c70a50238 .param/l "SLL" 0 9 12, C4<1000>;
P_0000026c70a50270 .param/l "SLT" 0 9 12, C4<0110>;
P_0000026c70a502a8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000026c70a502e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000026c70a50318 .param/l "XOR" 0 9 12, C4<0100>;
P_0000026c70a50350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000026c70a50388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000026c70b11ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026c70b09010_0 .net/2u *"_ivl_0", 31 0, L_0000026c70b11ac8;  1 drivers
v0000026c70b08750_0 .net "opSel", 3 0, v0000026c70a999c0_0;  alias, 1 drivers
v0000026c70b08890_0 .net "operand1", 31 0, L_0000026c70b6f330;  alias, 1 drivers
v0000026c70b089d0_0 .net "operand2", 31 0, L_0000026c70b6f970;  alias, 1 drivers
v0000026c70b09dd0_0 .var "result", 31 0;
v0000026c70b09a10_0 .net "zero", 0 0, L_0000026c70b70d70;  alias, 1 drivers
E_0000026c70aa4f60 .event anyedge, v0000026c70a999c0_0, v0000026c70b08890_0, v0000026c70a9aaa0_0;
L_0000026c70b70d70 .cmp/eq 32, v0000026c70b09dd0_0, L_0000026c70b11ac8;
S_0000026c70a503d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000026c70a36580;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000026c70b0a670 .param/l "RType" 0 4 2, C4<000000>;
P_0000026c70b0a6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000026c70b0a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026c70b0a718 .param/l "addu" 0 4 5, C4<100001>;
P_0000026c70b0a750 .param/l "and_" 0 4 5, C4<100100>;
P_0000026c70b0a788 .param/l "andi" 0 4 8, C4<001100>;
P_0000026c70b0a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026c70b0a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000026c70b0a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026c70b0a868 .param/l "j" 0 4 12, C4<000010>;
P_0000026c70b0a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026c70b0a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000026c70b0a910 .param/l "lw" 0 4 8, C4<100011>;
P_0000026c70b0a948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026c70b0a980 .param/l "or_" 0 4 5, C4<100101>;
P_0000026c70b0a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000026c70b0a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026c70b0aa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000026c70b0aa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000026c70b0aa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000026c70b0aad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000026c70b0ab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000026c70b0ab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000026c70b0ab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000026c70b0abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026c70b0abe8 .param/l "xori" 0 4 8, C4<001110>;
v0000026c70b09650_0 .var "PCsrc", 0 0;
v0000026c70b090b0_0 .net "funct", 5 0, L_0000026c70b59d00;  alias, 1 drivers
v0000026c70b0a370_0 .net "opcode", 5 0, L_0000026c70b0f7e0;  alias, 1 drivers
v0000026c70b096f0_0 .net "operand1", 31 0, L_0000026c70acd520;  alias, 1 drivers
v0000026c70b0a0f0_0 .net "operand2", 31 0, L_0000026c70b6f970;  alias, 1 drivers
v0000026c70b09bf0_0 .net "rst", 0 0, v0000026c70b0fe20_0;  alias, 1 drivers
E_0000026c70aa4c60/0 .event anyedge, v0000026c70a9b0e0_0, v0000026c70a99ec0_0, v0000026c70b09f10_0, v0000026c70a9aaa0_0;
E_0000026c70aa4c60/1 .event anyedge, v0000026c70a99ce0_0;
E_0000026c70aa4c60 .event/or E_0000026c70aa4c60/0, E_0000026c70aa4c60/1;
S_0000026c70b0ac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000026c70a36580;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000026c70b0a550 .array "DataMem", 0 1023, 31 0;
v0000026c70b09ab0_0 .net "address", 31 0, v0000026c70b09dd0_0;  alias, 1 drivers
v0000026c70b0a230_0 .net "clock", 0 0, L_0000026c70acdde0;  1 drivers
v0000026c70b08a70_0 .net "data", 31 0, L_0000026c70acda60;  alias, 1 drivers
v0000026c70b0a410_0 .var/i "i", 31 0;
v0000026c70b0a4b0_0 .var "q", 31 0;
v0000026c70b08cf0_0 .net "rden", 0 0, v0000026c70a9b540_0;  alias, 1 drivers
v0000026c70b09d30_0 .net "wren", 0 0, v0000026c70a99c40_0;  alias, 1 drivers
E_0000026c70aa56a0 .event posedge, v0000026c70b0a230_0;
S_0000026c70b0adc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000026c70a36580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000026c70aa5020 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000026c70b08e30_0 .net "PCin", 31 0, L_0000026c70b5a840;  alias, 1 drivers
v0000026c70b09e70_0 .var "PCout", 31 0;
v0000026c70b08b10_0 .net "clk", 0 0, L_0000026c70acd910;  alias, 1 drivers
v0000026c70b08bb0_0 .net "rst", 0 0, v0000026c70b0fe20_0;  alias, 1 drivers
    .scope S_0000026c70a503d0;
T_0 ;
    %wait E_0000026c70aa4c60;
    %load/vec4 v0000026c70b09bf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c70b09650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026c70b0a370_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000026c70b096f0_0;
    %load/vec4 v0000026c70b0a0f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000026c70b0a370_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000026c70b096f0_0;
    %load/vec4 v0000026c70b0a0f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000026c70b0a370_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000026c70b0a370_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000026c70b0a370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000026c70b090b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000026c70b09650_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026c70b0adc0;
T_1 ;
    %wait E_0000026c70aa55a0;
    %load/vec4 v0000026c70b08bb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026c70b09e70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026c70b08e30_0;
    %assign/vec4 v0000026c70b09e70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026c709c69c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c70a9a960_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000026c70a9a960_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026c70a9a960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %load/vec4 v0000026c70a9a960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c70a9a960_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 537919492, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 537985027, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 538181632, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 19945514, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 291504150, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 32069674, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 291504132, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 30502944, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 569311233, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 29388832, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 30699552, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 22108202, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 291504136, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 21002272, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 30392352, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 2400714752, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 385875970, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 554172417, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 201326597, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70a9af00, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000026c70a36710;
T_3 ;
    %wait E_0000026c70aa5520;
    %load/vec4 v0000026c70a9b0e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000026c70a9a320_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c70a9a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c70a99c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c70a9b040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026c70a9b540_0, 0;
    %assign/vec4 v0000026c70a9a280_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000026c70a9a320_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000026c70a999c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000026c70a99ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026c70a9a500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026c70a99c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026c70a9b040_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026c70a9b540_0, 0, 1;
    %store/vec4 v0000026c70a9a280_0, 0, 1;
    %load/vec4 v0000026c70a99ec0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a320_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a500_0, 0;
    %load/vec4 v0000026c70a99ce0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026c70a9a280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9b540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9a500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a9b040_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026c70a99ba0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026c70a999c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026c709c6b50;
T_4 ;
    %wait E_0000026c70aa55a0;
    %fork t_1, S_0000026c70a34c30;
    %jmp t_0;
    .scope S_0000026c70a34c30;
t_1 ;
    %load/vec4 v0000026c70b09290_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c70a9a0a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000026c70a9a0a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026c70a9a0a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b08f70, 0, 4;
    %load/vec4 v0000026c70a9a0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c70a9a0a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026c70b0a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000026c70b087f0_0;
    %load/vec4 v0000026c70b09330_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b08f70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b08f70, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000026c709c6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026c709c6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c70b0a2d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000026c70b0a2d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000026c70b0a2d0_0;
    %ix/getv/s 4, v0000026c70b0a2d0_0;
    %load/vec4a v0000026c70b08f70, 4;
    %ix/getv/s 4, v0000026c70b0a2d0_0;
    %load/vec4a v0000026c70b08f70, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026c70b0a2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c70b0a2d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000026c70a64c00;
T_6 ;
    %wait E_0000026c70aa4f60;
    %load/vec4 v0000026c70b08750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000026c70b08890_0;
    %load/vec4 v0000026c70b089d0_0;
    %add;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000026c70b08890_0;
    %load/vec4 v0000026c70b089d0_0;
    %sub;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000026c70b08890_0;
    %load/vec4 v0000026c70b089d0_0;
    %and;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000026c70b08890_0;
    %load/vec4 v0000026c70b089d0_0;
    %or;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000026c70b08890_0;
    %load/vec4 v0000026c70b089d0_0;
    %xor;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000026c70b08890_0;
    %load/vec4 v0000026c70b089d0_0;
    %or;
    %inv;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000026c70b08890_0;
    %load/vec4 v0000026c70b089d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000026c70b089d0_0;
    %load/vec4 v0000026c70b08890_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000026c70b08890_0;
    %ix/getv 4, v0000026c70b089d0_0;
    %shiftl 4;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000026c70b08890_0;
    %ix/getv 4, v0000026c70b089d0_0;
    %shiftr 4;
    %assign/vec4 v0000026c70b09dd0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026c70b0ac30;
T_7 ;
    %wait E_0000026c70aa56a0;
    %load/vec4 v0000026c70b08cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026c70b09ab0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026c70b0a550, 4;
    %assign/vec4 v0000026c70b0a4b0_0, 0;
T_7.0 ;
    %load/vec4 v0000026c70b09d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000026c70b08a70_0;
    %ix/getv 3, v0000026c70b09ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026c70b0ac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c70b0a410_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000026c70b0a410_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026c70b0a410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %load/vec4 v0000026c70b0a410_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c70b0a410_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026c70b0a550, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000026c70b0ac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026c70b0a410_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000026c70b0a410_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000026c70b0a410_0;
    %load/vec4a v0000026c70b0a550, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000026c70b0a410_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026c70b0a410_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026c70b0a410_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000026c70a36580;
T_10 ;
    %wait E_0000026c70aa55a0;
    %load/vec4 v0000026c70b0fec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026c70b10320_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026c70b10320_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026c70b10320_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026c70a94580;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c70b10000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c70b0fe20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000026c70a94580;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000026c70b10000_0;
    %inv;
    %assign/vec4 v0000026c70b10000_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026c70a94580;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SparseMatrixCount/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026c70b0fe20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026c70b0fe20_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000026c70b0fba0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
