$date
	Wed Jul 09 11:10:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux4_1 $end
$var wire 1 ! y $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % d3 $end
$var reg 2 & sel [1:0] $end
$var integer 32 ' i [31:0] $end
$scope module dut $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ d2 $end
$var wire 1 % d3 $end
$var wire 2 ( sel [1:0] $end
$var wire 1 ) sel_val_0 $end
$var wire 1 * sel_val_1 $end
$var wire 1 + sel_val_2 $end
$var wire 1 , sel_val_3 $end
$var wire 1 ! y $end
$var wire 4 - temp_y [3:0] $end
$scope module mux_d0 $end
$var wire 1 . a $end
$var wire 1 " b $end
$var wire 1 ) sel $end
$var wire 1 / y $end
$upscope $end
$scope module mux_d1 $end
$var wire 1 0 a $end
$var wire 1 # b $end
$var wire 1 * sel $end
$var wire 1 1 y $end
$upscope $end
$scope module mux_d2 $end
$var wire 1 2 a $end
$var wire 1 $ b $end
$var wire 1 + sel $end
$var wire 1 3 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
03
02
01
00
1/
0.
b1 -
0,
0+
0*
1)
b0 (
b0 '
b0 &
0%
0$
0#
1"
1!
$end
#10000
1%
1$
1#
#20000
0!
b0 -
0/
0"
#30000
1!
1/
1.
b11 -
11
0)
1*
0%
0$
1#
b1 &
b1 (
b1 '
#40000
1%
1$
1"
#50000
0%
#60000
1!
1/
10
13
1.
b111 -
11
1+
0*
1$
0#
0"
b10 &
b10 (
b10 '
#70000
1%
1#
1"
#80000
0!
0/
0.
01
00
b0 -
03
0$
#90000
1!
1/
1.
11
10
13
12
b1111 -
0+
1,
1%
0#
0"
b11 &
b11 (
b11 '
#100000
1$
1#
1"
#110000
0!
0/
0.
01
00
03
02
b0 -
0%
0#
#120000
b100 '
