
*** Running vivado
    with args -log dso_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dso_top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source dso_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top dso_top -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7524
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1016.016 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dso_top' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/imports/hdl/dso_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'serdes' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/new/serdes.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'combined_serdes' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/new/combined_serdes.v:4]
	Parameter PARAM_ARRAY bound to: 288'b000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000001000000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:32992]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:35069]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 7 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (3#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:35069]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (4#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:38616]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:35069]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 8 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (4#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:35069]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:35056]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (5#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:35056]
INFO: [Synth 8-6155] done synthesizing module 'combined_serdes' (6#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/new/combined_serdes.v:4]
INFO: [Synth 8-6155] done synthesizing module 'serdes' (7#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/new/serdes.v:3]
INFO: [Synth 8-6157] synthesizing module 'adc_to_bram' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/new/adc_to_bram.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adc_to_bram' (8#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/new/adc_to_bram.v:3]
INFO: [Synth 8-6157] synthesizing module 'serial_controller' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/new/serial_controller.v:2]
	Parameter IDLE bound to: 2'b00 
	Parameter CONTROL_BYTE bound to: 2'b01 
	Parameter TRANSMIT_WAIT bound to: 2'b10 
	Parameter TRANSMIT bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'I2C_Transmit' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/imports/dso_top/I2C_Transmit.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter SEND bound to: 3'b010 
	Parameter ACK_STOP bound to: 3'b011 
	Parameter ACK_SEND bound to: 3'b100 
	Parameter STOP_LOW bound to: 3'b101 
	Parameter STOP_SCL bound to: 3'b110 
	Parameter STOP_SDA bound to: 3'b111 
INFO: [Synth 8-6155] done synthesizing module 'I2C_Transmit' (9#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/imports/dso_top/I2C_Transmit.v:3]
INFO: [Synth 8-6157] synthesizing module 'SPI_Transmit' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/imports/dso_top/SPI_Transmit.v:3]
	Parameter IDLE bound to: 2'b00 
	Parameter READ bound to: 2'b01 
	Parameter SEND bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/imports/dso_top/SPI_Transmit.v:41]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Transmit' (10#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/imports/dso_top/SPI_Transmit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'serial_controller' (11#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/new/serial_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:292]
INFO: [Synth 8-6157] synthesizing module 'AXI_LITE_IO_imp_1879I2S' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_crossbar_0_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_axi_crossbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_crossbar_0_0' (12#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_axi_crossbar_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_axi_crossbar_0_0' is unconnected for instance 'axi_crossbar_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:182]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_axi_crossbar_0_0' is unconnected for instance 'axi_crossbar_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:182]
WARNING: [Synth 8-7023] instance 'axi_crossbar_0' of module 'design_1_axi_crossbar_0_0' has 40 connections declared, but only 38 given [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:182]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_fifo_mm_s_0_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_axi_fifo_mm_s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_fifo_mm_s_0_0' (13#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_axi_fifo_mm_s_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_fifo_mm_s_0_0' is unconnected for instance 'axi_fifo_mm_s_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:221]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_fifo_mm_s_0_0' is unconnected for instance 'axi_fifo_mm_s_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:221]
WARNING: [Synth 8-7023] instance 'axi_fifo_mm_s_0' of module 'design_1_axi_fifo_mm_s_0_0' has 25 connections declared, but only 23 given [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:221]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (14#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_1_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_1_0' (15#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXI_LITE_IO_imp_1879I2S' (16#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_1' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_1' (17#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_2' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_blk_mem_gen_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_2' (18#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_blk_mem_gen_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_util_ds_buf_0_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_util_ds_buf_0_0' (19#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_util_ds_buf_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'IBUF_DS_ODIV2' of module 'design_1_util_ds_buf_0_0' is unconnected for instance 'util_ds_buf_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:778]
WARNING: [Synth 8-7023] instance 'util_ds_buf_0' of module 'design_1_util_ds_buf_0_0' has 4 connections declared, but only 3 given [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:778]
INFO: [Synth 8-6157] synthesizing module 'design_1_xdma_0_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_xdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xdma_0_0' (20#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/realtime/design_1_xdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'user_lnk_up' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:782]
WARNING: [Synth 8-7071] port 'usr_irq_ack' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:782]
WARNING: [Synth 8-7071] port 'msi_enable' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:782]
WARNING: [Synth 8-7071] port 'msi_vector_width' of module 'design_1_xdma_0_0' is unconnected for instance 'xdma_0' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:782]
WARNING: [Synth 8-7023] instance 'xdma_0' of module 'design_1_xdma_0_0' has 67 connections declared, but only 63 given [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:782]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (21#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/synth/design_1.v:292]
WARNING: [Synth 8-689] width (18) of port connection 'M_AXI_0_araddr' does not match port width (64) of module 'design_1' [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/imports/hdl/dso_top.v:232]
INFO: [Synth 8-6155] done synthesizing module 'dso_top' (22#1) [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/imports/hdl/dso_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.016 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.016 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1016.016 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1016.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0/design_1_xdma_0_0_in_context.xdc] for cell 'design_1_i/xdma_0'
Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc:4]
Finished Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_0'
Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/AXI_LITE_IO/axi_gpio_0'
Finished Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/AXI_LITE_IO/axi_gpio_0'
Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/AXI_LITE_IO/axi_gpio_1'
Finished Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_in_context.xdc] for cell 'design_1_i/AXI_LITE_IO/axi_gpio_1'
Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'design_1_i/AXI_LITE_IO/axi_fifo_mm_s_0'
Finished Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'design_1_i/AXI_LITE_IO/axi_fifo_mm_s_0'
Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_crossbar_0_0/design_1_axi_crossbar_0_0/design_1_axi_crossbar_0_0_in_context.xdc] for cell 'design_1_i/AXI_LITE_IO/axi_crossbar_0'
Finished Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_crossbar_0_0/design_1_axi_crossbar_0_0/design_1_axi_crossbar_0_0_in_context.xdc] for cell 'design_1_i/AXI_LITE_IO/axi_crossbar_0'
Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
WARNING: [Vivado 12-584] No ports matched ''. [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc:2]
Finished Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2/design_1_blk_mem_gen_0_2_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'serdes/serdes_clocking'
WARNING: [Vivado 12-584] No ports matched ''. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:6]
WARNING: [Vivado 12-584] No ports matched ''. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:8]
Finished Parsing XDC File [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'serdes/serdes_clocking'
Parsing XDC File [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/imports/new/module_bitgen.xdc]
Finished Parsing XDC File [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/imports/new/module_bitgen.xdc]
Parsing XDC File [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/imports/new/module_io.xdc]
Finished Parsing XDC File [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/imports/new/module_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/imports/new/module_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dso_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dso_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc]
WARNING: [Vivado 12-627] No clocks matched 'userclk2'. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc:3]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc:3]
WARNING: [Vivado 12-627] No clocks matched 'clk_out2_clk_wiz_0'. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc:3]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks userclk2]'. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out2_clk_wiz_0]'. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/constrs_1/new/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/dso_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1047.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1047.594 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/AXI_LITE_IO/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/AXI_LITE_IO/axi_gpio_1' at clock pin 's_axi_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for pcie_clk_n[0]. (constraint file  c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_clk_n[0]. (constraint file  c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for pcie_clk_p[0]. (constraint file  c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for pcie_clk_p[0]. (constraint file  c:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for adc_lclk_n. (constraint file  C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_lclk_n. (constraint file  C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for adc_lclk_p. (constraint file  C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for adc_lclk_p. (constraint file  C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/.Xil/Vivado-7916-DESKTOP-J72MK93/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 12).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_LITE_IO/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_LITE_IO/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_LITE_IO/axi_fifo_mm_s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI_LITE_IO/axi_crossbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for serdes/serdes_clocking. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'I2C_Transmit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SPI_Transmit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'serial_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   START |                              001 |                              001
                    SEND |                              010 |                              010
                ACK_SEND |                              011 |                              100
                ACK_STOP |                              100 |                              011
                STOP_LOW |                              101 |                              101
                STOP_SCL |                              110 |                              110
                STOP_SDA |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'I2C_Transmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    READ |                               01 |                               01
                    SEND |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SPI_Transmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            CONTROL_BYTE |                               01 |                               01
           TRANSMIT_WAIT |                               10 |                               10
                TRANSMIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'serial_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   4 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin design_1_i:M_AXI_0_awready to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:M_AXI_0_bid[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:M_AXI_0_bid[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:M_AXI_0_bid[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:M_AXI_0_bid[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:M_AXI_0_bresp[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:M_AXI_0_bresp[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:M_AXI_0_bvalid to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:M_AXI_0_wready to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awaddr[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awburst[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awburst[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awcache[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awcache[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awcache[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awcache[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awid[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awid[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awid[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awid[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awlen[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awlen[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awlen[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awlen[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awlen[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awlen[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awlen[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awlen[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awlock to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awprot[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awprot[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awprot[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awsize[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awsize[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awsize[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_awvalid to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_bready to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[127] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[126] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[125] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[124] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[123] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[122] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[121] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[120] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[119] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[118] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[117] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[116] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[115] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[114] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[113] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[112] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[111] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[110] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[109] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[108] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[107] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[106] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[105] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[104] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[103] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[102] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[101] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[100] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[99] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[98] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[97] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[96] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[95] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[94] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[93] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[92] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[91] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[90] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[89] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[88] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[87] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[86] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[85] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[84] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[83] to constant 0
WARNING: [Synth 8-3295] tying undriven pin design_1_i:S_AXI_0_wdata[82] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dso_top     | serdes_rst_cdc_reg[2]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|dso_top     | bram_addr_rst_cdc_reg[2] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_1 |         1|
|2     |design_1_blk_mem_gen_0_2   |         1|
|3     |design_1_util_ds_buf_0_0   |         1|
|4     |design_1_xdma_0_0          |         1|
|5     |design_1_axi_crossbar_0_0  |         1|
|6     |design_1_axi_fifo_mm_s_0_0 |         1|
|7     |design_1_axi_gpio_0_1      |         1|
|8     |design_1_axi_gpio_1_0      |         1|
|9     |clk_wiz_0                  |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |clk_wiz                  |     1|
|2     |design_1_axi_bram_ctrl_0 |     1|
|3     |design_1_axi_crossbar_0  |     1|
|4     |design_1_axi_fifo_mm_s_0 |     1|
|5     |design_1_axi_gpio_0      |     1|
|6     |design_1_axi_gpio_1      |     1|
|7     |design_1_blk_mem_gen_0   |     1|
|8     |design_1_util_ds_buf_0   |     1|
|9     |design_1_xdma_0          |     1|
|10    |CARRY4                   |    13|
|11    |IDELAYCTRL               |     1|
|12    |IDELAYE2                 |     9|
|14    |ISERDESE2                |     9|
|15    |LUT1                     |    61|
|16    |LUT2                     |    17|
|17    |LUT3                     |    22|
|18    |LUT4                     |    36|
|19    |LUT5                     |    14|
|20    |LUT6                     |    28|
|21    |SRL16E                   |     2|
|22    |FDRE                     |   173|
|23    |FDSE                     |    14|
|24    |IBUF                     |    11|
|25    |IBUFDS                   |     9|
|26    |OBUF                     |    35|
|27    |OBUFT                    |     2|
+------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1047.605 ; gain = 31.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1047.605 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1047.605 ; gain = 31.590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1047.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1047.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 128 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1047.984 ; gain = 31.969
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aleksa/Documents/FPGA_Dev/Artix7_PCIe/dso_top/dso_top.runs/synth_1/dso_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dso_top_utilization_synth.rpt -pb dso_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  8 19:23:44 2021...
