// Seed: 2686567205
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  id_6(
      1, 1, "", 1, !1 - 1
  );
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    output logic id_2
);
  logic id_4;
  assign id_2 = id_4;
  always begin : LABEL_0
    id_4 <= id_4;
  end
  wire id_5;
  assign id_1 = id_4;
  always begin : LABEL_0
    id_1 <= (1);
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  wire id_6;
endmodule
