

================================================================
== Vitis HLS Report for 'Filter_vertical_HW'
================================================================
* Date:           Tue Oct 24 12:04:08 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ese532_hw7
* Solution:       P2 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  20436985|  20436985|  0.136 sec|  0.136 sec|  20436986|  20436986|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                       |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_2      |  20436984|  20436984|     43116|          -|          -|   474|        no|
        | + VITIS_LOOP_94_3     |        80|        80|        76|          1|          1|     6|       yes|
        | + VITIS_LOOP_95_4     |     43032|     43032|       163|          -|          -|   264|        no|
        |  ++ VITIS_LOOP_98_5   |         6|         6|         2|          1|          1|     6|       yes|
        |  ++ VITIS_LOOP_100_6  |        10|        10|         5|          1|          1|     7|       yes|
        +-----------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    517|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     724|    996|    -|
|Memory           |        0|    -|      23|      2|    -|
|Multiplexer      |        -|    -|       -|   1058|    -|
|Register         |        -|    -|     834|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    2|    1581|   2669|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  176|  296|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        2|   0|  548|  700|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        2|   0|  724|  996|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_10ns_10s_12_4_1_U1  |mac_muladd_3ns_10ns_10s_12_4_1  |  i0 * i1 + i2|
    |mac_muladd_7ns_8ns_18ns_18_4_1_U2  |mac_muladd_7ns_8ns_18ns_18_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_Coefficients_local_U  |p_Coefficients_local  |        0|   7|   1|    0|     7|    7|     1|           49|
    |p_Input_local_U         |p_Input_local         |        0|  16|   1|    0|     7|    8|     1|           56|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  23|   2|    0|    14|   15|     2|          105|
    +------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_fu_443_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln106_1_fu_473_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln106_fu_469_p2                 |         +|   0|  0|  64|          64|          64|
    |add_ln93_fu_322_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln94_2_fu_362_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln94_3_fu_349_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln94_fu_338_p2                  |         +|   0|  0|  71|          64|          64|
    |add_ln95_1_fu_384_p2                |         +|   0|  0|  24|          17|           9|
    |add_ln95_fu_378_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln98_fu_396_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln99_1_fu_428_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln99_fu_418_p2                  |         +|   0|  0|  24|          17|          12|
    |ap_block_state77_pp0_stage0_iter74  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_449_p2                |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln93_fu_328_p2                 |      icmp|   0|  0|  11|           9|           7|
    |icmp_ln94_fu_343_p2                 |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln95_fu_390_p2                 |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln98_fu_402_p2                 |      icmp|   0|  0|   8|           3|           3|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 517|         421|         382|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |Sum_reg_310                   |    9|          2|   18|         36|
    |X_reg_241                     |    9|          2|    9|         18|
    |Y_reg_264                     |    9|          2|    9|         18|
    |ap_NS_fsm                     |  802|        152|    1|        152|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter75      |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4       |    9|          2|    1|          2|
    |ap_phi_mux_Sum_phi_fu_314_p4  |    9|          2|   18|         36|
    |ap_phi_mux_i_1_phi_fu_291_p4  |    9|          2|    3|          6|
    |ap_phi_mux_i_phi_fu_256_p4    |    9|          2|    3|          6|
    |gmem_ARADDR                   |   14|          3|   64|        192|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_AW                 |    9|          2|    1|          2|
    |gmem_blk_n_B                  |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |gmem_blk_n_W                  |    9|          2|    1|          2|
    |i_1_reg_287                   |    9|          2|    3|          6|
    |i_2_reg_299                   |    9|          2|    3|          6|
    |i_reg_252                     |    9|          2|    3|          6|
    |p_Input_local_address0        |   20|          4|    3|         12|
    |p_Input_local_address1        |   14|          3|    3|          9|
    |p_Input_local_d0              |   14|          3|    8|         24|
    |phi_mul_reg_275               |    9|          2|   17|         34|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         | 1058|        208|  176|        584|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |Sum_reg_310               |   18|   0|   18|          0|
    |X_reg_241                 |    9|   0|    9|          0|
    |Y_reg_264                 |    9|   0|    9|          0|
    |add_ln93_reg_527          |    9|   0|    9|          0|
    |add_ln94_3_reg_551        |    3|   0|    3|          0|
    |add_ln94_reg_541          |   64|   0|   64|          0|
    |add_ln95_1_reg_577        |   17|   0|   17|          0|
    |add_ln95_reg_572          |    9|   0|    9|          0|
    |add_ln98_reg_586          |    3|   0|    3|          0|
    |ap_CS_fsm                 |  151|   0|  151|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2   |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3   |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4   |    1|   0|    1|          0|
    |ap_rst_n_inv              |    1|   0|    1|          0|
    |ap_rst_reg_1              |    1|   0|    1|          0|
    |ap_rst_reg_2              |    1|   0|    1|          0|
    |gmem_addr_1_read_reg_606  |    8|   0|    8|          0|
    |gmem_addr_1_reg_600       |   64|   0|   64|          0|
    |gmem_addr_2_reg_650       |   64|   0|   64|          0|
    |gmem_addr_read_reg_567    |    8|   0|    8|          0|
    |gmem_addr_reg_561         |   64|   0|   64|          0|
    |i_1_reg_287               |    3|   0|    3|          0|
    |i_2_reg_299               |    3|   0|    3|          0|
    |i_reg_252                 |    3|   0|    3|          0|
    |icmp_ln100_reg_621        |    1|   0|    1|          0|
    |icmp_ln94_reg_547         |    1|   0|    1|          0|
    |icmp_ln98_reg_591         |    1|   0|    1|          0|
    |phi_mul_reg_275           |   17|   0|   17|          0|
    |zext_ln93_reg_536         |    9|   0|   64|         55|
    |zext_ln99_reg_611         |   17|   0|   64|         47|
    |i_reg_252                 |   64|  32|    3|          0|
    |icmp_ln100_reg_621        |   64|  32|    1|          0|
    |icmp_ln94_reg_547         |   64|  32|    1|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  834|  96|  749|        102|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+--------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|             control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|             control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|             control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|             control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|             control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|             control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|             control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|             control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  Filter_vertical_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  Filter_vertical_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  Filter_vertical_HW|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|                gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|                gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|                gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|                gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|                gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|                gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------------+--------------+

