Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 31 21:36:22 2022
| Host         : DESKTOP-7Q8KQ0A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file v1_timing_summary_routed.rpt -pb v1_timing_summary_routed.pb -rpx v1_timing_summary_routed.rpx -warn_on_violation
| Design       : v1
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                240         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-20  Warning           Non-clocked latch                          4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (272)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (401)
5. checking no_input_delay (6)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (272)
--------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: clock/clk_100hz_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: clock/clk_1khz_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: clock/clk_4Hz_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clock/clk_8Hz_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: relase_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u_mytank_control/shell_sht_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (401)
--------------------------------------------------
 There are 401 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.544        0.000                      0                  455        0.092        0.000                      0                  455        7.000        0.000                       0                   199  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
A/inst/clk_in1        {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.101}     20.202          49.500          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
A/inst/clk_in1                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.544        0.000                      0                  455        0.092        0.000                      0                  455        9.601        0.000                       0                   195  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  A/inst/clk_in1
  To Clock:  A/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         A/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { A/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.488ns  (logic 7.530ns (48.618%)  route 7.958ns (51.382%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 21.643 - 20.202 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.621     1.623    u_driver_VGA/clk_out1
    SLICE_X7Y21          FDRE                                         r  u_driver_VGA/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     2.042 f  u_driver_VGA/hcnt_reg[9]/Q
                         net (fo=18, routed)          1.135     3.177    u_driver_VGA/hcnt_reg[9]
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.299     3.476 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=25, routed)          0.982     4.458    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.582 f  u_driver_VGA/addra1_i_11/O
                         net (fo=98, routed)          0.977     5.559    u_driver_VGA/addra1_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.683 r  u_driver_VGA/addra1_i_2/O
                         net (fo=19, routed)          1.148     6.831    mytank_interface/VGA_ypos[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_D[8]_P[3])
                                                      5.070    11.901 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.822    13.723    u_driver_VGA/P[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.847 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.775    14.621    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    14.745 r  u_driver_VGA/addra[3]_i_7__0/O
                         net (fo=1, routed)           0.000    14.745    u_driver_VGA/addra[3]_i_7__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.121 r  u_driver_VGA/addra_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.121    u_driver_VGA/addra_reg[3]_i_4_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  u_driver_VGA/addra_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.238    u_driver_VGA/addra_reg[7]_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.561 r  u_driver_VGA/addra_reg[9]_i_6/O[1]
                         net (fo=1, routed)           0.457    16.018    u_driver_VGA/data3[9]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.306    16.324 r  u_driver_VGA/addra[9]_i_3__1/O
                         net (fo=1, routed)           0.663    16.987    u_driver_VGA/addra[9]_i_3__1_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I3_O)        0.124    17.111 r  u_driver_VGA/addra[9]_i_1__1/O
                         net (fo=1, routed)           0.000    17.111    mytank_interface/addra_reg[9]_0[9]
    SLICE_X8Y21          FDRE                                         r  mytank_interface/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.438    21.643    mytank_interface/clk_out1
    SLICE_X8Y21          FDRE                                         r  mytank_interface/addra_reg[9]/C
                         clock pessimism              0.079    21.722    
                         clock uncertainty           -0.144    21.579    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)        0.077    21.656    mytank_interface/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.656    
                         arrival time                         -17.111    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.397ns  (logic 7.446ns (48.360%)  route 7.951ns (51.640%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.651 - 20.202 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.621     1.623    u_driver_VGA/clk_out1
    SLICE_X7Y21          FDRE                                         r  u_driver_VGA/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     2.042 f  u_driver_VGA/hcnt_reg[9]/Q
                         net (fo=18, routed)          1.135     3.177    u_driver_VGA/hcnt_reg[9]
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.299     3.476 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=25, routed)          0.982     4.458    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.582 f  u_driver_VGA/addra1_i_11/O
                         net (fo=98, routed)          0.977     5.559    u_driver_VGA/addra1_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.683 r  u_driver_VGA/addra1_i_2/O
                         net (fo=19, routed)          1.148     6.831    mytank_interface/VGA_ypos[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_D[8]_P[3])
                                                      5.070    11.901 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.822    13.723    u_driver_VGA/P[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.847 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.484    14.331    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124    14.455 r  u_driver_VGA/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.455    tank1_interface/addra[1]_i_2__2_1[3]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.856 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.856    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.190 r  tank1_interface/addra0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.589    15.779    u_driver_VGA/addra_reg[7]_2[1]
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.303    16.082 r  u_driver_VGA/addra[5]_i_2__2/O
                         net (fo=1, routed)           0.814    16.896    u_driver_VGA/addra[5]_i_2__2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.124    17.020 r  u_driver_VGA/addra[5]_i_1__2/O
                         net (fo=1, routed)           0.000    17.020    tank1_interface/D[5]
    SLICE_X9Y12          FDRE                                         r  tank1_interface/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.446    21.651    tank1_interface/clk_out1
    SLICE_X9Y12          FDRE                                         r  tank1_interface/addra_reg[5]/C
                         clock pessimism              0.079    21.730    
                         clock uncertainty           -0.144    21.587    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.029    21.616    tank1_interface/addra_reg[5]
  -------------------------------------------------------------------
                         required time                         21.616    
                         arrival time                         -17.020    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.208ns  (logic 7.406ns (48.699%)  route 7.802ns (51.301%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.644 - 20.202 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.621     1.623    u_driver_VGA/clk_out1
    SLICE_X7Y21          FDRE                                         r  u_driver_VGA/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     2.042 f  u_driver_VGA/hcnt_reg[9]/Q
                         net (fo=18, routed)          1.135     3.177    u_driver_VGA/hcnt_reg[9]
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.299     3.476 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=25, routed)          0.982     4.458    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.582 f  u_driver_VGA/addra1_i_11/O
                         net (fo=98, routed)          0.977     5.559    u_driver_VGA/addra1_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.683 r  u_driver_VGA/addra1_i_2/O
                         net (fo=19, routed)          1.148     6.831    mytank_interface/VGA_ypos[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_D[8]_P[3])
                                                      5.070    11.901 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.822    13.723    u_driver_VGA/P[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.847 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.775    14.621    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    14.745 r  u_driver_VGA/addra[3]_i_7__0/O
                         net (fo=1, routed)           0.000    14.745    u_driver_VGA/addra[3]_i_7__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.121 r  u_driver_VGA/addra_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.121    u_driver_VGA/addra_reg[3]_i_4_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.436 r  u_driver_VGA/addra_reg[7]_i_4/O[3]
                         net (fo=1, routed)           0.626    16.062    u_driver_VGA/data3[7]
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.307    16.369 r  u_driver_VGA/addra[7]_i_2__1/O
                         net (fo=1, routed)           0.338    16.707    u_driver_VGA/addra[7]_i_2__1_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I3_O)        0.124    16.831 r  u_driver_VGA/addra[7]_i_1__1/O
                         net (fo=1, routed)           0.000    16.831    mytank_interface/addra_reg[9]_0[7]
    SLICE_X9Y19          FDRE                                         r  mytank_interface/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.439    21.644    mytank_interface/clk_out1
    SLICE_X9Y19          FDRE                                         r  mytank_interface/addra_reg[7]/C
                         clock pessimism              0.079    21.723    
                         clock uncertainty           -0.144    21.580    
    SLICE_X9Y19          FDRE (Setup_fdre_C_D)        0.031    21.611    mytank_interface/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.611    
                         arrival time                         -16.831    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.848ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.189ns  (logic 7.298ns (48.048%)  route 7.891ns (51.952%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.644 - 20.202 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.621     1.623    u_driver_VGA/clk_out1
    SLICE_X7Y21          FDRE                                         r  u_driver_VGA/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     2.042 f  u_driver_VGA/hcnt_reg[9]/Q
                         net (fo=18, routed)          1.135     3.177    u_driver_VGA/hcnt_reg[9]
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.299     3.476 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=25, routed)          0.982     4.458    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.582 f  u_driver_VGA/addra1_i_11/O
                         net (fo=98, routed)          0.977     5.559    u_driver_VGA/addra1_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.683 r  u_driver_VGA/addra1_i_2/O
                         net (fo=19, routed)          1.148     6.831    mytank_interface/VGA_ypos[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_D[8]_P[3])
                                                      5.070    11.901 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.822    13.723    u_driver_VGA/P[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.847 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.775    14.621    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    14.745 r  u_driver_VGA/addra[3]_i_7__0/O
                         net (fo=1, routed)           0.000    14.745    u_driver_VGA/addra[3]_i_7__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.121 r  u_driver_VGA/addra_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.121    u_driver_VGA/addra_reg[3]_i_4_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.340 r  u_driver_VGA/addra_reg[7]_i_4/O[0]
                         net (fo=1, routed)           0.625    15.966    u_driver_VGA/data3[4]
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.295    16.261 r  u_driver_VGA/addra[4]_i_2__1/O
                         net (fo=1, routed)           0.428    16.688    u_driver_VGA/addra[4]_i_2__1_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    16.812 r  u_driver_VGA/addra[4]_i_1/O
                         net (fo=1, routed)           0.000    16.812    mytank_interface/addra_reg[9]_0[4]
    SLICE_X8Y20          FDRE                                         r  mytank_interface/addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.439    21.644    mytank_interface/clk_out1
    SLICE_X8Y20          FDRE                                         r  mytank_interface/addra_reg[4]/C
                         clock pessimism              0.079    21.723    
                         clock uncertainty           -0.144    21.580    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)        0.081    21.661    mytank_interface/addra_reg[4]
  -------------------------------------------------------------------
                         required time                         21.661    
                         arrival time                         -16.812    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.071ns  (logic 7.444ns (49.394%)  route 7.627ns (50.606%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 21.650 - 20.202 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.621     1.623    u_driver_VGA/clk_out1
    SLICE_X7Y21          FDRE                                         r  u_driver_VGA/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     2.042 f  u_driver_VGA/hcnt_reg[9]/Q
                         net (fo=18, routed)          1.135     3.177    u_driver_VGA/hcnt_reg[9]
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.299     3.476 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=25, routed)          0.982     4.458    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.582 f  u_driver_VGA/addra1_i_11/O
                         net (fo=98, routed)          0.977     5.559    u_driver_VGA/addra1_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.683 r  u_driver_VGA/addra1_i_2/O
                         net (fo=19, routed)          1.148     6.831    mytank_interface/VGA_ypos[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_D[8]_P[3])
                                                      5.070    11.901 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.822    13.723    u_driver_VGA/P[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.847 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.482    14.328    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.452 r  u_driver_VGA/i___0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.452    tank1_interface/addra[1]_i_3__2[3]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.853 r  tank1_interface/addra0_inferred__4/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.853    tank1_interface/addra0_inferred__4/i___0_carry__5_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.967 r  tank1_interface/addra0_inferred__4/i___0_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.967    tank1_interface/addra0_inferred__4/i___0_carry__6_n_0
    SLICE_X7Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.189 r  tank1_interface/addra0_inferred__4/i___0_carry__7/O[0]
                         net (fo=1, routed)           0.675    15.864    u_driver_VGA/addra_reg[9]_0[0]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.299    16.163 f  u_driver_VGA/addra[8]_i_3__2/O
                         net (fo=1, routed)           0.407    16.570    u_driver_VGA/addra[8]_i_3__2_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I4_O)        0.124    16.694 r  u_driver_VGA/addra[8]_i_1__2/O
                         net (fo=1, routed)           0.000    16.694    tank1_interface/D[8]
    SLICE_X9Y13          FDRE                                         r  tank1_interface/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.445    21.650    tank1_interface/clk_out1
    SLICE_X9Y13          FDRE                                         r  tank1_interface/addra_reg[8]/C
                         clock pessimism              0.079    21.729    
                         clock uncertainty           -0.144    21.586    
    SLICE_X9Y13          FDRE (Setup_fdre_C_D)        0.031    21.617    tank1_interface/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         21.617    
                         arrival time                         -16.694    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.057ns  (logic 7.428ns (49.332%)  route 7.629ns (50.668%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 21.650 - 20.202 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.621     1.623    u_driver_VGA/clk_out1
    SLICE_X7Y21          FDRE                                         r  u_driver_VGA/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     2.042 f  u_driver_VGA/hcnt_reg[9]/Q
                         net (fo=18, routed)          1.135     3.177    u_driver_VGA/hcnt_reg[9]
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.299     3.476 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=25, routed)          0.982     4.458    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.582 f  u_driver_VGA/addra1_i_11/O
                         net (fo=98, routed)          0.977     5.559    u_driver_VGA/addra1_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.683 r  u_driver_VGA/addra1_i_2/O
                         net (fo=19, routed)          1.148     6.831    mytank_interface/VGA_ypos[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_D[8]_P[3])
                                                      5.070    11.901 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.822    13.723    u_driver_VGA/P[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.847 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.484    14.331    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124    14.455 r  u_driver_VGA/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.455    tank1_interface/addra[1]_i_2__2_1[3]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.856 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.856    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.169 r  tank1_interface/addra0_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.313    15.482    u_driver_VGA/addra_reg[7]_2[3]
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.306    15.788 r  u_driver_VGA/addra[7]_i_2__2/O
                         net (fo=1, routed)           0.769    16.557    u_driver_VGA/addra[7]_i_2__2_n_0
    SLICE_X9Y13          LUT6 (Prop_lut6_I3_O)        0.124    16.681 r  u_driver_VGA/addra[7]_i_1__2/O
                         net (fo=1, routed)           0.000    16.681    tank1_interface/D[7]
    SLICE_X9Y13          FDRE                                         r  tank1_interface/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.445    21.650    tank1_interface/clk_out1
    SLICE_X9Y13          FDRE                                         r  tank1_interface/addra_reg[7]/C
                         clock pessimism              0.079    21.729    
                         clock uncertainty           -0.144    21.586    
    SLICE_X9Y13          FDRE (Setup_fdre_C_D)        0.029    21.615    tank1_interface/addra_reg[7]
  -------------------------------------------------------------------
                         required time                         21.615    
                         arrival time                         -16.681    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.002ns  (logic 7.413ns (49.413%)  route 7.589ns (50.587%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.644 - 20.202 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.621     1.623    u_driver_VGA/clk_out1
    SLICE_X7Y21          FDRE                                         r  u_driver_VGA/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     2.042 f  u_driver_VGA/hcnt_reg[9]/Q
                         net (fo=18, routed)          1.135     3.177    u_driver_VGA/hcnt_reg[9]
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.299     3.476 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=25, routed)          0.982     4.458    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.582 f  u_driver_VGA/addra1_i_11/O
                         net (fo=98, routed)          0.977     5.559    u_driver_VGA/addra1_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.683 r  u_driver_VGA/addra1_i_2/O
                         net (fo=19, routed)          1.148     6.831    mytank_interface/VGA_ypos[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_D[8]_P[3])
                                                      5.070    11.901 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.822    13.723    u_driver_VGA/P[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.847 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.775    14.621    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    14.745 r  u_driver_VGA/addra[3]_i_7__0/O
                         net (fo=1, routed)           0.000    14.745    u_driver_VGA/addra[3]_i_7__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.121 r  u_driver_VGA/addra_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.121    u_driver_VGA/addra_reg[3]_i_4_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.444 r  u_driver_VGA/addra_reg[7]_i_4/O[1]
                         net (fo=1, routed)           0.344    15.788    u_driver_VGA/data3[5]
    SLICE_X9Y18          LUT6 (Prop_lut6_I0_O)        0.306    16.094 r  u_driver_VGA/addra[5]_i_2__1/O
                         net (fo=1, routed)           0.407    16.501    u_driver_VGA/addra[5]_i_2__1_n_0
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.124    16.625 r  u_driver_VGA/addra[5]_i_1__1/O
                         net (fo=1, routed)           0.000    16.625    mytank_interface/addra_reg[9]_0[5]
    SLICE_X9Y20          FDRE                                         r  mytank_interface/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.439    21.644    mytank_interface/clk_out1
    SLICE_X9Y20          FDRE                                         r  mytank_interface/addra_reg[5]/C
                         clock pessimism              0.079    21.723    
                         clock uncertainty           -0.144    21.580    
    SLICE_X9Y20          FDRE (Setup_fdre_C_D)        0.031    21.611    mytank_interface/addra_reg[5]
  -------------------------------------------------------------------
                         required time                         21.611    
                         arrival time                         -16.625    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/addra_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.040ns  (logic 7.415ns (49.302%)  route 7.625ns (50.698%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 21.644 - 20.202 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.621     1.623    u_driver_VGA/clk_out1
    SLICE_X7Y21          FDRE                                         r  u_driver_VGA/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     2.042 f  u_driver_VGA/hcnt_reg[9]/Q
                         net (fo=18, routed)          1.135     3.177    u_driver_VGA/hcnt_reg[9]
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.299     3.476 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=25, routed)          0.982     4.458    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.582 f  u_driver_VGA/addra1_i_11/O
                         net (fo=98, routed)          0.977     5.559    u_driver_VGA/addra1_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.683 r  u_driver_VGA/addra1_i_2/O
                         net (fo=19, routed)          1.148     6.831    mytank_interface/VGA_ypos[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_D[8]_P[3])
                                                      5.070    11.901 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.822    13.723    u_driver_VGA/P[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.847 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.775    14.621    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124    14.745 r  u_driver_VGA/addra[3]_i_7__0/O
                         net (fo=1, routed)           0.000    14.745    u_driver_VGA/addra[3]_i_7__0_n_0
    SLICE_X8Y17          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.121 r  u_driver_VGA/addra_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.121    u_driver_VGA/addra_reg[3]_i_4_n_0
    SLICE_X8Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.238 r  u_driver_VGA/addra_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    15.238    u_driver_VGA/addra_reg[7]_i_4_n_0
    SLICE_X8Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.457 r  u_driver_VGA/addra_reg[9]_i_6/O[0]
                         net (fo=1, routed)           0.505    15.962    u_driver_VGA/data3[8]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.295    16.257 r  u_driver_VGA/addra[8]_i_2__1/O
                         net (fo=1, routed)           0.282    16.539    u_driver_VGA/addra[8]_i_2__1_n_0
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.124    16.663 r  u_driver_VGA/addra[8]_i_1__1/O
                         net (fo=1, routed)           0.000    16.663    mytank_interface/addra_reg[9]_0[8]
    SLICE_X8Y20          FDRE                                         r  mytank_interface/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.439    21.644    mytank_interface/clk_out1
    SLICE_X8Y20          FDRE                                         r  mytank_interface/addra_reg[8]/C
                         clock pessimism              0.079    21.723    
                         clock uncertainty           -0.144    21.580    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)        0.079    21.659    mytank_interface/addra_reg[8]
  -------------------------------------------------------------------
                         required time                         21.659    
                         arrival time                         -16.663    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.112ns  (logic 7.560ns (50.027%)  route 7.552ns (49.973%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 21.717 - 20.202 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.621     1.623    u_driver_VGA/clk_out1
    SLICE_X7Y21          FDRE                                         r  u_driver_VGA/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     2.042 f  u_driver_VGA/hcnt_reg[9]/Q
                         net (fo=18, routed)          1.135     3.177    u_driver_VGA/hcnt_reg[9]
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.299     3.476 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=25, routed)          0.982     4.458    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.582 f  u_driver_VGA/addra1_i_11/O
                         net (fo=98, routed)          0.977     5.559    u_driver_VGA/addra1_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.683 r  u_driver_VGA/addra1_i_2/O
                         net (fo=19, routed)          1.148     6.831    mytank_interface/VGA_ypos[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_D[8]_P[3])
                                                      5.070    11.901 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.822    13.723    u_driver_VGA/P[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.847 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.484    14.331    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I5_O)        0.124    14.455 r  u_driver_VGA/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.455    tank1_interface/addra[1]_i_2__2_1[3]
    SLICE_X5Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.856 r  tank1_interface/addra0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.856    tank1_interface/addra0_inferred__4/i__carry_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.970 r  tank1_interface/addra0_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.970    tank1_interface/addra0_inferred__4/i__carry__0_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.304 r  tank1_interface/addra0_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.440    15.744    u_driver_VGA/addra_reg[9]_2[1]
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.303    16.047 r  u_driver_VGA/addra[9]_i_3__2/O
                         net (fo=1, routed)           0.564    16.611    u_driver_VGA/addra[9]_i_3__2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124    16.735 r  u_driver_VGA/addra[9]_i_1__2/O
                         net (fo=1, routed)           0.000    16.735    tank1_interface/D[9]
    SLICE_X6Y14          FDRE                                         r  tank1_interface/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.512    21.717    tank1_interface/clk_out1
    SLICE_X6Y14          FDRE                                         r  tank1_interface/addra_reg[9]/C
                         clock pessimism              0.092    21.809    
                         clock uncertainty           -0.144    21.666    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)        0.081    21.747    tank1_interface/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.747    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 u_driver_VGA/hcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/addra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.943ns  (logic 7.350ns (49.188%)  route 7.593ns (50.812%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 21.651 - 20.202 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.621     1.623    u_driver_VGA/clk_out1
    SLICE_X7Y21          FDRE                                         r  u_driver_VGA/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.419     2.042 f  u_driver_VGA/hcnt_reg[9]/Q
                         net (fo=18, routed)          1.135     3.177    u_driver_VGA/hcnt_reg[9]
    SLICE_X10Y22         LUT5 (Prop_lut5_I2_O)        0.299     3.476 f  u_driver_VGA/vcnt[9]_i_4/O
                         net (fo=25, routed)          0.982     4.458    u_driver_VGA/vcnt[9]_i_4_n_0
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.582 f  u_driver_VGA/addra1_i_11/O
                         net (fo=98, routed)          0.977     5.559    u_driver_VGA/addra1_i_11_n_0
    SLICE_X1Y25          LUT6 (Prop_lut6_I0_O)        0.124     5.683 r  u_driver_VGA/addra1_i_2/O
                         net (fo=19, routed)          1.148     6.831    mytank_interface/VGA_ypos[3]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_D[8]_P[3])
                                                      5.070    11.901 r  mytank_interface/addra1/P[3]
                         net (fo=19, routed)          1.822    13.723    u_driver_VGA/P[3]
    SLICE_X3Y11          LUT6 (Prop_lut6_I0_O)        0.124    13.847 r  u_driver_VGA/i___0_carry_i_9/O
                         net (fo=5, routed)           0.482    14.328    u_driver_VGA/i___0_carry_i_9_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.452 r  u_driver_VGA/i___0_carry__5_i_2/O
                         net (fo=1, routed)           0.000    14.452    tank1_interface/addra[1]_i_3__2[3]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.853 r  tank1_interface/addra0_inferred__4/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.853    tank1_interface/addra0_inferred__4/i___0_carry__5_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.092 r  tank1_interface/addra0_inferred__4/i___0_carry__6/O[2]
                         net (fo=1, routed)           0.641    15.733    u_driver_VGA/addra_reg[7]_0[2]
    SLICE_X9Y12          LUT6 (Prop_lut6_I5_O)        0.302    16.035 f  u_driver_VGA/addra[6]_i_3__2/O
                         net (fo=1, routed)           0.407    16.442    u_driver_VGA/addra[6]_i_3__2_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.124    16.566 r  u_driver_VGA/addra[6]_i_1__2/O
                         net (fo=1, routed)           0.000    16.566    tank1_interface/D[6]
    SLICE_X9Y12          FDRE                                         r  tank1_interface/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         1.446    21.651    tank1_interface/clk_out1
    SLICE_X9Y12          FDRE                                         r  tank1_interface/addra_reg[6]/C
                         clock pessimism              0.079    21.730    
                         clock uncertainty           -0.144    21.587    
    SLICE_X9Y12          FDRE (Setup_fdre_C_D)        0.031    21.618    tank1_interface/addra_reg[6]
  -------------------------------------------------------------------
                         required time                         21.618    
                         arrival time                         -16.566    
  -------------------------------------------------------------------
                         slack                                  5.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.262%)  route 0.169ns (50.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.560     0.562    mytank_display/clk_out1
    SLICE_X8Y32          FDRE                                         r  mytank_display/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  mytank_display/addra_reg[10]/Q
                         net (fo=4, routed)           0.169     0.895    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y6          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.871     0.873    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.802    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mytank_interface/addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.246%)  route 0.209ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.556     0.558    mytank_interface/clk_out1
    SLICE_X9Y21          FDRE                                         r  mytank_interface/addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mytank_interface/addra_reg[1]/Q
                         net (fo=1, routed)           0.209     0.908    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863     0.865    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.611    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.794    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 mytank_interface/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.129%)  route 0.210ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.557     0.559    mytank_interface/clk_out1
    SLICE_X9Y20          FDRE                                         r  mytank_interface/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     0.700 r  mytank_interface/addra_reg[5]/Q
                         net (fo=1, routed)           0.210     0.910    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y8          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863     0.865    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.611    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.794    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mytank_interface/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.015%)  route 0.209ns (55.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.557     0.559    mytank_interface/clk_out1
    SLICE_X8Y20          FDRE                                         r  mytank_interface/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mytank_interface/addra_reg[4]/Q
                         net (fo=1, routed)           0.209     0.931    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y8          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863     0.865    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.611    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.794    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tank1_display/douta0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/VGA_data_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.564     0.566    tank1_display/clk_out1
    SLICE_X9Y10          FDRE                                         r  tank1_display/douta0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  tank1_display/douta0_reg[1]/Q
                         net (fo=1, routed)           0.117     0.823    tank1_display/douta0__0[1]
    SLICE_X11Y10         FDSE                                         r  tank1_display/VGA_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.834     0.836    tank1_display/clk_out1
    SLICE_X11Y10         FDSE                                         r  tank1_display/VGA_data_reg[1]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X11Y10         FDSE (Hold_fdse_C_D)         0.072     0.674    tank1_display/VGA_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tank1_display/douta0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/VGA_data_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.564     0.566    tank1_display/clk_out1
    SLICE_X9Y10          FDRE                                         r  tank1_display/douta0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  tank1_display/douta0_reg[11]/Q
                         net (fo=1, routed)           0.117     0.823    tank1_display/douta0__0[11]
    SLICE_X11Y10         FDSE                                         r  tank1_display/VGA_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.834     0.836    tank1_display/clk_out1
    SLICE_X11Y10         FDSE                                         r  tank1_display/VGA_data_reg[11]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X11Y10         FDSE (Hold_fdse_C_D)         0.070     0.672    tank1_display/VGA_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tank1_display/douta0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/VGA_data_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.564     0.566    tank1_display/clk_out1
    SLICE_X9Y10          FDRE                                         r  tank1_display/douta0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  tank1_display/douta0_reg[10]/Q
                         net (fo=1, routed)           0.117     0.823    tank1_display/douta0__0[10]
    SLICE_X11Y10         FDSE                                         r  tank1_display/VGA_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.834     0.836    tank1_display/clk_out1
    SLICE_X11Y10         FDSE                                         r  tank1_display/VGA_data_reg[10]/C
                         clock pessimism             -0.234     0.602    
    SLICE_X11Y10         FDSE (Hold_fdse_C_D)         0.066     0.668    tank1_display/VGA_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_11_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.164ns (53.387%)  route 0.143ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.556     0.558    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X8Y22          FDCE                                         r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_11_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     0.722 r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_11_cooolDelFlop/Q
                         net (fo=1, routed)           0.143     0.865    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_6
    RAMB18_X0Y9          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863     0.865    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.611    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.707    tank1_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.556     0.558    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X8Y22          FDCE                                         r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     0.722 r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_9_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     0.866    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_5
    RAMB18_X0Y8          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.863     0.865    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.611    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.707    mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.849%)  route 0.264ns (65.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.556     0.558    mytank_display/clk_out1
    SLICE_X9Y28          FDRE                                         r  mytank_display/addra_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mytank_display/addra_reg[2]/Q
                         net (fo=3, routed)           0.264     0.962    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y6          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=193, routed)         0.871     0.873    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.619    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.802    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { A/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y6      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y6      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y14     mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y14     mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y8      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y8      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y8      mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y8      mytank_interface/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y1      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y1      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.202      193.158    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X11Y32     mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X11Y32     mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y33     mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y33     mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X11Y30     mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X11Y30     mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y33     mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y33     mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y30     mytank_display/VGA_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y30     mytank_display/VGA_data_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X11Y32     mytank_display/VGA_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X11Y32     mytank_display/VGA_data_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y33     mytank_display/VGA_data_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y33     mytank_display/VGA_data_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X11Y30     mytank_display/VGA_data_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X11Y30     mytank_display/VGA_data_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y33     mytank_display/VGA_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y33     mytank_display/VGA_data_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y30     mytank_display/VGA_data_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y30     mytank_display/VGA_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    A/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT



