// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "02/26/2020 19:11:27"

// 
// Device: Altera 5CEFA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module project3_frame (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \Add0~1_sumout ;
wire \Add0~14 ;
wire \Add0~37_sumout ;
wire \imem~19_combout ;
wire \mispred_EX_w~0_combout ;
wire \mispred_EX~feeder_combout ;
wire \mispred_EX~q ;
wire \imem~3_combout ;
wire \imem~20_combout ;
wire \inst_FE[8]~DUPLICATE_q ;
wire \wregno_ID~1_combout ;
wire \stall_pipe~0_combout ;
wire \always2~0_combout ;
wire \imem~2_combout ;
wire \imem~18_combout ;
wire \wregno_ID~0_combout ;
wire \wregno_ID_w[1]~1_combout ;
wire \stall_pipe~1_combout ;
wire \stall_pipe~3_combout ;
wire \wregno_MEM[1]~DUPLICATE_q ;
wire \stall_pipe~2_combout ;
wire \stall_pipe~4_combout ;
wire \inst_FE[23]~0_combout ;
wire \Selector0~1_combout ;
wire \imem~13_combout ;
wire \immval_ID[2]~0_combout ;
wire \aluout_EX_r[2]~0_combout ;
wire \imem~10_combout ;
wire \imem~5_combout ;
wire \Equal14~0_combout ;
wire \imem~15_combout ;
wire \op2_ID~0_combout ;
wire \op2_ID[5]~DUPLICATE_q ;
wire \imem~11_combout ;
wire \imem~14_combout ;
wire \Equal2~0_combout ;
wire \Equal2~1_combout ;
wire \ctrlsig_MEM~q ;
wire \Decoder2~0_combout ;
wire \regs[0][15]~q ;
wire \regs[8][15]~feeder_combout ;
wire \Decoder2~1_combout ;
wire \regs[8][15]~q ;
wire \regs[5][15]~feeder_combout ;
wire \Decoder2~2_combout ;
wire \regs[5][15]~q ;
wire \regs[13][15]~feeder_combout ;
wire \Decoder2~3_combout ;
wire \regs[13][15]~q ;
wire \regval2_ID~14_combout ;
wire \aluout_EX_r[2]~1_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \regs[13][2]~q ;
wire \regs[5][2]~q ;
wire \regs[8][2]~feeder_combout ;
wire \regs[8][2]~q ;
wire \regval2_ID~29_combout ;
wire \KEY[3]~input_o ;
wire \regs[5][3]~q ;
wire \regs[8][3]~q ;
wire \regs[13][3]~q ;
wire \regval2_ID~0_combout ;
wire \imem~17_combout ;
wire \imem~12_combout ;
wire \regs[5][6]~feeder_combout ;
wire \regs[5][6]~q ;
wire \regs[8][6]~q ;
wire \regs[13][6]~feeder_combout ;
wire \regs[13][6]~q ;
wire \regval2_ID~2_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \regs[5][7]~q ;
wire \regs[0][7]~feeder_combout ;
wire \regs[0][7]~q ;
wire \regs[13][7]~q ;
wire \regval2_ID~10_combout ;
wire \aluout_EX[8]~DUPLICATE_q ;
wire \regs[5][9]~q ;
wire \regs[13][9]~q ;
wire \regs[0][9]~feeder_combout ;
wire \regs[0][9]~q ;
wire \regs[8][9]~feeder_combout ;
wire \regs[8][9]~q ;
wire \regval2_ID~8_combout ;
wire \dmem_rtl_0_bypass[47]~feeder_combout ;
wire \regs[5][1]~q ;
wire \regs[13][1]~q ;
wire \regs[0][1]~q ;
wire \regval2_ID~30_combout ;
wire \regval1_ID[1]~DUPLICATE_q ;
wire \regs[0][0]~q ;
wire \regs[14][0]~feeder_combout ;
wire \Decoder2~5_combout ;
wire \regs[14][0]~q ;
wire \Decoder2~4_combout ;
wire \regs[6][0]~q ;
wire \regval1_ID~5_combout ;
wire \ShiftLeft0~10_combout ;
wire \regs[5][10]~q ;
wire \regs[8][10]~feeder_combout ;
wire \regs[8][10]~q ;
wire \regs[13][10]~q ;
wire \regval2_ID~7_combout ;
wire \regs[5][12]~feeder_combout ;
wire \regs[5][12]~q ;
wire \regs[13][12]~feeder_combout ;
wire \regs[13][12]~q ;
wire \regs[0][12]~feeder_combout ;
wire \regs[0][12]~q ;
wire \regval2_ID~5_combout ;
wire \regval2_EX[12]~feeder_combout ;
wire \dmem_rtl_0_bypass[53]~feeder_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \regs[8][13]~feeder_combout ;
wire \regs[8][13]~q ;
wire \regs[13][13]~feeder_combout ;
wire \regs[13][13]~q ;
wire \regs[5][13]~feeder_combout ;
wire \regs[5][13]~q ;
wire \regval2_ID~16_combout ;
wire \regs[8][14]~q ;
wire \regs[5][14]~feeder_combout ;
wire \regs[5][14]~q ;
wire \regs[13][14]~feeder_combout ;
wire \regs[13][14]~q ;
wire \regval2_ID~15_combout ;
wire \regval2_ID[14]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem~42_combout ;
wire \dmem~33_combout ;
wire \always9~0_combout ;
wire \aluout_EX[2]~DUPLICATE_q ;
wire \dmem~34_combout ;
wire \dmem~43_combout ;
wire \dmem~15_q ;
wire \rd_val_MEM_w[14]~31_combout ;
wire \rd_val_MEM_w[14]~32_combout ;
wire \Equal1~0_combout ;
wire \regs[0][14]~q ;
wire \regs[14][14]~feeder_combout ;
wire \regs[14][14]~q ;
wire \regs[6][14]~feeder_combout ;
wire \regs[6][14]~q ;
wire \regval1_ID~22_combout ;
wire \inst_FE[22]~DUPLICATE_q ;
wire \imem~16_combout ;
wire \regs[0][8]~q ;
wire \regs[6][8]~q ;
wire \regs[14][8]~q ;
wire \regval1_ID~19_combout ;
wire \Add3~126 ;
wire \Add3~122 ;
wire \Add3~38 ;
wire \Add3~34 ;
wire \Add3~30 ;
wire \Add3~2 ;
wire \Add3~26 ;
wire \Add3~6 ;
wire \Add3~22 ;
wire \Add3~18 ;
wire \Add3~14 ;
wire \Add3~10 ;
wire \Add3~118 ;
wire \Add3~114 ;
wire \Add3~109_sumout ;
wire \aluout_EX_r[2]~2_combout ;
wire \regval1_ID[12]~DUPLICATE_q ;
wire \ShiftLeft0~33_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~40_combout ;
wire \aluout_EX_r[14]~141_combout ;
wire \regs[13][31]~q ;
wire \regs[5][31]~q ;
wire \regs[0][31]~q ;
wire \regval2_ID~17_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem~32_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \rd_val_MEM_w[31]~35_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \dmem_rtl_0_bypass[91]~feeder_combout ;
wire \rd_val_MEM_w[31]~36_combout ;
wire \always4~0_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \regs[8][30]~feeder_combout ;
wire \regs[8][30]~q ;
wire \regs[13][30]~q ;
wire \regs[0][30]~feeder_combout ;
wire \regs[0][30]~q ;
wire \regs[5][30]~q ;
wire \regval2_ID~18_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem~31_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \rd_val_MEM_w[30]~37_combout ;
wire \dmem_rtl_0_bypass[89]~feeder_combout ;
wire \rd_val_MEM_w[30]~38_combout ;
wire \aluout_EX_r[30]~184_combout ;
wire \ShiftRight0~45_combout ;
wire \regs[13][11]~feeder_combout ;
wire \regs[13][11]~q ;
wire \regs[0][11]~q ;
wire \regs[5][11]~feeder_combout ;
wire \regs[5][11]~q ;
wire \regval2_ID~6_combout ;
wire \ShiftRight0~1_combout ;
wire \regs[13][5]~q ;
wire \regs[0][5]~q ;
wire \regs[5][5]~q ;
wire \regval2_ID~3_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem~23_q ;
wire \rd_val_MEM_w[22]~9_combout ;
wire \rd_val_MEM_w[22]~10_combout ;
wire \aluout_EX[18]~1_combout ;
wire \regs[14][22]~feeder_combout ;
wire \regs[14][22]~q ;
wire \regs[8][22]~q ;
wire \regs[6][22]~q ;
wire \regs[0][22]~q ;
wire \regval1_ID~9_combout ;
wire \regs[8][20]~q ;
wire \regs[5][20]~feeder_combout ;
wire \regs[5][20]~q ;
wire \regs[13][20]~feeder_combout ;
wire \regs[13][20]~q ;
wire \regval2_ID~27_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem~21_q ;
wire \rd_val_MEM_w[20]~55_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \rd_val_MEM_w[20]~56_combout ;
wire \op2_ID[1]~DUPLICATE_q ;
wire \aluout_EX_r[21]~60_combout ;
wire \aluout_EX_r[20]~78_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \regs[5][19]~feeder_combout ;
wire \regs[5][19]~q ;
wire \regs[8][19]~feeder_combout ;
wire \regs[8][19]~q ;
wire \regs[13][19]~feeder_combout ;
wire \regs[13][19]~q ;
wire \regval2_ID~28_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem~20_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \rd_val_MEM_w[19]~57_combout ;
wire \rd_val_MEM_w[19]~58_combout ;
wire \aluout_EX[18]~2_combout ;
wire \aluout_EX[18]~3_combout ;
wire \aluout_EX_r[16]~56_combout ;
wire \aluout_EX_r[19]~112_combout ;
wire \ShiftLeft0~4_combout ;
wire \ShiftLeft0~20_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \regs[13][25]~q ;
wire \regs[8][25]~q ;
wire \regs[5][25]~q ;
wire \regs[0][25]~q ;
wire \regval2_ID~23_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem~26_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \rd_val_MEM_w[25]~47_combout ;
wire \rd_val_MEM_w[25]~48_combout ;
wire \regs[8][24]~feeder_combout ;
wire \regs[8][24]~q ;
wire \regs[5][24]~q ;
wire \regs[13][24]~feeder_combout ;
wire \regs[13][24]~q ;
wire \regs[0][24]~feeder_combout ;
wire \regs[0][24]~q ;
wire \regval2_ID~24_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem~25_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \rd_val_MEM_w[24]~49_combout ;
wire \rd_val_MEM_w[24]~50_combout ;
wire \aluout_EX_r[21]~61_combout ;
wire \aluout_EX_r[24]~66_combout ;
wire \regs[13][18]~q ;
wire \regs[0][18]~feeder_combout ;
wire \regs[0][18]~q ;
wire \regs[5][18]~q ;
wire \regs[8][18]~feeder_combout ;
wire \regs[8][18]~q ;
wire \regval2_ID~11_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem~19_q ;
wire \rd_val_MEM_w[18]~23_combout ;
wire \rd_val_MEM_w[18]~24_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \regs[5][17]~q ;
wire \regs[8][17]~q ;
wire \regs[13][17]~q ;
wire \regval2_ID~12_combout ;
wire \regval2_ID[17]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem~18_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \rd_val_MEM_w[17]~25_combout ;
wire \rd_val_MEM_w[17]~26_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \regs[5][16]~q ;
wire \regs[13][16]~q ;
wire \regs[8][16]~feeder_combout ;
wire \regs[8][16]~q ;
wire \regs[0][16]~feeder_combout ;
wire \regs[0][16]~q ;
wire \regval2_ID~13_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem~17_q ;
wire \rd_val_MEM_w[16]~27_combout ;
wire \rd_val_MEM_w[16]~28_combout ;
wire \regval1_ID[15]~DUPLICATE_q ;
wire \Add3~110 ;
wire \Add3~106 ;
wire \Add3~49_sumout ;
wire \regval1_ID[16]~DUPLICATE_q ;
wire \aluout_EX_r[16]~68_combout ;
wire \regs[0][4]~q ;
wire \regs[13][4]~q ;
wire \regs[5][4]~q ;
wire \regval2_ID~1_combout ;
wire \Add2~110_cout ;
wire \Add2~111 ;
wire \Add2~106_cout ;
wire \Add2~107 ;
wire \Add2~102_cout ;
wire \Add2~103 ;
wire \Add2~98_cout ;
wire \Add2~99 ;
wire \Add2~94_cout ;
wire \Add2~95 ;
wire \Add2~90_cout ;
wire \Add2~91 ;
wire \Add2~86_cout ;
wire \Add2~87 ;
wire \Add2~82_cout ;
wire \Add2~83 ;
wire \Add2~78_cout ;
wire \Add2~79 ;
wire \Add2~74_cout ;
wire \Add2~75 ;
wire \Add2~70_cout ;
wire \Add2~71 ;
wire \Add2~66_cout ;
wire \Add2~67 ;
wire \Add2~62_cout ;
wire \Add2~63 ;
wire \Add2~58_cout ;
wire \Add2~59 ;
wire \Add2~54_cout ;
wire \Add2~55 ;
wire \Add2~50_cout ;
wire \Add2~51 ;
wire \Add2~9_sumout ;
wire \aluout_EX_r[16]~177_combout ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~30_combout ;
wire \aluout_EX[18]~4_combout ;
wire \regs[13][26]~q ;
wire \regs[0][26]~q ;
wire \regs[8][26]~q ;
wire \regs[5][26]~q ;
wire \regval2_ID~22_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem~27_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \rd_val_MEM_w[26]~45_combout ;
wire \rd_val_MEM_w[26]~46_combout ;
wire \Add3~42 ;
wire \Add3~73_sumout ;
wire \ShiftRight0~22_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \regs[5][28]~q ;
wire \regs[13][28]~feeder_combout ;
wire \regs[13][28]~q ;
wire \regs[8][28]~feeder_combout ;
wire \regs[8][28]~q ;
wire \regs[0][28]~feeder_combout ;
wire \regs[0][28]~q ;
wire \regval2_ID~20_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem~29_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \rd_val_MEM_w[28]~41_combout ;
wire \rd_val_MEM_w[28]~42_combout ;
wire \regs[0][27]~q ;
wire \regs[8][27]~q ;
wire \regs[5][27]~q ;
wire \regs[13][27]~q ;
wire \regval2_ID~21_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem~28_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \rd_val_MEM_w[27]~43_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \rd_val_MEM_w[27]~44_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~7_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \regs[5][29]~feeder_combout ;
wire \regs[5][29]~q ;
wire \regs[13][29]~q ;
wire \regs[0][29]~feeder_combout ;
wire \regs[0][29]~q ;
wire \regs[8][29]~feeder_combout ;
wire \regs[8][29]~q ;
wire \regval2_ID~19_combout ;
wire \dmem_rtl_0_bypass[87]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem~44_combout ;
wire \dmem~30_q ;
wire \rd_val_MEM_w[29]~39_combout ;
wire \rd_val_MEM_w[29]~40_combout ;
wire \Add3~102 ;
wire \Add3~97_sumout ;
wire \aluout_EX_r[29]~183_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~25_combout ;
wire \ShiftLeft0~12_combout ;
wire \ShiftLeft0~0_combout ;
wire \ShiftLeft0~41_combout ;
wire \regs[8][23]~feeder_combout ;
wire \regs[8][23]~q ;
wire \regs[5][23]~q ;
wire \regs[13][23]~q ;
wire \regval2_ID~25_combout ;
wire \regval2_ID[23]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem~24_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \rd_val_MEM_w[23]~51_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \rd_val_MEM_w[23]~52_combout ;
wire \aluout_EX_r[23]~94_combout ;
wire \ShiftRight0~16_combout ;
wire \ShiftLeft0~5_combout ;
wire \ShiftLeft0~35_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~36_combout ;
wire \aluout_EX_r[23]~92_combout ;
wire \aluout_EX_r[23]~93_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem~22_q ;
wire \rd_val_MEM_w[21]~53_combout ;
wire \rd_val_MEM_w[21]~54_combout ;
wire \regs[0][21]~q ;
wire \regs[8][21]~q ;
wire \regs[13][21]~feeder_combout ;
wire \regs[13][21]~q ;
wire \regs[5][21]~feeder_combout ;
wire \regs[5][21]~q ;
wire \regval2_ID~26_combout ;
wire \Add1~14 ;
wire \Add1~42 ;
wire \Add1~46 ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \aluout_EX_r[21]~57_combout ;
wire \aluout_EX_r[23]~167_combout ;
wire \aluout_EX_r[23]~168_combout ;
wire \Add2~10 ;
wire \Add2~11 ;
wire \Add2~14 ;
wire \Add2~15 ;
wire \Add2~42 ;
wire \Add2~43 ;
wire \Add2~47 ;
wire \Add2~18 ;
wire \Add2~19 ;
wire \Add2~22 ;
wire \Add2~23 ;
wire \Add2~26 ;
wire \Add2~27 ;
wire \Add2~29_sumout ;
wire \aluout_EX_r[23]~193_combout ;
wire \Add3~66 ;
wire \Add3~69_sumout ;
wire \aluout_EX_r[23]~95_combout ;
wire \aluout_EX[18]~5_combout ;
wire \aluout_EX[18]~6_combout ;
wire \regs[0][23]~feeder_combout ;
wire \regs[0][23]~q ;
wire \regs[14][23]~q ;
wire \regs[6][23]~q ;
wire \regval1_ID~8_combout ;
wire \ShiftLeft0~22_combout ;
wire \aluout_EX_r[29]~127_combout ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~24_combout ;
wire \aluout_EX_r[29]~128_combout ;
wire \aluout_EX_r[29]~129_combout ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~46_combout ;
wire \ShiftRight0~3_combout ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~2_combout ;
wire \aluout_EX[30]~0_combout ;
wire \aluout_EX[30]~7_combout ;
wire \aluout_EX_r[29]~130_combout ;
wire \aluout_EX_r[29]~131_combout ;
wire \regs[14][29]~feeder_combout ;
wire \regs[14][29]~q ;
wire \regs[6][29]~q ;
wire \regval1_ID~12_combout ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~21_combout ;
wire \ShiftLeft0~39_combout ;
wire \aluout_EX_r[27]~100_combout ;
wire \aluout_EX_r[27]~101_combout ;
wire \Add1~30 ;
wire \Add1~6 ;
wire \Add1~2 ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \aluout_EX_r[27]~171_combout ;
wire \aluout_EX_r[27]~102_combout ;
wire \aluout_EX_r[27]~172_combout ;
wire \Add2~30 ;
wire \Add2~31 ;
wire \Add2~6 ;
wire \Add2~7 ;
wire \Add2~2 ;
wire \Add2~3 ;
wire \Add2~34 ;
wire \Add2~35 ;
wire \Add2~37_sumout ;
wire \aluout_EX_r[27]~185_combout ;
wire \Add3~74 ;
wire \Add3~77_sumout ;
wire \aluout_EX_r[27]~103_combout ;
wire \regs[14][27]~q ;
wire \regs[6][27]~q ;
wire \regval1_ID~14_combout ;
wire \Add3~78 ;
wire \Add3~101_sumout ;
wire \aluout_EX_r[28]~182_combout ;
wire \ShiftRight0~30_combout ;
wire \ShiftRight0~47_combout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~42_combout ;
wire \ShiftLeft0~26_combout ;
wire \aluout_EX_r[28]~132_combout ;
wire \ShiftLeft0~27_combout ;
wire \aluout_EX_r[28]~133_combout ;
wire \aluout_EX_r[28]~134_combout ;
wire \aluout_EX_r[28]~135_combout ;
wire \aluout_EX_r[28]~136_combout ;
wire \regs[14][28]~feeder_combout ;
wire \regs[14][28]~q ;
wire \regs[6][28]~q ;
wire \regval1_ID~16_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~24_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~38_combout ;
wire \aluout_EX_r[26]~96_combout ;
wire \aluout_EX_r[26]~97_combout ;
wire \aluout_EX_r[26]~98_combout ;
wire \Add1~33_sumout ;
wire \aluout_EX_r[26]~169_combout ;
wire \aluout_EX_r[26]~170_combout ;
wire \Add2~33_sumout ;
wire \aluout_EX_r[26]~189_combout ;
wire \aluout_EX_r[26]~99_combout ;
wire \regs[14][26]~q ;
wire \regs[6][26]~q ;
wire \regval1_ID~15_combout ;
wire \ShiftRight0~31_combout ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~43_combout ;
wire \aluout_EX_r[16]~69_combout ;
wire \aluout_EX_r[16]~210_combout ;
wire \Add1~50 ;
wire \Add1~110_cout ;
wire \Add1~106_cout ;
wire \Add1~102_cout ;
wire \Add1~98_cout ;
wire \Add1~94_cout ;
wire \Add1~90_cout ;
wire \Add1~86_cout ;
wire \Add1~82_cout ;
wire \Add1~78_cout ;
wire \Add1~74_cout ;
wire \Add1~70_cout ;
wire \Add1~66_cout ;
wire \Add1~62_cout ;
wire \Add1~58_cout ;
wire \Add1~54_cout ;
wire \Add1~9_sumout ;
wire \aluout_EX_r[16]~178_combout ;
wire \aluout_EX_r[16]~70_combout ;
wire \aluout_EX_r[16]~71_combout ;
wire \regs[14][16]~feeder_combout ;
wire \regs[14][16]~q ;
wire \regs[6][16]~feeder_combout ;
wire \regs[6][16]~q ;
wire \regval1_ID~23_combout ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \aluout_EX_r[17]~179_combout ;
wire \aluout_EX_r[17]~181_combout ;
wire \aluout_EX_r[17]~72_combout ;
wire \Add3~50 ;
wire \Add3~53_sumout ;
wire \aluout_EX_r[17]~73_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~6_combout ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~44_combout ;
wire \ShiftLeft0~31_combout ;
wire \aluout_EX_r[17]~74_combout ;
wire \aluout_EX_r[17]~180_combout ;
wire \aluout_EX_r[17]~206_combout ;
wire \Add2~13_sumout ;
wire \aluout_EX_r[17]~75_combout ;
wire \regs[0][17]~q ;
wire \regs[6][17]~q ;
wire \regs[14][17]~q ;
wire \regval1_ID~28_combout ;
wire \Add3~54 ;
wire \Add3~81_sumout ;
wire \aluout_EX_r[18]~105_combout ;
wire \Add1~41_sumout ;
wire \Add2~41_sumout ;
wire \aluout_EX_r[20]~76_combout ;
wire \ShiftRight0~26_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~42_combout ;
wire \ShiftLeft0~21_combout ;
wire \aluout_EX_r[18]~104_combout ;
wire \aluout_EX_r[18]~158_combout ;
wire \aluout_EX_r[20]~80_combout ;
wire \aluout_EX_r[18]~107_combout ;
wire \aluout_EX_r[18]~106_combout ;
wire \aluout_EX_r[18]~159_combout ;
wire \aluout_EX_r[18]~108_combout ;
wire \aluout_EX_r[18]~109_combout ;
wire \aluout_EX[18]~DUPLICATE_q ;
wire \regs[6][18]~feeder_combout ;
wire \regs[6][18]~q ;
wire \regs[14][18]~feeder_combout ;
wire \regs[14][18]~q ;
wire \regval1_ID~30_combout ;
wire \ShiftLeft0~28_combout ;
wire \aluout_EX_r[24]~64_combout ;
wire \ShiftLeft0~17_combout ;
wire \ShiftRight0~32_combout ;
wire \aluout_EX_r[24]~65_combout ;
wire \Add1~5_sumout ;
wire \aluout_EX_r[24]~175_combout ;
wire \aluout_EX_r[24]~176_combout ;
wire \Add2~5_sumout ;
wire \aluout_EX_r[24]~214_combout ;
wire \Add3~70 ;
wire \Add3~45_sumout ;
wire \aluout_EX_r[24]~67_combout ;
wire \regs[6][24]~q ;
wire \regs[14][24]~q ;
wire \regval1_ID~10_combout ;
wire \Add3~46 ;
wire \Add3~41_sumout ;
wire \aluout_EX_r[25]~62_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftLeft0~13_combout ;
wire \aluout_EX_r[25]~58_combout ;
wire \aluout_EX_r[25]~59_combout ;
wire \Add1~1_sumout ;
wire \aluout_EX_r[25]~173_combout ;
wire \aluout_EX_r[25]~174_combout ;
wire \Add2~1_sumout ;
wire \aluout_EX_r[25]~218_combout ;
wire \aluout_EX_r[25]~63_combout ;
wire \regs[6][25]~feeder_combout ;
wire \regs[6][25]~q ;
wire \regs[14][25]~q ;
wire \regval1_ID~13_combout ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~20_combout ;
wire \ShiftRight0~41_combout ;
wire \aluout_EX_r[19]~110_combout ;
wire \aluout_EX_r[19]~160_combout ;
wire \aluout_EX_r[19]~113_combout ;
wire \aluout_EX_r[19]~161_combout ;
wire \Add2~45_sumout ;
wire \Add1~45_sumout ;
wire \aluout_EX_r[19]~111_combout ;
wire \aluout_EX_r[19]~114_combout ;
wire \Add3~82 ;
wire \Add3~85_sumout ;
wire \aluout_EX_r[19]~115_combout ;
wire \regs[0][19]~feeder_combout ;
wire \regs[0][19]~q ;
wire \regs[14][19]~feeder_combout ;
wire \regs[14][19]~q ;
wire \regs[6][19]~feeder_combout ;
wire \regs[6][19]~q ;
wire \regval1_ID~29_combout ;
wire \Add2~46 ;
wire \Add2~17_sumout ;
wire \Add1~17_sumout ;
wire \aluout_EX_r[20]~79_combout ;
wire \aluout_EX_r[20]~81_combout ;
wire \aluout_EX_r[20]~77_combout ;
wire \ShiftRight0~39_combout ;
wire \ShiftLeft0~19_combout ;
wire \aluout_EX_r[20]~162_combout ;
wire \aluout_EX_r[20]~205_combout ;
wire \aluout_EX_r[20]~82_combout ;
wire \Add3~86 ;
wire \Add3~57_sumout ;
wire \aluout_EX_r[20]~83_combout ;
wire \regs[0][20]~q ;
wire \regs[14][20]~q ;
wire \regs[6][20]~q ;
wire \regval1_ID~31_combout ;
wire \Add3~58 ;
wire \Add3~62 ;
wire \Add3~65_sumout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftRight0~37_combout ;
wire \aluout_EX_r[22]~88_combout ;
wire \aluout_EX_r[22]~89_combout ;
wire \aluout_EX_r[22]~90_combout ;
wire \Add1~25_sumout ;
wire \aluout_EX_r[22]~165_combout ;
wire \aluout_EX_r[22]~166_combout ;
wire \Add2~25_sumout ;
wire \aluout_EX_r[22]~197_combout ;
wire \aluout_EX_r[22]~91_combout ;
wire \regs[5][22]~q ;
wire \regs[13][22]~q ;
wire \regval2_ID~4_combout ;
wire \regval2_ID[22]~DUPLICATE_q ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~5_combout ;
wire \aluout_EX_r[30]~121_combout ;
wire \aluout_EX_r[30]~122_combout ;
wire \aluout_EX_r[30]~123_combout ;
wire \aluout_EX_r[30]~124_combout ;
wire \Add3~98 ;
wire \Add3~93_sumout ;
wire \aluout_EX_r[30]~125_combout ;
wire \regs[14][30]~feeder_combout ;
wire \regs[14][30]~q ;
wire \regs[6][30]~q ;
wire \regval1_ID~11_combout ;
wire \Add3~94 ;
wire \Add3~89_sumout ;
wire \aluout_EX_r[31]~116_combout ;
wire \aluout_EX_r[31]~117_combout ;
wire \aluout_EX_r[15]~118_combout ;
wire \aluout_EX_r[31]~119_combout ;
wire \regs[8][31]~feeder_combout ;
wire \regs[8][31]~q ;
wire \regs[6][31]~q ;
wire \regs[14][31]~feeder_combout ;
wire \regs[14][31]~q ;
wire \regval1_ID~6_combout ;
wire \ShiftRight0~27_combout ;
wire \aluout_EX_r[14]~139_combout ;
wire \aluout_EX_r[14]~140_combout ;
wire \aluout_EX_r[2]~3_combout ;
wire \aluout_EX_r[14]~142_combout ;
wire \aluout_EX_r[14]~143_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem~14_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \rd_val_MEM_w[13]~33_combout ;
wire \rd_val_MEM_w[13]~34_combout ;
wire \regs[0][13]~feeder_combout ;
wire \regs[0][13]~q ;
wire \regs[6][13]~feeder_combout ;
wire \regs[6][13]~q ;
wire \regs[14][13]~q ;
wire \regval1_ID~20_combout ;
wire \regval1_ID[13]~DUPLICATE_q ;
wire \ShiftRight0~11_combout ;
wire \aluout_EX_r[13]~144_combout ;
wire \aluout_EX_r[13]~145_combout ;
wire \aluout_EX_r[13]~146_combout ;
wire \aluout_EX_r[13]~147_combout ;
wire \Add3~113_sumout ;
wire \aluout_EX_r[13]~148_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem~13_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \rd_val_MEM_w[12]~11_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \rd_val_MEM_w[12]~12_combout ;
wire \regs[8][12]~feeder_combout ;
wire \regs[8][12]~q ;
wire \regs[14][12]~feeder_combout ;
wire \regs[14][12]~q ;
wire \regs[6][12]~feeder_combout ;
wire \regs[6][12]~q ;
wire \regval1_ID~27_combout ;
wire \aluout_EX_r[12]~151_combout ;
wire \ShiftRight0~35_combout ;
wire \aluout_EX_r[12]~149_combout ;
wire \aluout_EX_r[12]~150_combout ;
wire \aluout_EX_r[12]~152_combout ;
wire \Add3~117_sumout ;
wire \aluout_EX_r[12]~153_combout ;
wire \aluout_EX[12]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem~11_q ;
wire \rd_val_MEM_w[10]~15_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \rd_val_MEM_w[10]~16_combout ;
wire \regs[0][10]~feeder_combout ;
wire \regs[0][10]~q ;
wire \regs[6][10]~feeder_combout ;
wire \regs[6][10]~q ;
wire \regs[14][10]~feeder_combout ;
wire \regs[14][10]~q ;
wire \regval1_ID~26_combout ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~11_combout ;
wire \ShiftRight0~25_combout ;
wire \aluout_EX_r[10]~20_combout ;
wire \aluout_EX_r[10]~21_combout ;
wire \aluout_EX_r[10]~19_combout ;
wire \aluout_EX_r[10]~22_combout ;
wire \Add3~13_sumout ;
wire \aluout_EX_r[10]~23_combout ;
wire \aluout_EX[10]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \rd_val_MEM_w[9]~17_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \rd_val_MEM_w[9]~18_combout ;
wire \regs[6][9]~q ;
wire \regs[14][9]~feeder_combout ;
wire \regs[14][9]~q ;
wire \regval1_ID~24_combout ;
wire \regval1_ID[9]~DUPLICATE_q ;
wire \Add3~17_sumout ;
wire \ShiftRight0~12_combout ;
wire \aluout_EX_r[9]~25_combout ;
wire \aluout_EX_r[9]~26_combout ;
wire \aluout_EX_r[9]~24_combout ;
wire \aluout_EX_r[9]~27_combout ;
wire \aluout_EX_r[9]~28_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem~8_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \rd_val_MEM_w[7]~21_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \rd_val_MEM_w[7]~22_combout ;
wire \regs[8][7]~q ;
wire \regs[6][7]~feeder_combout ;
wire \regs[6][7]~q ;
wire \regs[14][7]~feeder_combout ;
wire \regs[14][7]~q ;
wire \regs[0][7]~DUPLICATE_q ;
wire \regval1_ID~17_combout ;
wire \Add3~5_sumout ;
wire \aluout_EX_r[7]~11_combout ;
wire \ShiftRight0~18_combout ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~17_combout ;
wire \aluout_EX_r[7]~9_combout ;
wire \aluout_EX_r[7]~10_combout ;
wire \aluout_EX_r[7]~12_combout ;
wire \aluout_EX_r[7]~13_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem~7_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \rd_val_MEM_w[6]~7_combout ;
wire \rd_val_MEM_w[6]~8_combout ;
wire \regs[0][6]~q ;
wire \regs[6][6]~q ;
wire \regs[14][6]~q ;
wire \regval1_ID~18_combout ;
wire \aluout_EX_r[6]~36_combout ;
wire \ShiftRight0~38_combout ;
wire \aluout_EX_r[6]~34_combout ;
wire \aluout_EX_r[6]~35_combout ;
wire \aluout_EX_r[6]~37_combout ;
wire \Add3~25_sumout ;
wire \aluout_EX_r[6]~38_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dmem~9_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \rd_val_MEM_w[8]~19_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \rd_val_MEM_w[8]~20_combout ;
wire \regs[8][8]~q ;
wire \regs[5][8]~feeder_combout ;
wire \regs[5][8]~q ;
wire \regs[13][8]~feeder_combout ;
wire \regs[13][8]~q ;
wire \regval2_ID~9_combout ;
wire \aluout_EX_r[8]~29_combout ;
wire \ShiftRight0~33_combout ;
wire \aluout_EX_r[8]~30_combout ;
wire \aluout_EX_r[8]~31_combout ;
wire \aluout_EX_r[8]~32_combout ;
wire \Add3~21_sumout ;
wire \aluout_EX_r[8]~33_combout ;
wire \aluout_EX[8]~feeder_combout ;
wire \dmem_rtl_0_bypass[13]~feeder_combout ;
wire \dmem_rtl_0_bypass[11]~feeder_combout ;
wire \dmem~38_combout ;
wire \dmem~40_combout ;
wire \dmem_rtl_0_bypass[4]~feeder_combout ;
wire \dmem~39_combout ;
wire \dmem~36_combout ;
wire \dmem~41_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem~5_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \rd_val_MEM_w[4]~5_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \rd_val_MEM_w[4]~6_combout ;
wire \regs[8][4]~q ;
wire \regs[6][4]~q ;
wire \regs[14][4]~feeder_combout ;
wire \regs[14][4]~q ;
wire \regval1_ID~2_combout ;
wire \Add3~29_sumout ;
wire \aluout_EX_r[4]~41_combout ;
wire \ShiftRight0~40_combout ;
wire \aluout_EX_r[4]~39_combout ;
wire \aluout_EX_r[4]~40_combout ;
wire \aluout_EX_r[4]~42_combout ;
wire \aluout_EX_r[4]~43_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem~4_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \rd_val_MEM_w[3]~0_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \rd_val_MEM_w[3]~1_combout ;
wire \rd_val_MEM_w[3]~2_combout ;
wire \regs[0][3]~feeder_combout ;
wire \regs[0][3]~q ;
wire \regs[6][3]~q ;
wire \regs[14][3]~q ;
wire \regval1_ID~1_combout ;
wire \aluout_EX_r[3]~47_combout ;
wire \aluout_EX_r[3]~44_combout ;
wire \aluout_EX_r[3]~45_combout ;
wire \aluout_EX_r[3]~46_combout ;
wire \aluout_EX_r[3]~48_combout ;
wire \Add3~33_sumout ;
wire \aluout_EX_r[3]~49_combout ;
wire \aluout_EX[3]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dmem~3_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \rd_val_MEM_w[2]~59_combout ;
wire \KEY[2]~input_o ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \rd_val_MEM_w[2]~60_combout ;
wire \rd_val_MEM_w[2]~61_combout ;
wire \regs[0][2]~feeder_combout ;
wire \regs[0][2]~q ;
wire \regs[14][2]~q ;
wire \regs[6][2]~feeder_combout ;
wire \regs[6][2]~q ;
wire \regval1_ID~3_combout ;
wire \regval1_ID[2]~DUPLICATE_q ;
wire \Add3~37_sumout ;
wire \aluout_EX_r[2]~53_combout ;
wire \aluout_EX_r[2]~50_combout ;
wire \aluout_EX_r[2]~51_combout ;
wire \aluout_EX_r[2]~52_combout ;
wire \aluout_EX_r[2]~54_combout ;
wire \aluout_EX_r[2]~55_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem~16_q ;
wire \rd_val_MEM_w[15]~29_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \rd_val_MEM_w[15]~30_combout ;
wire \regs[6][15]~feeder_combout ;
wire \regs[6][15]~q ;
wire \regs[14][15]~feeder_combout ;
wire \regs[14][15]~q ;
wire \regval1_ID~21_combout ;
wire \Selector17~0_combout ;
wire \aluout_EX_r[15]~137_combout ;
wire \Add3~105_sumout ;
wire \aluout_EX_r[15]~138_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem~6_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \rd_val_MEM_w[5]~3_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \rd_val_MEM_w[5]~4_combout ;
wire \regs[8][5]~q ;
wire \regs[14][5]~q ;
wire \regs[6][5]~feeder_combout ;
wire \regs[6][5]~q ;
wire \regval1_ID~0_combout ;
wire \Add3~1_sumout ;
wire \ShiftLeft0~2_combout ;
wire \ShiftRight0~9_combout ;
wire \ShiftRight0~10_combout ;
wire \aluout_EX_r[5]~4_combout ;
wire \aluout_EX_r[5]~5_combout ;
wire \aluout_EX_r[5]~6_combout ;
wire \aluout_EX_r[5]~7_combout ;
wire \aluout_EX_r[5]~8_combout ;
wire \Equal22~7_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem~12_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \rd_val_MEM_w[11]~13_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \rd_val_MEM_w[11]~14_combout ;
wire \regs[8][11]~q ;
wire \regs[14][11]~q ;
wire \regs[6][11]~q ;
wire \regval1_ID~25_combout ;
wire \Add3~9_sumout ;
wire \aluout_EX_r[11]~16_combout ;
wire \aluout_EX_r[11]~14_combout ;
wire \aluout_EX_r[11]~15_combout ;
wire \aluout_EX_r[11]~17_combout ;
wire \aluout_EX_r[11]~18_combout ;
wire \dmem~37_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \rd_val_MEM_w[1]~63_combout ;
wire \KEY[1]~input_o ;
wire \dmem_rtl_0_bypass[31]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem~2_q ;
wire \rd_val_MEM_w[1]~62_combout ;
wire \rd_val_MEM_w[1]~64_combout ;
wire \Selector31~0_combout ;
wire \Add3~121_sumout ;
wire \aluout_EX_r[1]~154_combout ;
wire \aluout_EX_r[1]~155_combout ;
wire \regs[8][1]~q ;
wire \regs[6][1]~q ;
wire \regs[14][1]~feeder_combout ;
wire \regs[14][1]~q ;
wire \regval1_ID~4_combout ;
wire \LessThan5~7_combout ;
wire \Equal15~5_combout ;
wire \Equal15~4_combout ;
wire \LessThan5~6_combout ;
wire \Equal15~10_combout ;
wire \LessThan5~3_combout ;
wire \LessThan5~1_combout ;
wire \LessThan5~4_combout ;
wire \LessThan5~2_combout ;
wire \Equal15~2_combout ;
wire \LessThan5~5_combout ;
wire \Equal15~3_combout ;
wire \Equal15~9_combout ;
wire \Equal15~8_combout ;
wire \LessThan5~0_combout ;
wire \Equal15~1_combout ;
wire \aluout_EX_r~126_combout ;
wire \aluout_EX_r~120_combout ;
wire \Equal15~7_combout ;
wire \pctarget_EX_w~0_combout ;
wire \pctarget_EX_w[0]~1_combout ;
wire \Add6~83_combout ;
wire \Add6~87_combout ;
wire \Add6~2 ;
wire \Add6~5_sumout ;
wire \imem~7_combout ;
wire \is_br_ID_w~0_combout ;
wire \Add6~67_combout ;
wire \Add6~75_combout ;
wire \Add6~79_combout ;
wire \Add6~6 ;
wire \Add6~10 ;
wire \Add6~14 ;
wire \Add6~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add6~63_combout ;
wire \inst_FE[13]~DUPLICATE_q ;
wire \Add6~38 ;
wire \Add6~41_sumout ;
wire \Add0~42 ;
wire \Add0~18 ;
wire \Add0~45_sumout ;
wire \Add6~60_combout ;
wire \PC_FE[8]~_wirecell_combout ;
wire \PC_ID[8]~DUPLICATE_q ;
wire \Add6~71_combout ;
wire \Add6~42 ;
wire \Add6~18 ;
wire \Add6~45_sumout ;
wire \PC_FE[9]~DUPLICATE_q ;
wire \Add0~46 ;
wire \Add0~33_sumout ;
wire \Add6~59_combout ;
wire \Add6~46 ;
wire \Add6~33_sumout ;
wire \PC_FE[10]~DUPLICATE_q ;
wire \Add0~34 ;
wire \Add0~49_sumout ;
wire \Add6~61_combout ;
wire \Add6~34 ;
wire \Add6~49_sumout ;
wire \PC_FE[11]~DUPLICATE_q ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add6~62_combout ;
wire \Add6~50 ;
wire \Add6~53_sumout ;
wire \PC_FE[12]~DUPLICATE_q ;
wire \Add0~54 ;
wire \Add0~21_sumout ;
wire \PC_ID[13]~feeder_combout ;
wire \Add6~56_combout ;
wire \Add6~54 ;
wire \Add6~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \PC_FE[14]~DUPLICATE_q ;
wire \Add6~57_combout ;
wire \inst_FE[23]~DUPLICATE_q ;
wire \Add6~22 ;
wire \Add6~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \PC_FE[15]~DUPLICATE_q ;
wire \Add6~58_combout ;
wire \Add6~26 ;
wire \Add6~29_sumout ;
wire \imem~0_combout ;
wire \imem~1_combout ;
wire \imem~6_combout ;
wire \wregno_ID_w[3]~0_combout ;
wire \Add0~17_sumout ;
wire \PC_FE~0_combout ;
wire \Add6~17_sumout ;
wire \pctarget_EX[8]~_wirecell_combout ;
wire \imem~8_combout ;
wire \Equal12~0_combout ;
wire \wregno_ID_w[3]~2_combout ;
wire \rs~0_combout ;
wire \rs~1_combout ;
wire \rs~2_combout ;
wire \rs~3_combout ;
wire \op1_ID~0_combout ;
wire \op1_ID[4]~DUPLICATE_q ;
wire \Selector0~0_combout ;
wire \Add6~9_sumout ;
wire \imem~9_combout ;
wire \Equal0~0_combout ;
wire \Add6~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \PC_FE[3]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \PC_FE[4]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add6~13_sumout ;
wire \imem~4_combout ;
wire \regs[6][21]~feeder_combout ;
wire \regs[6][21]~q ;
wire \regs[14][21]~q ;
wire \regval1_ID~7_combout ;
wire \Add3~61_sumout ;
wire \Add1~21_sumout ;
wire \aluout_EX_r[21]~163_combout ;
wire \aluout_EX_r[21]~86_combout ;
wire \aluout_EX_r[21]~84_combout ;
wire \aluout_EX_r[21]~85_combout ;
wire \aluout_EX_r[21]~164_combout ;
wire \Add2~21_sumout ;
wire \aluout_EX_r[21]~201_combout ;
wire \aluout_EX_r[21]~87_combout ;
wire \aluout_EX[22]~DUPLICATE_q ;
wire \Equal22~1_combout ;
wire \aluout_EX[17]~DUPLICATE_q ;
wire \aluout_EX[24]~DUPLICATE_q ;
wire \aluout_EX[25]~DUPLICATE_q ;
wire \Equal22~0_combout ;
wire \aluout_EX[31]~DUPLICATE_q ;
wire \Equal22~2_combout ;
wire \aluout_EX[19]~DUPLICATE_q ;
wire \Add1~49_sumout ;
wire \Selector32~6_combout ;
wire \LessThan5~22_combout ;
wire \LessThan5~23_combout ;
wire \LessThan5~24_combout ;
wire \LessThan5~10_combout ;
wire \Equal15~6_combout ;
wire \LessThan5~12_combout ;
wire \LessThan5~19_combout ;
wire \LessThan5~18_combout ;
wire \LessThan5~20_combout ;
wire \LessThan5~15_combout ;
wire \LessThan5~14_combout ;
wire \LessThan5~16_combout ;
wire \LessThan5~17_combout ;
wire \LessThan5~13_combout ;
wire \LessThan5~11_combout ;
wire \LessThan5~21_combout ;
wire \LessThan5~8_combout ;
wire \LessThan5~9_combout ;
wire \LessThan5~25_combout ;
wire \Selector32~0_combout ;
wire \Selector32~1_combout ;
wire \Selector32~3_combout ;
wire \Selector32~4_combout ;
wire \Equal15~0_combout ;
wire \LessThan5~26_combout ;
wire \LessThan5~27_combout ;
wire \LessThan5~28_combout ;
wire \Selector32~2_combout ;
wire \Selector32~5_combout ;
wire \Selector32~7_combout ;
wire \Add3~125_sumout ;
wire \aluout_EX_r[0]~156_combout ;
wire \aluout_EX_r[0]~157_combout ;
wire \Equal22~5_combout ;
wire \Equal22~6_combout ;
wire \KEY[0]~input_o ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \rd_val_MEM_w[0]~66_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem~1_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \rd_val_MEM_w[0]~65_combout ;
wire \rd_val_MEM_w[0]~67_combout ;
wire \regs[8][0]~q ;
wire \regs[13][0]~q ;
wire \regs[5][0]~q ;
wire \regval2_ID~31_combout ;
wire \regval2_ID[0]~DUPLICATE_q ;
wire \HEX_out[0]~2_combout ;
wire \Equal22~3_combout ;
wire \Equal22~4_combout ;
wire \dmem~35_combout ;
wire \always9~1_combout ;
wire \HEX_out[3]~0_combout ;
wire \HEX_out[3]~feeder_combout ;
wire \HEX_out[2]~1_combout ;
wire \ss0|OUT~0_combout ;
wire \HEX_out[1]~DUPLICATE_q ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \HEX_out[7]~3_combout ;
wire \HEX_out[5]~4_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \HEX_out[11]~6_combout ;
wire \HEX_out[10]~5_combout ;
wire \HEX_out[9]~7_combout ;
wire \HEX_out[9]~DUPLICATE_q ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \HEX_out[15]~8_combout ;
wire \HEX_out[15]~DUPLICATE_q ;
wire \HEX_out[14]~9_combout ;
wire \HEX_out[12]~10_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \HEX_out[18]~11_combout ;
wire \HEX_out[17]~13_combout ;
wire \HEX_out[17]~DUPLICATE_q ;
wire \HEX_out[19]~12_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \HEX_out[22]~16_combout ;
wire \HEX_out[22]~DUPLICATE_q ;
wire \HEX_out[21]~15_combout ;
wire \HEX_out[23]~14_combout ;
wire \HEX_out[20]~17_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire \LEDR_out[0]~feeder_combout ;
wire \always10~0_combout ;
wire \always10~1_combout ;
wire \LEDR_out[5]~feeder_combout ;
wire \LEDR_out[8]~feeder_combout ;
wire [31:0] aluout_EX;
wire [5:0] op1_ID;
wire [31:0] regval2_ID;
wire [31:0] regval1_ID;
wire [31:0] regval_MEM;
wire [7:0] op2_ID;
wire [4:0] ctrlsig_ID;
wire [31:0] inst_FE;
wire [3:0] wregno_ID;
wire [31:0] PC_FE;
wire [31:0] PC_ID;
wire [23:0] HEX_out;
wire [9:0] LEDR_out;
wire [31:0] regval2_EX;
wire [2:0] ctrlsig_EX;
wire [31:0] immval_ID;
wire [3:0] wregno_EX;
wire [3:0] wregno_MEM;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:92] dmem_rtl_0_bypass;
wire [31:0] pctarget_EX;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(LEDR_out[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(LEDR_out[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(LEDR_out[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(LEDR_out[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(LEDR_out[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(LEDR_out[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LEDR_out[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(LEDR_out[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(LEDR_out[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(LEDR_out[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X29_Y5_N29
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC_FE[2] ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( PC_FE[2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( PC_FE[5] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( PC_FE[5] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N12
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC_FE[6] ) + ( GND ) + ( \Add0~14  ))
// \Add0~38  = CARRY(( PC_FE[6] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!PC_FE[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N48
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( \imem~1_combout  & ( !PC_FE[5] & ( (!PC_FE[2] & (PC_FE[4] & (PC_FE[8] & PC_FE[3]))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[3]),
	.datae(!\imem~1_combout ),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h0000000200000000;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N51
cyclonev_lcell_comb \mispred_EX_w~0 (
// Equation(s):
// \mispred_EX_w~0_combout  = ( ctrlsig_ID[3] ) # ( !ctrlsig_ID[3] & ( ctrlsig_ID[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ctrlsig_ID[4]),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mispred_EX_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mispred_EX_w~0 .extended_lut = "off";
defparam \mispred_EX_w~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \mispred_EX_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \mispred_EX~feeder (
// Equation(s):
// \mispred_EX~feeder_combout  = ( \mispred_EX_w~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mispred_EX_w~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mispred_EX~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mispred_EX~feeder .extended_lut = "off";
defparam \mispred_EX~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \mispred_EX~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N26
dffeas mispred_EX(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\mispred_EX~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mispred_EX~q ),
	.prn(vcc));
// synopsys translate_off
defparam mispred_EX.is_wysiwyg = "true";
defparam mispred_EX.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( PC_FE[5] & ( \imem~1_combout  & ( (!PC_FE[8] & (!PC_FE[4] & ((PC_FE[3]) # (PC_FE[2])))) ) ) ) # ( !PC_FE[5] & ( \imem~1_combout  & ( (PC_FE[8] & ((!PC_FE[4] & (PC_FE[2] & PC_FE[3])) # (PC_FE[4] & ((!PC_FE[3]))))) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[3]),
	.datae(!PC_FE[5]),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h0000000011040888;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N7
dffeas \inst_FE[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[2] .is_wysiwyg = "true";
defparam \inst_FE[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N24
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( \imem~1_combout  & ( PC_FE[5] & ( (!PC_FE[2] & (!PC_FE[4] & !PC_FE[8])) ) ) ) # ( \imem~1_combout  & ( !PC_FE[5] & ( (!PC_FE[4] & (PC_FE[3] & (!PC_FE[2] $ (!PC_FE[8])))) # (PC_FE[4] & (!PC_FE[2] & (!PC_FE[8] $ (!PC_FE[3])))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[3]),
	.datae(!\imem~1_combout ),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h0000026800008080;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N25
dffeas \inst_FE[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[8]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N12
cyclonev_lcell_comb \wregno_ID~1 (
// Equation(s):
// \wregno_ID~1_combout  = ( \wregno_ID_w[3]~0_combout  & ( (\Equal12~0_combout  & \inst_FE[8]~DUPLICATE_q ) ) ) # ( !\wregno_ID_w[3]~0_combout  & ( ((\Equal12~0_combout  & \inst_FE[8]~DUPLICATE_q )) # (inst_FE[2]) ) )

	.dataa(!\Equal12~0_combout ),
	.datab(gnd),
	.datac(!inst_FE[2]),
	.datad(!\inst_FE[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\wregno_ID_w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID~1 .extended_lut = "off";
defparam \wregno_ID~1 .lut_mask = 64'h0F5F0F5F00550055;
defparam \wregno_ID~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N54
cyclonev_lcell_comb \stall_pipe~0 (
// Equation(s):
// \stall_pipe~0_combout  = ( inst_FE[30] & ( (!inst_FE[31] & ((inst_FE[28]) # (inst_FE[29]))) ) ) # ( !inst_FE[30] & ( (!inst_FE[31] & ((!inst_FE[29]) # (!inst_FE[28]))) ) )

	.dataa(!inst_FE[29]),
	.datab(!inst_FE[28]),
	.datac(!inst_FE[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~0 .extended_lut = "off";
defparam \stall_pipe~0 .lut_mask = 64'hE0E0E0E070707070;
defparam \stall_pipe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N54
cyclonev_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ( \stall_pipe~0_combout  & ( ((\wregno_ID_w[3]~0_combout  & ((!\rs~3_combout ) # (!\stall_pipe~4_combout )))) # (\mispred_EX~q ) ) ) # ( !\stall_pipe~0_combout  & ( (!\rs~3_combout ) # (((!\stall_pipe~4_combout  & 
// \wregno_ID_w[3]~0_combout )) # (\mispred_EX~q )) ) )

	.dataa(!\rs~3_combout ),
	.datab(!\stall_pipe~4_combout ),
	.datac(!\mispred_EX~q ),
	.datad(!\wregno_ID_w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\stall_pipe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~0 .extended_lut = "off";
defparam \always2~0 .lut_mask = 64'hAFEFAFEF0FEF0FEF;
defparam \always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N13
dffeas \wregno_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[0] .is_wysiwyg = "true";
defparam \wregno_ID[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N0
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( !PC_FE[5] & ( \imem~1_combout  & ( (!PC_FE[8] & ((!PC_FE[4]) # ((!PC_FE[2]) # (!PC_FE[3])))) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[3]),
	.datae(!PC_FE[5]),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h00000000AAA80000;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N1
dffeas \inst_FE[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[3] .is_wysiwyg = "true";
defparam \inst_FE[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N12
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( \imem~1_combout  & ( PC_FE[5] & ( (!PC_FE[2] & (!PC_FE[4] & !PC_FE[8])) ) ) ) # ( \imem~1_combout  & ( !PC_FE[5] & ( (!PC_FE[2] & (PC_FE[8] & (!PC_FE[4] $ (!PC_FE[3])))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[3]),
	.datae(!\imem~1_combout ),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h0000020800008080;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N13
dffeas \inst_FE[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[10] .is_wysiwyg = "true";
defparam \inst_FE[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N39
cyclonev_lcell_comb \wregno_ID~0 (
// Equation(s):
// \wregno_ID~0_combout  = ( inst_FE[10] & ( \wregno_ID_w[3]~0_combout  & ( \Equal12~0_combout  ) ) ) # ( inst_FE[10] & ( !\wregno_ID_w[3]~0_combout  & ( (\Equal12~0_combout ) # (inst_FE[2]) ) ) ) # ( !inst_FE[10] & ( !\wregno_ID_w[3]~0_combout  & ( 
// inst_FE[2] ) ) )

	.dataa(!inst_FE[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal12~0_combout ),
	.datae(!inst_FE[10]),
	.dataf(!\wregno_ID_w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID~0 .extended_lut = "off";
defparam \wregno_ID~0 .lut_mask = 64'h555555FF000000FF;
defparam \wregno_ID~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N40
dffeas \wregno_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[2] .is_wysiwyg = "true";
defparam \wregno_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N0
cyclonev_lcell_comb \wregno_ID_w[1]~1 (
// Equation(s):
// \wregno_ID_w[1]~1_combout  = ( inst_FE[9] & ( \Equal12~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal12~0_combout ),
	.datad(gnd),
	.datae(!inst_FE[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[1]~1 .extended_lut = "off";
defparam \wregno_ID_w[1]~1 .lut_mask = 64'h00000F0F00000F0F;
defparam \wregno_ID_w[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N1
dffeas \wregno_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[1] .is_wysiwyg = "true";
defparam \wregno_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N36
cyclonev_lcell_comb \stall_pipe~1 (
// Equation(s):
// \stall_pipe~1_combout  = ( wregno_ID[2] & ( !wregno_ID[1] & ( (wregno_ID[0] & (inst_FE[2] & (!wregno_ID[3] $ (inst_FE[3])))) ) ) ) # ( !wregno_ID[2] & ( !wregno_ID[1] & ( (!wregno_ID[0] & (!inst_FE[2] & (!wregno_ID[3] $ (inst_FE[3])))) ) ) )

	.dataa(!wregno_ID[0]),
	.datab(!wregno_ID[3]),
	.datac(!inst_FE[3]),
	.datad(!inst_FE[2]),
	.datae(!wregno_ID[2]),
	.dataf(!wregno_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~1 .extended_lut = "off";
defparam \stall_pipe~1 .lut_mask = 64'h8200004100000000;
defparam \stall_pipe~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N40
dffeas \wregno_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[1] .is_wysiwyg = "true";
defparam \wregno_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N35
dffeas \wregno_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[2] .is_wysiwyg = "true";
defparam \wregno_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N32
dffeas \wregno_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[0] .is_wysiwyg = "true";
defparam \wregno_EX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N33
cyclonev_lcell_comb \stall_pipe~3 (
// Equation(s):
// \stall_pipe~3_combout  = ( wregno_EX[0] & ( (!wregno_EX[1] & (inst_FE[2] & wregno_EX[2])) ) ) # ( !wregno_EX[0] & ( (!wregno_EX[1] & (!inst_FE[2] & !wregno_EX[2])) ) )

	.dataa(gnd),
	.datab(!wregno_EX[1]),
	.datac(!inst_FE[2]),
	.datad(!wregno_EX[2]),
	.datae(gnd),
	.dataf(!wregno_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~3 .extended_lut = "off";
defparam \stall_pipe~3 .lut_mask = 64'hC000C000000C000C;
defparam \stall_pipe~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y3_N53
dffeas \wregno_MEM[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[3] .is_wysiwyg = "true";
defparam \wregno_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N50
dffeas \wregno_MEM[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[2] .is_wysiwyg = "true";
defparam \wregno_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N47
dffeas \wregno_MEM[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_MEM[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[1]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_MEM[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N11
dffeas \wregno_MEM[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[0] .is_wysiwyg = "true";
defparam \wregno_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N42
cyclonev_lcell_comb \stall_pipe~2 (
// Equation(s):
// \stall_pipe~2_combout  = ( inst_FE[3] & ( wregno_MEM[0] & ( (wregno_MEM[3] & (inst_FE[2] & (wregno_MEM[2] & !\wregno_MEM[1]~DUPLICATE_q ))) ) ) ) # ( !inst_FE[3] & ( wregno_MEM[0] & ( (!wregno_MEM[3] & (inst_FE[2] & (wregno_MEM[2] & 
// !\wregno_MEM[1]~DUPLICATE_q ))) ) ) ) # ( inst_FE[3] & ( !wregno_MEM[0] & ( (wregno_MEM[3] & (!inst_FE[2] & (!wregno_MEM[2] & !\wregno_MEM[1]~DUPLICATE_q ))) ) ) ) # ( !inst_FE[3] & ( !wregno_MEM[0] & ( (!wregno_MEM[3] & (!inst_FE[2] & (!wregno_MEM[2] & 
// !\wregno_MEM[1]~DUPLICATE_q ))) ) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!inst_FE[2]),
	.datac(!wregno_MEM[2]),
	.datad(!\wregno_MEM[1]~DUPLICATE_q ),
	.datae(!inst_FE[3]),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~2 .extended_lut = "off";
defparam \stall_pipe~2 .lut_mask = 64'h8000400002000100;
defparam \stall_pipe~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N12
cyclonev_lcell_comb \stall_pipe~4 (
// Equation(s):
// \stall_pipe~4_combout  = ( !inst_FE[3] & ( \stall_pipe~2_combout  & ( !inst_FE[2] ) ) ) # ( inst_FE[3] & ( !\stall_pipe~2_combout  & ( (!\stall_pipe~1_combout  & ((!wregno_EX[3]) # (!\stall_pipe~3_combout ))) ) ) ) # ( !inst_FE[3] & ( 
// !\stall_pipe~2_combout  & ( (!inst_FE[2]) # ((!\stall_pipe~1_combout  & ((!\stall_pipe~3_combout ) # (wregno_EX[3])))) ) ) )

	.dataa(!wregno_EX[3]),
	.datab(!inst_FE[2]),
	.datac(!\stall_pipe~1_combout ),
	.datad(!\stall_pipe~3_combout ),
	.datae(!inst_FE[3]),
	.dataf(!\stall_pipe~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~4 .extended_lut = "off";
defparam \stall_pipe~4 .lut_mask = 64'hFCDCF0A0CCCC0000;
defparam \stall_pipe~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N57
cyclonev_lcell_comb \inst_FE[23]~0 (
// Equation(s):
// \inst_FE[23]~0_combout  = ( \stall_pipe~0_combout  & ( ((!\wregno_ID_w[3]~0_combout ) # ((\rs~3_combout  & \stall_pipe~4_combout ))) # (\mispred_EX~q ) ) ) # ( !\stall_pipe~0_combout  & ( ((\rs~3_combout  & ((!\wregno_ID_w[3]~0_combout ) # 
// (\stall_pipe~4_combout )))) # (\mispred_EX~q ) ) )

	.dataa(!\rs~3_combout ),
	.datab(!\stall_pipe~4_combout ),
	.datac(!\mispred_EX~q ),
	.datad(!\wregno_ID_w[3]~0_combout ),
	.datae(gnd),
	.dataf(!\stall_pipe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE[23]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE[23]~0 .extended_lut = "off";
defparam \inst_FE[23]~0 .lut_mask = 64'h5F1F5F1FFF1FFF1F;
defparam \inst_FE[23]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N50
dffeas \inst_FE[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[9] .is_wysiwyg = "true";
defparam \inst_FE[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N41
dffeas \op1_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[5] .is_wysiwyg = "true";
defparam \op1_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N5
dffeas \op1_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[3] .is_wysiwyg = "true";
defparam \op1_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N17
dffeas \op1_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[2] .is_wysiwyg = "true";
defparam \op1_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N21
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( !op1_ID[2] & ( (!\op1_ID[4]~DUPLICATE_q  & (!op1_ID[5] & op1_ID[3])) ) )

	.dataa(!\op1_ID[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!op1_ID[5]),
	.datad(!op1_ID[3]),
	.datae(gnd),
	.dataf(!op1_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h00A000A000000000;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N42
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( !PC_FE[2] & ( PC_FE[8] & ( (!PC_FE[5] & (PC_FE[4] & \imem~1_combout )) ) ) ) # ( !PC_FE[2] & ( !PC_FE[8] & ( (\imem~1_combout  & (PC_FE[3] & (!PC_FE[5] $ (!PC_FE[4])))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[4]),
	.datac(!\imem~1_combout ),
	.datad(!PC_FE[3]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h0006000002020000;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N43
dffeas \inst_FE[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[19] .is_wysiwyg = "true";
defparam \inst_FE[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N27
cyclonev_lcell_comb \immval_ID[2]~0 (
// Equation(s):
// \immval_ID[2]~0_combout  = ( \wregno_ID_w[3]~0_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (\rs~3_combout  & (\stall_pipe~4_combout  & !\mispred_EX~q )) ) ) ) # ( !\wregno_ID_w[3]~0_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & ( (!\mispred_EX~q  & ((\stall_pipe~0_combout ) # (\rs~3_combout ))) ) ) )

	.dataa(!\rs~3_combout ),
	.datab(!\stall_pipe~4_combout ),
	.datac(!\mispred_EX~q ),
	.datad(!\stall_pipe~0_combout ),
	.datae(!\wregno_ID_w[3]~0_combout ),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[2]~0 .extended_lut = "off";
defparam \immval_ID[2]~0 .lut_mask = 64'h0000000050F01010;
defparam \immval_ID[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N11
dffeas \immval_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[11] .is_wysiwyg = "true";
defparam \immval_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N30
cyclonev_lcell_comb \aluout_EX_r[2]~0 (
// Equation(s):
// \aluout_EX_r[2]~0_combout  = ( op1_ID[5] & ( (!\op1_ID[4]~DUPLICATE_q  & (op1_ID[2] & !op1_ID[3])) ) )

	.dataa(!\op1_ID[4]~DUPLICATE_q ),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~0 .extended_lut = "off";
defparam \aluout_EX_r[2]~0 .lut_mask = 64'h0000000020202020;
defparam \aluout_EX_r[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \imem~1_combout  & ( PC_FE[5] & ( (!PC_FE[4] & (!PC_FE[8] & (!PC_FE[2] $ (!PC_FE[3])))) ) ) ) # ( \imem~1_combout  & ( !PC_FE[5] & ( (!PC_FE[2] & (PC_FE[4] & ((PC_FE[3]) # (PC_FE[8])))) # (PC_FE[2] & (!PC_FE[4] & (PC_FE[8] & 
// PC_FE[3]))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[3]),
	.datae(!\imem~1_combout ),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h0000022600004080;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N8
dffeas \inst_FE[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[13] .is_wysiwyg = "true";
defparam \inst_FE[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N17
dffeas \immval_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[5] .is_wysiwyg = "true";
defparam \immval_ID[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N18
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( PC_FE[5] & ( \imem~1_combout  & ( (!PC_FE[8] & (!PC_FE[4] & (PC_FE[2] & PC_FE[3]))) ) ) ) # ( !PC_FE[5] & ( \imem~1_combout  & ( (!PC_FE[8] & ((!PC_FE[4] & ((PC_FE[3]) # (PC_FE[2]))) # (PC_FE[4] & (!PC_FE[2])))) # (PC_FE[8] & 
// (PC_FE[4] & (PC_FE[2] & !PC_FE[3]))) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[3]),
	.datae(!PC_FE[5]),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h0000000029A80008;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N19
dffeas \inst_FE[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[7] .is_wysiwyg = "true";
defparam \inst_FE[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N42
cyclonev_lcell_comb \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = ( !op1_ID[5] & ( (!\op1_ID[4]~DUPLICATE_q  & (!op1_ID[2] & !op1_ID[3])) ) )

	.dataa(!\op1_ID[4]~DUPLICATE_q ),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~0 .extended_lut = "off";
defparam \Equal14~0 .lut_mask = 64'h8080808000000000;
defparam \Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( \imem~1_combout  & ( PC_FE[5] & ( (!PC_FE[4] & !PC_FE[8]) ) ) ) # ( \imem~1_combout  & ( !PC_FE[5] & ( (!PC_FE[4] & (((PC_FE[8] & PC_FE[3])))) # (PC_FE[4] & (!PC_FE[2] $ (((!PC_FE[3]))))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[3]),
	.datae(!\imem~1_combout ),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h0000112E0000C0C0;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N1
dffeas \inst_FE[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[23] .is_wysiwyg = "true";
defparam \inst_FE[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N12
cyclonev_lcell_comb \op2_ID~0 (
// Equation(s):
// \op2_ID~0_combout  = ( \wregno_ID_w[3]~0_combout  & ( \stall_pipe~0_combout  & ( (!\mispred_EX~q  & (inst_FE[23] & (\rs~3_combout  & \stall_pipe~4_combout ))) ) ) ) # ( !\wregno_ID_w[3]~0_combout  & ( \stall_pipe~0_combout  & ( (!\mispred_EX~q  & 
// inst_FE[23]) ) ) ) # ( \wregno_ID_w[3]~0_combout  & ( !\stall_pipe~0_combout  & ( (!\mispred_EX~q  & (inst_FE[23] & (\rs~3_combout  & \stall_pipe~4_combout ))) ) ) ) # ( !\wregno_ID_w[3]~0_combout  & ( !\stall_pipe~0_combout  & ( (!\mispred_EX~q  & 
// (inst_FE[23] & \rs~3_combout )) ) ) )

	.dataa(!\mispred_EX~q ),
	.datab(!inst_FE[23]),
	.datac(!\rs~3_combout ),
	.datad(!\stall_pipe~4_combout ),
	.datae(!\wregno_ID_w[3]~0_combout ),
	.dataf(!\stall_pipe~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\op2_ID~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \op2_ID~0 .extended_lut = "off";
defparam \op2_ID~0 .lut_mask = 64'h0202000222220002;
defparam \op2_ID~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N13
dffeas \op2_ID[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\op2_ID~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[5]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N42
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \imem~1_combout  & ( PC_FE[5] & ( (!PC_FE[4] & (!PC_FE[8] & ((PC_FE[3]) # (PC_FE[2])))) ) ) ) # ( \imem~1_combout  & ( !PC_FE[5] & ( (!PC_FE[4] & (PC_FE[2] & (PC_FE[8] & PC_FE[3]))) # (PC_FE[4] & (!PC_FE[2] $ (((!PC_FE[3]))))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[3]),
	.datae(!\imem~1_combout ),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h00001126000040C0;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N43
dffeas \inst_FE[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[22] .is_wysiwyg = "true";
defparam \inst_FE[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N50
dffeas \op2_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[4] .is_wysiwyg = "true";
defparam \op2_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \imem~1_combout  & ( PC_FE[5] & ( (!PC_FE[4] & (!PC_FE[8] & ((!PC_FE[3]) # (PC_FE[2])))) ) ) ) # ( \imem~1_combout  & ( !PC_FE[5] & ( (!PC_FE[4] & (((PC_FE[8] & PC_FE[3])))) # (PC_FE[4] & (!PC_FE[2] $ (((!PC_FE[3]))))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[3]),
	.datae(!\imem~1_combout ),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h0000112E0000C040;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N55
dffeas \inst_FE[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[21] .is_wysiwyg = "true";
defparam \inst_FE[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N37
dffeas \op2_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[3] .is_wysiwyg = "true";
defparam \op2_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N3
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( !inst_FE[31] & ( (inst_FE[29] & (!inst_FE[28] & inst_FE[30])) ) )

	.dataa(!inst_FE[29]),
	.datab(gnd),
	.datac(!inst_FE[28]),
	.datad(!inst_FE[30]),
	.datae(gnd),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0050005000000000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N4
dffeas \ctrlsig_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal2~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[1] .is_wysiwyg = "true";
defparam \ctrlsig_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N53
dffeas \ctrlsig_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[1] .is_wysiwyg = "true";
defparam \ctrlsig_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N50
dffeas \aluout_EX[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~138_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[15] .is_wysiwyg = "true";
defparam \aluout_EX[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N51
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( aluout_EX[15] & ( ctrlsig_EX[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ctrlsig_EX[1]),
	.datae(gnd),
	.dataf(!aluout_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h0000000000FF00FF;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N48
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( inst_FE[28] ) # ( !inst_FE[28] & ( (!inst_FE[29]) # (inst_FE[31]) ) )

	.dataa(!inst_FE[29]),
	.datab(gnd),
	.datac(!inst_FE[31]),
	.datad(gnd),
	.datae(!inst_FE[28]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'hAFAFFFFFAFAFFFFF;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N50
dffeas \ctrlsig_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal2~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[0] .is_wysiwyg = "true";
defparam \ctrlsig_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N52
dffeas \ctrlsig_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[0] .is_wysiwyg = "true";
defparam \ctrlsig_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N23
dffeas ctrlsig_MEM(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_EX[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlsig_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam ctrlsig_MEM.is_wysiwyg = "true";
defparam ctrlsig_MEM.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N54
cyclonev_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = ( !wregno_MEM[3] & ( (\ctrlsig_MEM~q  & (!wregno_MEM[0] & (!wregno_MEM[2] & !\wregno_MEM[1]~DUPLICATE_q ))) ) )

	.dataa(!\ctrlsig_MEM~q ),
	.datab(!wregno_MEM[0]),
	.datac(!wregno_MEM[2]),
	.datad(!\wregno_MEM[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~0 .extended_lut = "off";
defparam \Decoder2~0 .lut_mask = 64'h4000400000000000;
defparam \Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N44
dffeas \regs[0][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \regs[8][15]~feeder (
// Equation(s):
// \regs[8][15]~feeder_combout  = regval_MEM[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][15]~feeder .extended_lut = "off";
defparam \regs[8][15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N57
cyclonev_lcell_comb \Decoder2~1 (
// Equation(s):
// \Decoder2~1_combout  = ( wregno_MEM[3] & ( (\ctrlsig_MEM~q  & (!wregno_MEM[0] & (!wregno_MEM[2] & !\wregno_MEM[1]~DUPLICATE_q ))) ) )

	.dataa(!\ctrlsig_MEM~q ),
	.datab(!wregno_MEM[0]),
	.datac(!wregno_MEM[2]),
	.datad(!\wregno_MEM[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~1 .extended_lut = "off";
defparam \Decoder2~1 .lut_mask = 64'h0000000040004000;
defparam \Decoder2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N32
dffeas \regs[8][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N6
cyclonev_lcell_comb \regs[5][15]~feeder (
// Equation(s):
// \regs[5][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][15]~feeder .extended_lut = "off";
defparam \regs[5][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N21
cyclonev_lcell_comb \Decoder2~2 (
// Equation(s):
// \Decoder2~2_combout  = ( wregno_MEM[2] & ( (!wregno_MEM[3] & (wregno_MEM[0] & (!\wregno_MEM[1]~DUPLICATE_q  & \ctrlsig_MEM~q ))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!wregno_MEM[0]),
	.datac(!\wregno_MEM[1]~DUPLICATE_q ),
	.datad(!\ctrlsig_MEM~q ),
	.datae(gnd),
	.dataf(!wregno_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~2 .extended_lut = "off";
defparam \Decoder2~2 .lut_mask = 64'h0000000000200020;
defparam \Decoder2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N7
dffeas \regs[5][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N42
cyclonev_lcell_comb \regs[13][15]~feeder (
// Equation(s):
// \regs[13][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][15]~feeder .extended_lut = "off";
defparam \regs[13][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N18
cyclonev_lcell_comb \Decoder2~3 (
// Equation(s):
// \Decoder2~3_combout  = ( wregno_MEM[2] & ( (wregno_MEM[3] & (wregno_MEM[0] & (\ctrlsig_MEM~q  & !\wregno_MEM[1]~DUPLICATE_q ))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!wregno_MEM[0]),
	.datac(!\ctrlsig_MEM~q ),
	.datad(!\wregno_MEM[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!wregno_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~3 .extended_lut = "off";
defparam \Decoder2~3 .lut_mask = 64'h0000000001000100;
defparam \Decoder2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N43
dffeas \regs[13][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \regval2_ID~14 (
// Equation(s):
// \regval2_ID~14_combout  = ( \regs[5][15]~q  & ( \regs[13][15]~q  & ( ((!inst_FE[3] & (\regs[0][15]~q )) # (inst_FE[3] & ((\regs[8][15]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[5][15]~q  & ( \regs[13][15]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[0][15]~q 
// )) # (inst_FE[3] & ((\regs[8][15]~q ))))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) # ( \regs[5][15]~q  & ( !\regs[13][15]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[0][15]~q )) # (inst_FE[3] & ((\regs[8][15]~q ))))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) 
// ) # ( !\regs[5][15]~q  & ( !\regs[13][15]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[0][15]~q )) # (inst_FE[3] & ((\regs[8][15]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[0][15]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[8][15]~q ),
	.datae(!\regs[5][15]~q ),
	.dataf(!\regs[13][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~14 .extended_lut = "off";
defparam \regval2_ID~14 .lut_mask = 64'h202A707A252F757F;
defparam \regval2_ID~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N1
dffeas \regval2_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[15] .is_wysiwyg = "true";
defparam \regval2_ID[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N32
dffeas \regval2_EX[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[15] .is_wysiwyg = "true";
defparam \regval2_EX[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N9
cyclonev_lcell_comb \aluout_EX_r[2]~1 (
// Equation(s):
// \aluout_EX_r[2]~1_combout  = ( \op1_ID[4]~DUPLICATE_q  & ( (!op1_ID[2] & !op1_ID[5]) ) ) # ( !\op1_ID[4]~DUPLICATE_q  & ( (op1_ID[5] & !op1_ID[3]) ) )

	.dataa(gnd),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[5]),
	.datad(!op1_ID[3]),
	.datae(gnd),
	.dataf(!\op1_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~1 .extended_lut = "off";
defparam \aluout_EX_r[2]~1 .lut_mask = 64'h0F000F00C0C0C0C0;
defparam \aluout_EX_r[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N8
dffeas \immval_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[2] .is_wysiwyg = "true";
defparam \immval_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N54
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N55
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N48
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [0] = ( ctrlsig_EX[1] & ( !aluout_EX[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluout_EX[15]),
	.datae(gnd),
	.dataf(!ctrlsig_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .lut_mask = 64'h00000000FF00FF00;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N53
dffeas \regs[13][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N8
dffeas \regs[5][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \regs[8][2]~feeder (
// Equation(s):
// \regs[8][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][2]~feeder .extended_lut = "off";
defparam \regs[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N44
dffeas \regs[8][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \regval2_ID~29 (
// Equation(s):
// \regval2_ID~29_combout  = ( inst_FE[2] & ( \regs[8][2]~q  & ( (!inst_FE[3] & ((\regs[5][2]~q ))) # (inst_FE[3] & (\regs[13][2]~q )) ) ) ) # ( !inst_FE[2] & ( \regs[8][2]~q  & ( (\regs[0][2]~q ) # (inst_FE[3]) ) ) ) # ( inst_FE[2] & ( !\regs[8][2]~q  & ( 
// (!inst_FE[3] & ((\regs[5][2]~q ))) # (inst_FE[3] & (\regs[13][2]~q )) ) ) ) # ( !inst_FE[2] & ( !\regs[8][2]~q  & ( (!inst_FE[3] & \regs[0][2]~q ) ) ) )

	.dataa(!\regs[13][2]~q ),
	.datab(!\regs[5][2]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[0][2]~q ),
	.datae(!inst_FE[2]),
	.dataf(!\regs[8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~29 .extended_lut = "off";
defparam \regval2_ID~29 .lut_mask = 64'h00F035350FFF3535;
defparam \regval2_ID~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N34
dffeas \regval2_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[2] .is_wysiwyg = "true";
defparam \regval2_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N29
dffeas \regval2_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[2] .is_wysiwyg = "true";
defparam \regval2_EX[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X39_Y6_N40
dffeas \regs[5][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N34
dffeas \regs[8][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N16
dffeas \regs[13][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N30
cyclonev_lcell_comb \regval2_ID~0 (
// Equation(s):
// \regval2_ID~0_combout  = ( \regs[8][3]~q  & ( \regs[13][3]~q  & ( ((!inst_FE[2] & (\regs[0][3]~q )) # (inst_FE[2] & ((\regs[5][3]~q )))) # (inst_FE[3]) ) ) ) # ( !\regs[8][3]~q  & ( \regs[13][3]~q  & ( (!inst_FE[2] & (!inst_FE[3] & (\regs[0][3]~q ))) # 
// (inst_FE[2] & (((\regs[5][3]~q )) # (inst_FE[3]))) ) ) ) # ( \regs[8][3]~q  & ( !\regs[13][3]~q  & ( (!inst_FE[2] & (((\regs[0][3]~q )) # (inst_FE[3]))) # (inst_FE[2] & (!inst_FE[3] & ((\regs[5][3]~q )))) ) ) ) # ( !\regs[8][3]~q  & ( !\regs[13][3]~q  & ( 
// (!inst_FE[3] & ((!inst_FE[2] & (\regs[0][3]~q )) # (inst_FE[2] & ((\regs[5][3]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[0][3]~q ),
	.datad(!\regs[5][3]~q ),
	.datae(!\regs[8][3]~q ),
	.dataf(!\regs[13][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~0 .extended_lut = "off";
defparam \regval2_ID~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regval2_ID~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N31
dffeas \regval2_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[3] .is_wysiwyg = "true";
defparam \regval2_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N44
dffeas \regval2_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[3] .is_wysiwyg = "true";
defparam \regval2_EX[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( PC_FE[4] & ( (\imem~1_combout  & (PC_FE[3] & (!PC_FE[2] & !PC_FE[5]))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[5]),
	.datae(gnd),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h0000000010001000;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N49
dffeas \inst_FE[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[14] .is_wysiwyg = "true";
defparam \inst_FE[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N14
dffeas \immval_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[6] .is_wysiwyg = "true";
defparam \immval_ID[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \op2_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[1] .is_wysiwyg = "true";
defparam \op2_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N18
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( \imem~1_combout  & ( PC_FE[5] & ( (!PC_FE[2] & (!PC_FE[4] & (!PC_FE[8] & PC_FE[3]))) ) ) ) # ( \imem~1_combout  & ( !PC_FE[5] & ( (!PC_FE[2] & (PC_FE[4] & PC_FE[3])) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[3]),
	.datae(!\imem~1_combout ),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h0000002200000080;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N19
dffeas \inst_FE[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[18] .is_wysiwyg = "true";
defparam \inst_FE[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y6_N31
dffeas \op2_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[0] .is_wysiwyg = "true";
defparam \op2_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N32
dffeas \regval2_EX[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[8] .is_wysiwyg = "true";
defparam \regval2_EX[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N58
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N15
cyclonev_lcell_comb \regs[5][6]~feeder (
// Equation(s):
// \regs[5][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][6]~feeder .extended_lut = "off";
defparam \regs[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N17
dffeas \regs[5][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N28
dffeas \regs[8][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N51
cyclonev_lcell_comb \regs[13][6]~feeder (
// Equation(s):
// \regs[13][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][6]~feeder .extended_lut = "off";
defparam \regs[13][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N52
dffeas \regs[13][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N36
cyclonev_lcell_comb \regval2_ID~2 (
// Equation(s):
// \regval2_ID~2_combout  = ( \regs[8][6]~q  & ( \regs[13][6]~q  & ( ((!inst_FE[2] & ((\regs[0][6]~q ))) # (inst_FE[2] & (\regs[5][6]~q ))) # (inst_FE[3]) ) ) ) # ( !\regs[8][6]~q  & ( \regs[13][6]~q  & ( (!inst_FE[2] & (((\regs[0][6]~q  & !inst_FE[3])))) # 
// (inst_FE[2] & (((inst_FE[3])) # (\regs[5][6]~q ))) ) ) ) # ( \regs[8][6]~q  & ( !\regs[13][6]~q  & ( (!inst_FE[2] & (((inst_FE[3]) # (\regs[0][6]~q )))) # (inst_FE[2] & (\regs[5][6]~q  & ((!inst_FE[3])))) ) ) ) # ( !\regs[8][6]~q  & ( !\regs[13][6]~q  & ( 
// (!inst_FE[3] & ((!inst_FE[2] & ((\regs[0][6]~q ))) # (inst_FE[2] & (\regs[5][6]~q )))) ) ) )

	.dataa(!\regs[5][6]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[0][6]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[8][6]~q ),
	.dataf(!\regs[13][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~2 .extended_lut = "off";
defparam \regval2_ID~2 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \regval2_ID~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N37
dffeas \regval2_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[6] .is_wysiwyg = "true";
defparam \regval2_ID[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N11
dffeas \regval2_EX[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[6] .is_wysiwyg = "true";
defparam \regval2_EX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N10
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N8
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N16
dffeas \regs[5][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N45
cyclonev_lcell_comb \regs[0][7]~feeder (
// Equation(s):
// \regs[0][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][7]~feeder .extended_lut = "off";
defparam \regs[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N47
dffeas \regs[0][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N53
dffeas \regs[13][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \regval2_ID~10 (
// Equation(s):
// \regval2_ID~10_combout  = ( \regs[0][7]~q  & ( \regs[13][7]~q  & ( (!inst_FE[3] & (((!inst_FE[2])) # (\regs[5][7]~q ))) # (inst_FE[3] & (((\regs[8][7]~q ) # (inst_FE[2])))) ) ) ) # ( !\regs[0][7]~q  & ( \regs[13][7]~q  & ( (!inst_FE[3] & (\regs[5][7]~q  & 
// (inst_FE[2]))) # (inst_FE[3] & (((\regs[8][7]~q ) # (inst_FE[2])))) ) ) ) # ( \regs[0][7]~q  & ( !\regs[13][7]~q  & ( (!inst_FE[3] & (((!inst_FE[2])) # (\regs[5][7]~q ))) # (inst_FE[3] & (((!inst_FE[2] & \regs[8][7]~q )))) ) ) ) # ( !\regs[0][7]~q  & ( 
// !\regs[13][7]~q  & ( (!inst_FE[3] & (\regs[5][7]~q  & (inst_FE[2]))) # (inst_FE[3] & (((!inst_FE[2] & \regs[8][7]~q )))) ) ) )

	.dataa(!\regs[5][7]~q ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\regs[8][7]~q ),
	.datae(!\regs[0][7]~q ),
	.dataf(!\regs[13][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~10 .extended_lut = "off";
defparam \regval2_ID~10 .lut_mask = 64'h0434C4F40737C7F7;
defparam \regval2_ID~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N31
dffeas \regval2_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[7] .is_wysiwyg = "true";
defparam \regval2_ID[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \regval2_EX[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[7] .is_wysiwyg = "true";
defparam \regval2_EX[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N43
dffeas \aluout_EX[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[8]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N10
dffeas \regs[5][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N47
dffeas \regs[13][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N45
cyclonev_lcell_comb \regs[0][9]~feeder (
// Equation(s):
// \regs[0][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][9]~feeder .extended_lut = "off";
defparam \regs[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N46
dffeas \regs[0][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \regs[8][9]~feeder (
// Equation(s):
// \regs[8][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][9]~feeder .extended_lut = "off";
defparam \regs[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N52
dffeas \regs[8][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N36
cyclonev_lcell_comb \regval2_ID~8 (
// Equation(s):
// \regval2_ID~8_combout  = ( \regs[0][9]~q  & ( \regs[8][9]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & (\regs[5][9]~q )) # (inst_FE[3] & ((\regs[13][9]~q )))) ) ) ) # ( !\regs[0][9]~q  & ( \regs[8][9]~q  & ( (!inst_FE[2] & (inst_FE[3])) # (inst_FE[2] & 
// ((!inst_FE[3] & (\regs[5][9]~q )) # (inst_FE[3] & ((\regs[13][9]~q ))))) ) ) ) # ( \regs[0][9]~q  & ( !\regs[8][9]~q  & ( (!inst_FE[2] & (!inst_FE[3])) # (inst_FE[2] & ((!inst_FE[3] & (\regs[5][9]~q )) # (inst_FE[3] & ((\regs[13][9]~q ))))) ) ) ) # ( 
// !\regs[0][9]~q  & ( !\regs[8][9]~q  & ( (inst_FE[2] & ((!inst_FE[3] & (\regs[5][9]~q )) # (inst_FE[3] & ((\regs[13][9]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[5][9]~q ),
	.datad(!\regs[13][9]~q ),
	.datae(!\regs[0][9]~q ),
	.dataf(!\regs[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~8 .extended_lut = "off";
defparam \regval2_ID~8 .lut_mask = 64'h04158C9D2637AEBF;
defparam \regval2_ID~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N38
dffeas \regval2_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[9] .is_wysiwyg = "true";
defparam \regval2_ID[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N29
dffeas \regval2_EX[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[9] .is_wysiwyg = "true";
defparam \regval2_EX[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[47]~feeder_combout  = ( regval2_EX[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[47]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N52
dffeas \regs[5][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N16
dffeas \regs[13][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N49
dffeas \regs[0][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N6
cyclonev_lcell_comb \regval2_ID~30 (
// Equation(s):
// \regval2_ID~30_combout  = ( inst_FE[3] & ( \regs[0][1]~q  & ( (!inst_FE[2] & ((\regs[8][1]~q ))) # (inst_FE[2] & (\regs[13][1]~q )) ) ) ) # ( !inst_FE[3] & ( \regs[0][1]~q  & ( (!inst_FE[2]) # (\regs[5][1]~q ) ) ) ) # ( inst_FE[3] & ( !\regs[0][1]~q  & ( 
// (!inst_FE[2] & ((\regs[8][1]~q ))) # (inst_FE[2] & (\regs[13][1]~q )) ) ) ) # ( !inst_FE[3] & ( !\regs[0][1]~q  & ( (\regs[5][1]~q  & inst_FE[2]) ) ) )

	.dataa(!\regs[5][1]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[13][1]~q ),
	.datad(!\regs[8][1]~q ),
	.datae(!inst_FE[3]),
	.dataf(!\regs[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~30 .extended_lut = "off";
defparam \regval2_ID~30 .lut_mask = 64'h111103CFDDDD03CF;
defparam \regval2_ID~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N7
dffeas \regval2_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[1] .is_wysiwyg = "true";
defparam \regval2_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \regval1_ID[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[1]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N44
dffeas \regs[0][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N51
cyclonev_lcell_comb \regs[14][0]~feeder (
// Equation(s):
// \regs[14][0]~feeder_combout  = ( regval_MEM[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][0]~feeder .extended_lut = "off";
defparam \regs[14][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N51
cyclonev_lcell_comb \Decoder2~5 (
// Equation(s):
// \Decoder2~5_combout  = ( wregno_MEM[2] & ( (\ctrlsig_MEM~q  & (!wregno_MEM[0] & (\wregno_MEM[1]~DUPLICATE_q  & wregno_MEM[3]))) ) )

	.dataa(!\ctrlsig_MEM~q ),
	.datab(!wregno_MEM[0]),
	.datac(!\wregno_MEM[1]~DUPLICATE_q ),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~5 .extended_lut = "off";
defparam \Decoder2~5 .lut_mask = 64'h0000000000040004;
defparam \Decoder2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N52
dffeas \regs[14][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N46
dffeas \wregno_MEM[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[1] .is_wysiwyg = "true";
defparam \wregno_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N48
cyclonev_lcell_comb \Decoder2~4 (
// Equation(s):
// \Decoder2~4_combout  = ( wregno_MEM[1] & ( (\ctrlsig_MEM~q  & (!wregno_MEM[0] & (!wregno_MEM[3] & wregno_MEM[2]))) ) )

	.dataa(!\ctrlsig_MEM~q ),
	.datab(!wregno_MEM[0]),
	.datac(!wregno_MEM[3]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~4 .extended_lut = "off";
defparam \Decoder2~4 .lut_mask = 64'h0000000000400040;
defparam \Decoder2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N46
dffeas \regs[6][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \regval1_ID~5 (
// Equation(s):
// \regval1_ID~5_combout  = ( \regs[8][0]~q  & ( \regs[6][0]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[0][0]~q ))) # (inst_FE[6] & (((!inst_FE[7]) # (\regs[14][0]~q )))) ) ) ) # ( !\regs[8][0]~q  & ( \regs[6][0]~q  & ( (!inst_FE[6] & (\regs[0][0]~q  & 
// (!inst_FE[7]))) # (inst_FE[6] & (((!inst_FE[7]) # (\regs[14][0]~q )))) ) ) ) # ( \regs[8][0]~q  & ( !\regs[6][0]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[0][0]~q ))) # (inst_FE[6] & (((inst_FE[7] & \regs[14][0]~q )))) ) ) ) # ( !\regs[8][0]~q  & ( 
// !\regs[6][0]~q  & ( (!inst_FE[6] & (\regs[0][0]~q  & (!inst_FE[7]))) # (inst_FE[6] & (((inst_FE[7] & \regs[14][0]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[0][0]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[14][0]~q ),
	.datae(!\regs[8][0]~q ),
	.dataf(!\regs[6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~5 .extended_lut = "off";
defparam \regval1_ID~5 .lut_mask = 64'h20252A2F70757A7F;
defparam \regval1_ID~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N19
dffeas \regval1_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[0] .is_wysiwyg = "true";
defparam \regval1_ID[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N33
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( regval1_ID[0] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[2]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[1]~DUPLICATE_q ))))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )))) ) ) 
// # ( !regval1_ID[0] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[2]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[1]~DUPLICATE_q ))))) ) )

	.dataa(!\regval1_ID[2]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!\regval1_ID[1]~DUPLICATE_q ),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h440C440C770C770C;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N8
dffeas \regs[5][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N48
cyclonev_lcell_comb \regs[8][10]~feeder (
// Equation(s):
// \regs[8][10]~feeder_combout  = regval_MEM[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][10]~feeder .extended_lut = "off";
defparam \regs[8][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N50
dffeas \regs[8][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \regs[13][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N0
cyclonev_lcell_comb \regval2_ID~7 (
// Equation(s):
// \regval2_ID~7_combout  = ( \regs[0][10]~q  & ( inst_FE[3] & ( (!inst_FE[2] & (\regs[8][10]~q )) # (inst_FE[2] & ((\regs[13][10]~q ))) ) ) ) # ( !\regs[0][10]~q  & ( inst_FE[3] & ( (!inst_FE[2] & (\regs[8][10]~q )) # (inst_FE[2] & ((\regs[13][10]~q ))) ) ) 
// ) # ( \regs[0][10]~q  & ( !inst_FE[3] & ( (!inst_FE[2]) # (\regs[5][10]~q ) ) ) ) # ( !\regs[0][10]~q  & ( !inst_FE[3] & ( (inst_FE[2] & \regs[5][10]~q ) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[5][10]~q ),
	.datac(!\regs[8][10]~q ),
	.datad(!\regs[13][10]~q ),
	.datae(!\regs[0][10]~q ),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~7 .extended_lut = "off";
defparam \regval2_ID~7 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \regval2_ID~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N1
dffeas \regval2_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[10] .is_wysiwyg = "true";
defparam \regval2_ID[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N2
dffeas \regval2_EX[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[10] .is_wysiwyg = "true";
defparam \regval2_EX[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \aluout_EX[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[11]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[11] .is_wysiwyg = "true";
defparam \aluout_EX[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \regs[5][12]~feeder (
// Equation(s):
// \regs[5][12]~feeder_combout  = regval_MEM[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][12]~feeder .extended_lut = "off";
defparam \regs[5][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[5][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N56
dffeas \regs[5][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N0
cyclonev_lcell_comb \regs[13][12]~feeder (
// Equation(s):
// \regs[13][12]~feeder_combout  = regval_MEM[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][12]~feeder .extended_lut = "off";
defparam \regs[13][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[13][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N2
dffeas \regs[13][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N48
cyclonev_lcell_comb \regs[0][12]~feeder (
// Equation(s):
// \regs[0][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][12]~feeder .extended_lut = "off";
defparam \regs[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N50
dffeas \regs[0][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N0
cyclonev_lcell_comb \regval2_ID~5 (
// Equation(s):
// \regval2_ID~5_combout  = ( \regs[13][12]~q  & ( \regs[0][12]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[8][12]~q ))) # (inst_FE[2] & (((inst_FE[3]) # (\regs[5][12]~q )))) ) ) ) # ( !\regs[13][12]~q  & ( \regs[0][12]~q  & ( (!inst_FE[2] & 
// (((!inst_FE[3])) # (\regs[8][12]~q ))) # (inst_FE[2] & (((\regs[5][12]~q  & !inst_FE[3])))) ) ) ) # ( \regs[13][12]~q  & ( !\regs[0][12]~q  & ( (!inst_FE[2] & (\regs[8][12]~q  & ((inst_FE[3])))) # (inst_FE[2] & (((inst_FE[3]) # (\regs[5][12]~q )))) ) ) ) 
// # ( !\regs[13][12]~q  & ( !\regs[0][12]~q  & ( (!inst_FE[2] & (\regs[8][12]~q  & ((inst_FE[3])))) # (inst_FE[2] & (((\regs[5][12]~q  & !inst_FE[3])))) ) ) )

	.dataa(!\regs[8][12]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[5][12]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[13][12]~q ),
	.dataf(!\regs[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~5 .extended_lut = "off";
defparam \regval2_ID~5 .lut_mask = 64'h03440377CF44CF77;
defparam \regval2_ID~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N1
dffeas \regval2_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[12] .is_wysiwyg = "true";
defparam \regval2_ID[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \regval2_EX[12]~feeder (
// Equation(s):
// \regval2_EX[12]~feeder_combout  = ( regval2_ID[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[12]~feeder .extended_lut = "off";
defparam \regval2_EX[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N32
dffeas \regval2_EX[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[12] .is_wysiwyg = "true";
defparam \regval2_EX[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[53]~feeder_combout  = ( regval2_EX[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[53]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N35
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N41
dffeas \immval_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[13] .is_wysiwyg = "true";
defparam \immval_ID[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N58
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N27
cyclonev_lcell_comb \regs[8][13]~feeder (
// Equation(s):
// \regs[8][13]~feeder_combout  = regval_MEM[13]

	.dataa(!regval_MEM[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][13]~feeder .extended_lut = "off";
defparam \regs[8][13]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[8][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N29
dffeas \regs[8][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N27
cyclonev_lcell_comb \regs[13][13]~feeder (
// Equation(s):
// \regs[13][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][13]~feeder .extended_lut = "off";
defparam \regs[13][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N28
dffeas \regs[13][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N21
cyclonev_lcell_comb \regs[5][13]~feeder (
// Equation(s):
// \regs[5][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][13]~feeder .extended_lut = "off";
defparam \regs[5][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N22
dffeas \regs[5][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N42
cyclonev_lcell_comb \regval2_ID~16 (
// Equation(s):
// \regval2_ID~16_combout  = ( \regs[13][13]~q  & ( \regs[5][13]~q  & ( ((!inst_FE[3] & ((\regs[0][13]~q ))) # (inst_FE[3] & (\regs[8][13]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[13][13]~q  & ( \regs[5][13]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & 
// ((\regs[0][13]~q ))) # (inst_FE[3] & (\regs[8][13]~q )))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( \regs[13][13]~q  & ( !\regs[5][13]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[0][13]~q ))) # (inst_FE[3] & (\regs[8][13]~q )))) # (inst_FE[2] & 
// (((inst_FE[3])))) ) ) ) # ( !\regs[13][13]~q  & ( !\regs[5][13]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[0][13]~q ))) # (inst_FE[3] & (\regs[8][13]~q )))) ) ) )

	.dataa(!\regs[8][13]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[0][13]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[13][13]~q ),
	.dataf(!\regs[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~16 .extended_lut = "off";
defparam \regval2_ID~16 .lut_mask = 64'h0C440C773F443F77;
defparam \regval2_ID~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N44
dffeas \regval2_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[13] .is_wysiwyg = "true";
defparam \regval2_ID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N53
dffeas \regval2_EX[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[13] .is_wysiwyg = "true";
defparam \regval2_EX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N59
dffeas \regs[8][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N9
cyclonev_lcell_comb \regs[5][14]~feeder (
// Equation(s):
// \regs[5][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][14]~feeder .extended_lut = "off";
defparam \regs[5][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N11
dffeas \regs[5][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N45
cyclonev_lcell_comb \regs[13][14]~feeder (
// Equation(s):
// \regs[13][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][14]~feeder .extended_lut = "off";
defparam \regs[13][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N46
dffeas \regs[13][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N6
cyclonev_lcell_comb \regval2_ID~15 (
// Equation(s):
// \regval2_ID~15_combout  = ( inst_FE[3] & ( \regs[13][14]~q  & ( (inst_FE[2]) # (\regs[8][14]~q ) ) ) ) # ( !inst_FE[3] & ( \regs[13][14]~q  & ( (!inst_FE[2] & (\regs[0][14]~q )) # (inst_FE[2] & ((\regs[5][14]~q ))) ) ) ) # ( inst_FE[3] & ( 
// !\regs[13][14]~q  & ( (\regs[8][14]~q  & !inst_FE[2]) ) ) ) # ( !inst_FE[3] & ( !\regs[13][14]~q  & ( (!inst_FE[2] & (\regs[0][14]~q )) # (inst_FE[2] & ((\regs[5][14]~q ))) ) ) )

	.dataa(!\regs[0][14]~q ),
	.datab(!\regs[8][14]~q ),
	.datac(!\regs[5][14]~q ),
	.datad(!inst_FE[2]),
	.datae(!inst_FE[3]),
	.dataf(!\regs[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~15 .extended_lut = "off";
defparam \regval2_ID~15 .lut_mask = 64'h550F3300550F33FF;
defparam \regval2_ID~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N7
dffeas \regval2_ID[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N29
dffeas \regval2_EX[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[14]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[14] .is_wysiwyg = "true";
defparam \regval2_EX[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N17
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N14
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[14]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[14]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000040";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N39
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( !aluout_EX[15] & ( (!\aluout_EX[12]~DUPLICATE_q  & (!aluout_EX[13] & !aluout_EX[14])) ) )

	.dataa(!\aluout_EX[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluout_EX[13]),
	.datad(!aluout_EX[14]),
	.datae(gnd),
	.dataf(!aluout_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'hA000A00000000000;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N51
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( !aluout_EX[6] & ( !aluout_EX[11] & ( (!\aluout_EX[8]~DUPLICATE_q  & (!aluout_EX[4] & (!aluout_EX[10] & !aluout_EX[9]))) ) ) )

	.dataa(!\aluout_EX[8]~DUPLICATE_q ),
	.datab(!aluout_EX[4]),
	.datac(!aluout_EX[10]),
	.datad(!aluout_EX[9]),
	.datae(!aluout_EX[6]),
	.dataf(!aluout_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'h8000000000000000;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \always9~0 (
// Equation(s):
// \always9~0_combout  = ( ctrlsig_EX[1] & ( (!aluout_EX[7] & !aluout_EX[5]) ) )

	.dataa(gnd),
	.datab(!aluout_EX[7]),
	.datac(gnd),
	.datad(!aluout_EX[5]),
	.datae(gnd),
	.dataf(!ctrlsig_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~0 .extended_lut = "off";
defparam \always9~0 .lut_mask = 64'h00000000CC00CC00;
defparam \always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N50
dffeas \aluout_EX[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[2]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N27
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( !\aluout_EX[2]~DUPLICATE_q  & ( !aluout_EX[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluout_EX[3]),
	.datae(gnd),
	.dataf(!\aluout_EX[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'hFF00FF0000000000;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N42
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( \dmem~34_combout  & ( (\dmem~42_combout  & (\dmem~33_combout  & \always9~0_combout )) ) )

	.dataa(gnd),
	.datab(!\dmem~42_combout ),
	.datac(!\dmem~33_combout ),
	.datad(!\always9~0_combout ),
	.datae(gnd),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'h0000000000030003;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N14
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \rd_val_MEM_w[14]~31 (
// Equation(s):
// \rd_val_MEM_w[14]~31_combout  = ( \dmem~15_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )) ) ) ) # ( !\dmem~15_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )) ) ) ) # ( \dmem~15_q  & ( !\dmem~0_q  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~15_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[14]~31 .extended_lut = "off";
defparam \rd_val_MEM_w[14]~31 .lut_mask = 64'h0000FFFF0F330F33;
defparam \rd_val_MEM_w[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N36
cyclonev_lcell_comb \rd_val_MEM_w[14]~32 (
// Equation(s):
// \rd_val_MEM_w[14]~32_combout  = ( dmem_rtl_0_bypass[58] & ( \rd_val_MEM_w[14]~31_combout  & ( (!\Equal22~7_combout  & (((!\dmem~41_combout ) # (dmem_rtl_0_bypass[57])))) # (\Equal22~7_combout  & (!\Equal22~6_combout  & ((!\dmem~41_combout ) # 
// (dmem_rtl_0_bypass[57])))) ) ) ) # ( !dmem_rtl_0_bypass[58] & ( \rd_val_MEM_w[14]~31_combout  & ( (dmem_rtl_0_bypass[57] & ((!\Equal22~7_combout ) # (!\Equal22~6_combout ))) ) ) ) # ( dmem_rtl_0_bypass[58] & ( !\rd_val_MEM_w[14]~31_combout  & ( 
// (\dmem~41_combout  & (dmem_rtl_0_bypass[57] & ((!\Equal22~7_combout ) # (!\Equal22~6_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[58] & ( !\rd_val_MEM_w[14]~31_combout  & ( (dmem_rtl_0_bypass[57] & ((!\Equal22~7_combout ) # (!\Equal22~6_combout ))) ) ) )

	.dataa(!\Equal22~7_combout ),
	.datab(!\Equal22~6_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!dmem_rtl_0_bypass[57]),
	.datae(!dmem_rtl_0_bypass[58]),
	.dataf(!\rd_val_MEM_w[14]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[14]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[14]~32 .extended_lut = "off";
defparam \rd_val_MEM_w[14]~32 .lut_mask = 64'h00EE000E00EEE0EE;
defparam \rd_val_MEM_w[14]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N15
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !inst_FE[31] & ( (!inst_FE[29] & (!inst_FE[28] & inst_FE[30])) ) )

	.dataa(!inst_FE[29]),
	.datab(!inst_FE[28]),
	.datac(!inst_FE[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0808080800000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N16
dffeas \ctrlsig_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[2] .is_wysiwyg = "true";
defparam \ctrlsig_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y7_N53
dffeas \ctrlsig_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[2] .is_wysiwyg = "true";
defparam \ctrlsig_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N37
dffeas \regval_MEM[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[14]~32_combout ),
	.asdata(aluout_EX[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[14] .is_wysiwyg = "true";
defparam \regval_MEM[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N20
dffeas \regs[0][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \regs[14][14]~feeder (
// Equation(s):
// \regs[14][14]~feeder_combout  = regval_MEM[14]

	.dataa(gnd),
	.datab(!regval_MEM[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][14]~feeder .extended_lut = "off";
defparam \regs[14][14]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[14][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N26
dffeas \regs[14][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N0
cyclonev_lcell_comb \regs[6][14]~feeder (
// Equation(s):
// \regs[6][14]~feeder_combout  = regval_MEM[14]

	.dataa(gnd),
	.datab(!regval_MEM[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][14]~feeder .extended_lut = "off";
defparam \regs[6][14]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[6][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N1
dffeas \regs[6][14] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \regval1_ID~22 (
// Equation(s):
// \regval1_ID~22_combout  = ( \regs[14][14]~q  & ( \regs[6][14]~q  & ( ((!inst_FE[7] & (\regs[0][14]~q )) # (inst_FE[7] & ((\regs[8][14]~q )))) # (inst_FE[6]) ) ) ) # ( !\regs[14][14]~q  & ( \regs[6][14]~q  & ( (!inst_FE[7] & (((inst_FE[6])) # 
// (\regs[0][14]~q ))) # (inst_FE[7] & (((!inst_FE[6] & \regs[8][14]~q )))) ) ) ) # ( \regs[14][14]~q  & ( !\regs[6][14]~q  & ( (!inst_FE[7] & (\regs[0][14]~q  & (!inst_FE[6]))) # (inst_FE[7] & (((\regs[8][14]~q ) # (inst_FE[6])))) ) ) ) # ( !\regs[14][14]~q 
//  & ( !\regs[6][14]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[0][14]~q )) # (inst_FE[7] & ((\regs[8][14]~q ))))) ) ) )

	.dataa(!\regs[0][14]~q ),
	.datab(!inst_FE[7]),
	.datac(!inst_FE[6]),
	.datad(!\regs[8][14]~q ),
	.datae(!\regs[14][14]~q ),
	.dataf(!\regs[6][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~22 .extended_lut = "off";
defparam \regval1_ID~22 .lut_mask = 64'h407043734C7C4F7F;
defparam \regval1_ID~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N50
dffeas \regval1_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[14] .is_wysiwyg = "true";
defparam \regval1_ID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N44
dffeas \inst_FE[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[22]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N44
dffeas \immval_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_FE[22]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[14] .is_wysiwyg = "true";
defparam \immval_ID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \immval_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[15] .is_wysiwyg = "true";
defparam \immval_ID[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N32
dffeas \immval_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[10] .is_wysiwyg = "true";
defparam \immval_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N36
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( \imem~1_combout  & ( !PC_FE[5] & ( (!PC_FE[2] & (PC_FE[4] & ((PC_FE[3]) # (PC_FE[8])))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[3]),
	.datae(!\imem~1_combout ),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h0000022200000000;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N37
dffeas \inst_FE[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[16] .is_wysiwyg = "true";
defparam \inst_FE[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N26
dffeas \immval_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[8] .is_wysiwyg = "true";
defparam \immval_ID[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N1
dffeas \regs[0][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N10
dffeas \regs[6][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N22
dffeas \regs[14][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N54
cyclonev_lcell_comb \regval1_ID~19 (
// Equation(s):
// \regval1_ID~19_combout  = ( \regs[14][8]~q  & ( inst_FE[6] & ( (\regs[6][8]~q ) # (inst_FE[7]) ) ) ) # ( !\regs[14][8]~q  & ( inst_FE[6] & ( (!inst_FE[7] & \regs[6][8]~q ) ) ) ) # ( \regs[14][8]~q  & ( !inst_FE[6] & ( (!inst_FE[7] & (\regs[0][8]~q )) # 
// (inst_FE[7] & ((\regs[8][8]~q ))) ) ) ) # ( !\regs[14][8]~q  & ( !inst_FE[6] & ( (!inst_FE[7] & (\regs[0][8]~q )) # (inst_FE[7] & ((\regs[8][8]~q ))) ) ) )

	.dataa(!\regs[0][8]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[6][8]~q ),
	.datad(!\regs[8][8]~q ),
	.datae(!\regs[14][8]~q ),
	.dataf(!inst_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~19 .extended_lut = "off";
defparam \regval1_ID~19 .lut_mask = 64'h447744770C0C3F3F;
defparam \regval1_ID~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N55
dffeas \regval1_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[8] .is_wysiwyg = "true";
defparam \regval1_ID[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N5
dffeas \immval_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[1] .is_wysiwyg = "true";
defparam \immval_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y2_N26
dffeas \inst_FE[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[8] .is_wysiwyg = "true";
defparam \inst_FE[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N2
dffeas \immval_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[0] .is_wysiwyg = "true";
defparam \immval_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( immval_ID[0] ) + ( regval1_ID[0] ) + ( !VCC ))
// \Add3~126  = CARRY(( immval_ID[0] ) + ( regval1_ID[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!regval1_ID[0]),
	.datac(gnd),
	.datad(!immval_ID[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(\Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N3
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( immval_ID[1] ) + ( \regval1_ID[1]~DUPLICATE_q  ) + ( \Add3~126  ))
// \Add3~122  = CARRY(( immval_ID[1] ) + ( \regval1_ID[1]~DUPLICATE_q  ) + ( \Add3~126  ))

	.dataa(!\regval1_ID[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!immval_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N6
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( \regval1_ID[2]~DUPLICATE_q  ) + ( immval_ID[2] ) + ( \Add3~122  ))
// \Add3~38  = CARRY(( \regval1_ID[2]~DUPLICATE_q  ) + ( immval_ID[2] ) + ( \Add3~122  ))

	.dataa(gnd),
	.datab(!immval_ID[2]),
	.datac(!\regval1_ID[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N9
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( regval1_ID[3] ) + ( immval_ID[11] ) + ( \Add3~38  ))
// \Add3~34  = CARRY(( regval1_ID[3] ) + ( immval_ID[11] ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[11]),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N12
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( regval1_ID[4] ) + ( immval_ID[6] ) + ( \Add3~34  ))
// \Add3~30  = CARRY(( regval1_ID[4] ) + ( immval_ID[6] ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(!immval_ID[6]),
	.datac(!regval1_ID[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N15
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( regval1_ID[5] ) + ( immval_ID[5] ) + ( \Add3~30  ))
// \Add3~2  = CARRY(( regval1_ID[5] ) + ( immval_ID[5] ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[5]),
	.datad(!regval1_ID[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N18
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( regval1_ID[6] ) + ( immval_ID[6] ) + ( \Add3~2  ))
// \Add3~26  = CARRY(( regval1_ID[6] ) + ( immval_ID[6] ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(!immval_ID[6]),
	.datac(!regval1_ID[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N21
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( regval1_ID[7] ) + ( immval_ID[11] ) + ( \Add3~26  ))
// \Add3~6  = CARRY(( regval1_ID[7] ) + ( immval_ID[11] ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[11]),
	.datad(!regval1_ID[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N24
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( regval1_ID[8] ) + ( immval_ID[8] ) + ( \Add3~6  ))
// \Add3~22  = CARRY(( regval1_ID[8] ) + ( immval_ID[8] ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[8]),
	.datad(!regval1_ID[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N27
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \regval1_ID[9]~DUPLICATE_q  ) + ( immval_ID[11] ) + ( \Add3~22  ))
// \Add3~18  = CARRY(( \regval1_ID[9]~DUPLICATE_q  ) + ( immval_ID[11] ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[11]),
	.datad(!\regval1_ID[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N30
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( regval1_ID[10] ) + ( immval_ID[10] ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( regval1_ID[10] ) + ( immval_ID[10] ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(!immval_ID[10]),
	.datac(gnd),
	.datad(!regval1_ID[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( regval1_ID[11] ) + ( immval_ID[11] ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( regval1_ID[11] ) + ( immval_ID[11] ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[11]),
	.datad(!regval1_ID[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( regval1_ID[12] ) + ( immval_ID[15] ) + ( \Add3~10  ))
// \Add3~118  = CARRY(( regval1_ID[12] ) + ( immval_ID[15] ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[15]),
	.datad(!regval1_ID[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( \regval1_ID[13]~DUPLICATE_q  ) + ( immval_ID[13] ) + ( \Add3~118  ))
// \Add3~114  = CARRY(( \regval1_ID[13]~DUPLICATE_q  ) + ( immval_ID[13] ) + ( \Add3~118  ))

	.dataa(!\regval1_ID[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!immval_ID[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N42
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( regval1_ID[14] ) + ( immval_ID[14] ) + ( \Add3~114  ))
// \Add3~110  = CARRY(( regval1_ID[14] ) + ( immval_ID[14] ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(!immval_ID[14]),
	.datac(!regval1_ID[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N48
cyclonev_lcell_comb \aluout_EX_r[2]~2 (
// Equation(s):
// \aluout_EX_r[2]~2_combout  = ( op1_ID[5] & ( (!\op1_ID[4]~DUPLICATE_q  & !op1_ID[3]) ) ) # ( !op1_ID[5] & ( (!op1_ID[2] & (((!op1_ID[3] & !op2_ID[4])) # (\op1_ID[4]~DUPLICATE_q ))) ) )

	.dataa(!\op1_ID[4]~DUPLICATE_q ),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[3]),
	.datad(!op2_ID[4]),
	.datae(gnd),
	.dataf(!op1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~2 .extended_lut = "off";
defparam \aluout_EX_r[2]~2 .lut_mask = 64'hC444C444A0A0A0A0;
defparam \aluout_EX_r[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N32
dffeas \regval1_ID[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( regval1_ID[14] & ( regval1_ID[11] & ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )) # (\regval1_ID[13]~DUPLICATE_q ))) # (regval2_ID[1] & (((\regval1_ID[12]~DUPLICATE_q ) # (\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( 
// !regval1_ID[14] & ( regval1_ID[11] & ( (!regval2_ID[1] & (\regval1_ID[13]~DUPLICATE_q  & (\regval2_ID[0]~DUPLICATE_q ))) # (regval2_ID[1] & (((\regval1_ID[12]~DUPLICATE_q ) # (\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( regval1_ID[14] & ( !regval1_ID[11] & 
// ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )) # (\regval1_ID[13]~DUPLICATE_q ))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[12]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[14] & ( !regval1_ID[11] & ( (!regval2_ID[1] & 
// (\regval1_ID[13]~DUPLICATE_q  & (\regval2_ID[0]~DUPLICATE_q ))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[12]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval1_ID[13]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!regval1_ID[14]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h0252A2F20757A7F7;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N36
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( regval2_ID[1] & ( regval1_ID[3] & ( (regval1_ID[4]) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[6]))) # (\regval2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[5])) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q  & regval1_ID[4]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[6]))) # (\regval2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[5])) ) ) )

	.dataa(!regval1_ID[5]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[4]),
	.datad(!regval1_ID[6]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( \ShiftLeft0~9_combout  & ( \ShiftLeft0~8_combout  & ( (!regval2_ID[3] & (((\ShiftLeft0~33_combout ) # (regval2_ID[2])))) # (regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftLeft0~10_combout ))) ) ) ) # ( !\ShiftLeft0~9_combout  & ( 
// \ShiftLeft0~8_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2] & \ShiftLeft0~33_combout )))) # (regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftLeft0~10_combout ))) ) ) ) # ( \ShiftLeft0~9_combout  & ( !\ShiftLeft0~8_combout  & ( (!regval2_ID[3] & 
// (((\ShiftLeft0~33_combout ) # (regval2_ID[2])))) # (regval2_ID[3] & (\ShiftLeft0~10_combout  & (regval2_ID[2]))) ) ) ) # ( !\ShiftLeft0~9_combout  & ( !\ShiftLeft0~8_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2] & \ShiftLeft0~33_combout )))) # 
// (regval2_ID[3] & (\ShiftLeft0~10_combout  & (regval2_ID[2]))) ) ) )

	.dataa(!\ShiftLeft0~10_combout ),
	.datab(!regval2_ID[3]),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~33_combout ),
	.datae(!\ShiftLeft0~9_combout ),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \aluout_EX_r[14]~141 (
// Equation(s):
// \aluout_EX_r[14]~141_combout  = ( \regval2_ID[14]~DUPLICATE_q  & ( regval1_ID[14] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & ((!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & op2_ID[3])))) ) ) ) # ( !\regval2_ID[14]~DUPLICATE_q  & ( regval1_ID[14] & ( 
// (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( \regval2_ID[14]~DUPLICATE_q  & ( !regval1_ID[14] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # 
// (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( !\regval2_ID[14]~DUPLICATE_q  & ( !regval1_ID[14] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(!\regval2_ID[14]~DUPLICATE_q ),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~141 .extended_lut = "off";
defparam \aluout_EX_r[14]~141 .lut_mask = 64'h0032122012202210;
defparam \aluout_EX_r[14]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N26
dffeas \regs[13][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N25
dffeas \regs[5][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N49
dffeas \regs[0][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \regval2_ID~17 (
// Equation(s):
// \regval2_ID~17_combout  = ( \regs[8][31]~q  & ( \regs[0][31]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & ((\regs[5][31]~q ))) # (inst_FE[3] & (\regs[13][31]~q ))) ) ) ) # ( !\regs[8][31]~q  & ( \regs[0][31]~q  & ( (!inst_FE[2] & (((!inst_FE[3])))) # 
// (inst_FE[2] & ((!inst_FE[3] & ((\regs[5][31]~q ))) # (inst_FE[3] & (\regs[13][31]~q )))) ) ) ) # ( \regs[8][31]~q  & ( !\regs[0][31]~q  & ( (!inst_FE[2] & (((inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & ((\regs[5][31]~q ))) # (inst_FE[3] & 
// (\regs[13][31]~q )))) ) ) ) # ( !\regs[8][31]~q  & ( !\regs[0][31]~q  & ( (inst_FE[2] & ((!inst_FE[3] & ((\regs[5][31]~q ))) # (inst_FE[3] & (\regs[13][31]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[13][31]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[5][31]~q ),
	.datae(!\regs[8][31]~q ),
	.dataf(!\regs[0][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~17 .extended_lut = "off";
defparam \regval2_ID~17 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \regval2_ID~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N31
dffeas \regval2_ID[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[31] .is_wysiwyg = "true";
defparam \regval2_ID[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N23
dffeas \regval2_EX[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[31] .is_wysiwyg = "true";
defparam \regval2_EX[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[31]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X26_Y6_N35
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[31]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000049F0000000000000012";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N33
cyclonev_lcell_comb \rd_val_MEM_w[31]~35 (
// Equation(s):
// \rd_val_MEM_w[31]~35_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\dmem~0_q  & (((\dmem~32_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  & ( (!\dmem~0_q  & (((\dmem~32_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datad(!\dmem~32_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[31]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[31]~35 .extended_lut = "off";
defparam \rd_val_MEM_w[31]~35 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[31]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N52
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[91]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[91]~feeder_combout  = ( regval2_EX[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[91]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[91]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[91]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N18
cyclonev_lcell_comb \rd_val_MEM_w[31]~36 (
// Equation(s):
// \rd_val_MEM_w[31]~36_combout  = ( dmem_rtl_0_bypass[91] & ( \Equal22~7_combout  & ( (!\Equal22~6_combout  & (((!dmem_rtl_0_bypass[92]) # (\dmem~41_combout )) # (\rd_val_MEM_w[31]~35_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( \Equal22~7_combout  & ( 
// (\rd_val_MEM_w[31]~35_combout  & (!\dmem~41_combout  & (!\Equal22~6_combout  & dmem_rtl_0_bypass[92]))) ) ) ) # ( dmem_rtl_0_bypass[91] & ( !\Equal22~7_combout  & ( ((!dmem_rtl_0_bypass[92]) # (\dmem~41_combout )) # (\rd_val_MEM_w[31]~35_combout ) ) ) ) # 
// ( !dmem_rtl_0_bypass[91] & ( !\Equal22~7_combout  & ( (\rd_val_MEM_w[31]~35_combout  & (!\dmem~41_combout  & dmem_rtl_0_bypass[92])) ) ) )

	.dataa(!\rd_val_MEM_w[31]~35_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!\Equal22~6_combout ),
	.datad(!dmem_rtl_0_bypass[92]),
	.datae(!dmem_rtl_0_bypass[91]),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[31]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[31]~36 .extended_lut = "off";
defparam \rd_val_MEM_w[31]~36 .lut_mask = 64'h0044FF770040F070;
defparam \rd_val_MEM_w[31]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N45
cyclonev_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = ( op1_ID[5] & ( (!\op1_ID[4]~DUPLICATE_q  & (!op1_ID[2] & !op1_ID[3])) ) ) # ( !op1_ID[5] & ( (\op1_ID[4]~DUPLICATE_q  & !op1_ID[2]) ) )

	.dataa(!\op1_ID[4]~DUPLICATE_q ),
	.datab(!op1_ID[2]),
	.datac(gnd),
	.datad(!op1_ID[3]),
	.datae(gnd),
	.dataf(!op1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always4~0 .extended_lut = "off";
defparam \always4~0 .lut_mask = 64'h4444444488008800;
defparam \always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N26
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \regs[8][30]~feeder (
// Equation(s):
// \regs[8][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][30]~feeder .extended_lut = "off";
defparam \regs[8][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N16
dffeas \regs[8][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N17
dffeas \regs[13][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N27
cyclonev_lcell_comb \regs[0][30]~feeder (
// Equation(s):
// \regs[0][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][30]~feeder .extended_lut = "off";
defparam \regs[0][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N28
dffeas \regs[0][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N29
dffeas \regs[5][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \regval2_ID~18 (
// Equation(s):
// \regval2_ID~18_combout  = ( \regs[5][30]~q  & ( inst_FE[2] & ( (!inst_FE[3]) # (\regs[13][30]~q ) ) ) ) # ( !\regs[5][30]~q  & ( inst_FE[2] & ( (\regs[13][30]~q  & inst_FE[3]) ) ) ) # ( \regs[5][30]~q  & ( !inst_FE[2] & ( (!inst_FE[3] & ((\regs[0][30]~q 
// ))) # (inst_FE[3] & (\regs[8][30]~q )) ) ) ) # ( !\regs[5][30]~q  & ( !inst_FE[2] & ( (!inst_FE[3] & ((\regs[0][30]~q ))) # (inst_FE[3] & (\regs[8][30]~q )) ) ) )

	.dataa(!\regs[8][30]~q ),
	.datab(!\regs[13][30]~q ),
	.datac(!\regs[0][30]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[5][30]~q ),
	.dataf(!inst_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~18 .extended_lut = "off";
defparam \regval2_ID~18 .lut_mask = 64'h0F550F550033FF33;
defparam \regval2_ID~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N1
dffeas \regval2_ID[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[30] .is_wysiwyg = "true";
defparam \regval2_ID[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N5
dffeas \regval2_EX[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[30] .is_wysiwyg = "true";
defparam \regval2_EX[30] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[30]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y6_N44
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[30]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A200000000000000028";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N42
cyclonev_lcell_comb \rd_val_MEM_w[30]~37 (
// Equation(s):
// \rd_val_MEM_w[30]~37_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem~0_q  & (((\dmem~31_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & ( (!\dmem~0_q  & (((\dmem~31_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datad(!\dmem~31_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[30]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[30]~37 .extended_lut = "off";
defparam \rd_val_MEM_w[30]~37 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[30]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[89]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[89]~feeder_combout  = ( regval2_EX[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[89]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[89]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[89]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N1
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N30
cyclonev_lcell_comb \rd_val_MEM_w[30]~38 (
// Equation(s):
// \rd_val_MEM_w[30]~38_combout  = ( !\Equal22~7_combout  & ( \Equal22~6_combout  & ( (!dmem_rtl_0_bypass[90] & (((dmem_rtl_0_bypass[89])))) # (dmem_rtl_0_bypass[90] & ((!\dmem~41_combout  & (\rd_val_MEM_w[30]~37_combout )) # (\dmem~41_combout  & 
// ((dmem_rtl_0_bypass[89]))))) ) ) ) # ( \Equal22~7_combout  & ( !\Equal22~6_combout  & ( (!dmem_rtl_0_bypass[90] & (((dmem_rtl_0_bypass[89])))) # (dmem_rtl_0_bypass[90] & ((!\dmem~41_combout  & (\rd_val_MEM_w[30]~37_combout )) # (\dmem~41_combout  & 
// ((dmem_rtl_0_bypass[89]))))) ) ) ) # ( !\Equal22~7_combout  & ( !\Equal22~6_combout  & ( (!dmem_rtl_0_bypass[90] & (((dmem_rtl_0_bypass[89])))) # (dmem_rtl_0_bypass[90] & ((!\dmem~41_combout  & (\rd_val_MEM_w[30]~37_combout )) # (\dmem~41_combout  & 
// ((dmem_rtl_0_bypass[89]))))) ) ) )

	.dataa(!dmem_rtl_0_bypass[90]),
	.datab(!\rd_val_MEM_w[30]~37_combout ),
	.datac(!dmem_rtl_0_bypass[89]),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal22~7_combout ),
	.dataf(!\Equal22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[30]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[30]~38 .extended_lut = "off";
defparam \rd_val_MEM_w[30]~38 .lut_mask = 64'h1B0F1B0F1B0F0000;
defparam \rd_val_MEM_w[30]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N45
cyclonev_lcell_comb \aluout_EX_r[30]~184 (
// Equation(s):
// \aluout_EX_r[30]~184_combout  = ( regval2_ID[30] & ( regval1_ID[30] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3])) # (op2_ID[1] & (op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !regval2_ID[30] & ( regval1_ID[30] & ( (\op2_ID[5]~DUPLICATE_q  & 
// ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( regval2_ID[30] & ( !regval1_ID[30] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) 
// ) # ( !regval2_ID[30] & ( !regval1_ID[30] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[0]),
	.datae(!regval2_ID[30]),
	.dataf(!regval1_ID[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~184 .extended_lut = "off";
defparam \aluout_EX_r[30]~184 .lut_mask = 64'h0302122012202120;
defparam \aluout_EX_r[30]~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N24
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( regval2_ID[3] & ( regval1_ID[31] ) ) # ( !regval2_ID[3] & ( regval1_ID[31] & ( (((regval1_ID[30]) # (regval2_ID[1])) # (regval2_ID[2])) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[3] & ( !regval1_ID[31] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (!regval2_ID[2] & (!regval2_ID[1] & regval1_ID[30]))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[30]),
	.datae(!regval2_ID[3]),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h008000007FFFFFFF;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N3
cyclonev_lcell_comb \regs[13][11]~feeder (
// Equation(s):
// \regs[13][11]~feeder_combout  = regval_MEM[11]

	.dataa(gnd),
	.datab(!regval_MEM[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][11]~feeder .extended_lut = "off";
defparam \regs[13][11]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N4
dffeas \regs[13][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N40
dffeas \regs[0][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N57
cyclonev_lcell_comb \regs[5][11]~feeder (
// Equation(s):
// \regs[5][11]~feeder_combout  = regval_MEM[11]

	.dataa(gnd),
	.datab(!regval_MEM[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][11]~feeder .extended_lut = "off";
defparam \regs[5][11]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[5][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N59
dffeas \regs[5][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N6
cyclonev_lcell_comb \regval2_ID~6 (
// Equation(s):
// \regval2_ID~6_combout  = ( inst_FE[2] & ( \regs[5][11]~q  & ( (!inst_FE[3]) # (\regs[13][11]~q ) ) ) ) # ( !inst_FE[2] & ( \regs[5][11]~q  & ( (!inst_FE[3] & (\regs[0][11]~q )) # (inst_FE[3] & ((\regs[8][11]~q ))) ) ) ) # ( inst_FE[2] & ( !\regs[5][11]~q  
// & ( (\regs[13][11]~q  & inst_FE[3]) ) ) ) # ( !inst_FE[2] & ( !\regs[5][11]~q  & ( (!inst_FE[3] & (\regs[0][11]~q )) # (inst_FE[3] & ((\regs[8][11]~q ))) ) ) )

	.dataa(!\regs[13][11]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[0][11]~q ),
	.datad(!\regs[8][11]~q ),
	.datae(!inst_FE[2]),
	.dataf(!\regs[5][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~6 .extended_lut = "off";
defparam \regval2_ID~6 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \regval2_ID~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N8
dffeas \regval2_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[11] .is_wysiwyg = "true";
defparam \regval2_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !regval2_ID[10] & ( !regval2_ID[7] & ( (!regval2_ID[11] & (!regval2_ID[9] & (!regval2_ID[12] & !regval2_ID[8]))) ) ) )

	.dataa(!regval2_ID[11]),
	.datab(!regval2_ID[9]),
	.datac(!regval2_ID[12]),
	.datad(!regval2_ID[8]),
	.datae(!regval2_ID[10]),
	.dataf(!regval2_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N49
dffeas \regs[13][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N40
dffeas \regs[0][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N13
dffeas \regs[5][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N12
cyclonev_lcell_comb \regval2_ID~3 (
// Equation(s):
// \regval2_ID~3_combout  = ( \regs[0][5]~q  & ( \regs[5][5]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\regs[8][5]~q ))) # (inst_FE[2] & (\regs[13][5]~q ))) ) ) ) # ( !\regs[0][5]~q  & ( \regs[5][5]~q  & ( (!inst_FE[2] & (((\regs[8][5]~q  & inst_FE[3])))) # 
// (inst_FE[2] & (((!inst_FE[3])) # (\regs[13][5]~q ))) ) ) ) # ( \regs[0][5]~q  & ( !\regs[5][5]~q  & ( (!inst_FE[2] & (((!inst_FE[3]) # (\regs[8][5]~q )))) # (inst_FE[2] & (\regs[13][5]~q  & ((inst_FE[3])))) ) ) ) # ( !\regs[0][5]~q  & ( !\regs[5][5]~q  & 
// ( (inst_FE[3] & ((!inst_FE[2] & ((\regs[8][5]~q ))) # (inst_FE[2] & (\regs[13][5]~q )))) ) ) )

	.dataa(!\regs[13][5]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[8][5]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[0][5]~q ),
	.dataf(!\regs[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~3 .extended_lut = "off";
defparam \regval2_ID~3 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \regval2_ID~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N13
dffeas \regval2_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[5] .is_wysiwyg = "true";
defparam \regval2_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N35
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N38
dffeas \regval2_EX[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[22]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[22] .is_wysiwyg = "true";
defparam \regval2_EX[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N32
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[22]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[22]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E600000000000000068";
// synopsys translate_on

// Location: FF_X31_Y8_N38
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \rd_val_MEM_w[22]~9 (
// Equation(s):
// \rd_val_MEM_w[22]~9_combout  = ( \dmem~23_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )) ) ) ) # ( !\dmem~23_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )) ) ) ) # ( \dmem~23_q  & ( !\dmem~0_q  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~23_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[22]~9 .extended_lut = "off";
defparam \rd_val_MEM_w[22]~9 .lut_mask = 64'h0000FFFF0F330F33;
defparam \rd_val_MEM_w[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N0
cyclonev_lcell_comb \rd_val_MEM_w[22]~10 (
// Equation(s):
// \rd_val_MEM_w[22]~10_combout  = ( !\Equal22~6_combout  & ( \Equal22~7_combout  & ( (!dmem_rtl_0_bypass[74] & (dmem_rtl_0_bypass[73])) # (dmem_rtl_0_bypass[74] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[22]~9_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[73])))) ) ) ) # ( \Equal22~6_combout  & ( !\Equal22~7_combout  & ( (!dmem_rtl_0_bypass[74] & (dmem_rtl_0_bypass[73])) # (dmem_rtl_0_bypass[74] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[22]~9_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[73])))) ) ) ) # ( !\Equal22~6_combout  & ( !\Equal22~7_combout  & ( (!dmem_rtl_0_bypass[74] & (dmem_rtl_0_bypass[73])) # (dmem_rtl_0_bypass[74] & ((!\dmem~41_combout  & ((\rd_val_MEM_w[22]~9_combout ))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[73])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[74]),
	.datab(!dmem_rtl_0_bypass[73]),
	.datac(!\rd_val_MEM_w[22]~9_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal22~6_combout ),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[22]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[22]~10 .extended_lut = "off";
defparam \rd_val_MEM_w[22]~10 .lut_mask = 64'h2733273327330000;
defparam \rd_val_MEM_w[22]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \aluout_EX[18]~1 (
// Equation(s):
// \aluout_EX[18]~1_combout  = ( !\always4~0_combout  & ( !\Equal14~0_combout  ) )

	.dataa(gnd),
	.datab(!\Equal14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[18]~1 .extended_lut = "off";
defparam \aluout_EX[18]~1 .lut_mask = 64'hCCCCCCCC00000000;
defparam \aluout_EX[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N36
cyclonev_lcell_comb \regs[14][22]~feeder (
// Equation(s):
// \regs[14][22]~feeder_combout  = regval_MEM[22]

	.dataa(gnd),
	.datab(!regval_MEM[22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][22]~feeder .extended_lut = "off";
defparam \regs[14][22]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[14][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N37
dffeas \regs[14][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N53
dffeas \regs[8][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N5
dffeas \regs[6][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N47
dffeas \regs[0][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \regval1_ID~9 (
// Equation(s):
// \regval1_ID~9_combout  = ( \regs[6][22]~q  & ( \regs[0][22]~q  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\regs[8][22]~q ))) # (inst_FE[6] & (\regs[14][22]~q ))) ) ) ) # ( !\regs[6][22]~q  & ( \regs[0][22]~q  & ( (!inst_FE[6] & (((!inst_FE[7]) # 
// (\regs[8][22]~q )))) # (inst_FE[6] & (\regs[14][22]~q  & ((inst_FE[7])))) ) ) ) # ( \regs[6][22]~q  & ( !\regs[0][22]~q  & ( (!inst_FE[6] & (((\regs[8][22]~q  & inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[14][22]~q ))) ) ) ) # ( 
// !\regs[6][22]~q  & ( !\regs[0][22]~q  & ( (inst_FE[7] & ((!inst_FE[6] & ((\regs[8][22]~q ))) # (inst_FE[6] & (\regs[14][22]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[14][22]~q ),
	.datac(!\regs[8][22]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[6][22]~q ),
	.dataf(!\regs[0][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~9 .extended_lut = "off";
defparam \regval1_ID~9 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \regval1_ID~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N31
dffeas \regval1_ID[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[22] .is_wysiwyg = "true";
defparam \regval1_ID[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N25
dffeas \regs[8][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N21
cyclonev_lcell_comb \regs[5][20]~feeder (
// Equation(s):
// \regs[5][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][20]~feeder .extended_lut = "off";
defparam \regs[5][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N22
dffeas \regs[5][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N27
cyclonev_lcell_comb \regs[13][20]~feeder (
// Equation(s):
// \regs[13][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][20]~feeder .extended_lut = "off";
defparam \regs[13][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N29
dffeas \regs[13][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N6
cyclonev_lcell_comb \regval2_ID~27 (
// Equation(s):
// \regval2_ID~27_combout  = ( \regs[13][20]~q  & ( \regs[0][20]~q  & ( (!inst_FE[3] & (((!inst_FE[2]) # (\regs[5][20]~q )))) # (inst_FE[3] & (((inst_FE[2])) # (\regs[8][20]~q ))) ) ) ) # ( !\regs[13][20]~q  & ( \regs[0][20]~q  & ( (!inst_FE[3] & 
// (((!inst_FE[2]) # (\regs[5][20]~q )))) # (inst_FE[3] & (\regs[8][20]~q  & (!inst_FE[2]))) ) ) ) # ( \regs[13][20]~q  & ( !\regs[0][20]~q  & ( (!inst_FE[3] & (((inst_FE[2] & \regs[5][20]~q )))) # (inst_FE[3] & (((inst_FE[2])) # (\regs[8][20]~q ))) ) ) ) # 
// ( !\regs[13][20]~q  & ( !\regs[0][20]~q  & ( (!inst_FE[3] & (((inst_FE[2] & \regs[5][20]~q )))) # (inst_FE[3] & (\regs[8][20]~q  & (!inst_FE[2]))) ) ) )

	.dataa(!\regs[8][20]~q ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\regs[5][20]~q ),
	.datae(!\regs[13][20]~q ),
	.dataf(!\regs[0][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~27 .extended_lut = "off";
defparam \regval2_ID~27 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \regval2_ID~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N7
dffeas \regval2_ID[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[20] .is_wysiwyg = "true";
defparam \regval2_ID[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N2
dffeas \regval2_EX[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[20] .is_wysiwyg = "true";
defparam \regval2_EX[20] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[20]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[20]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F60000000000000006C";
// synopsys translate_on

// Location: FF_X26_Y6_N56
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N54
cyclonev_lcell_comb \rd_val_MEM_w[20]~55 (
// Equation(s):
// \rd_val_MEM_w[20]~55_combout  = ( \dmem~21_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )) ) ) ) # ( !\dmem~21_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & (\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout )) ) ) ) # ( \dmem~21_q  & ( !\dmem~0_q  ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~21_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[20]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[20]~55 .extended_lut = "off";
defparam \rd_val_MEM_w[20]~55 .lut_mask = 64'h0000FFFF1D1D1D1D;
defparam \rd_val_MEM_w[20]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N11
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N29
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \rd_val_MEM_w[20]~56 (
// Equation(s):
// \rd_val_MEM_w[20]~56_combout  = ( dmem_rtl_0_bypass[69] & ( \Equal22~6_combout  & ( (!\Equal22~7_combout  & (((!dmem_rtl_0_bypass[70]) # (\rd_val_MEM_w[20]~55_combout )) # (\dmem~41_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( \Equal22~6_combout  & ( 
// (!\dmem~41_combout  & (!\Equal22~7_combout  & (\rd_val_MEM_w[20]~55_combout  & dmem_rtl_0_bypass[70]))) ) ) ) # ( dmem_rtl_0_bypass[69] & ( !\Equal22~6_combout  & ( ((!dmem_rtl_0_bypass[70]) # (\rd_val_MEM_w[20]~55_combout )) # (\dmem~41_combout ) ) ) ) # 
// ( !dmem_rtl_0_bypass[69] & ( !\Equal22~6_combout  & ( (!\dmem~41_combout  & (\rd_val_MEM_w[20]~55_combout  & dmem_rtl_0_bypass[70])) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal22~7_combout ),
	.datac(!\rd_val_MEM_w[20]~55_combout ),
	.datad(!dmem_rtl_0_bypass[70]),
	.datae(!dmem_rtl_0_bypass[69]),
	.dataf(!\Equal22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[20]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[20]~56 .extended_lut = "off";
defparam \rd_val_MEM_w[20]~56 .lut_mask = 64'h000AFF5F0008CC4C;
defparam \rd_val_MEM_w[20]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N1
dffeas \op2_ID[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[1]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N21
cyclonev_lcell_comb \aluout_EX_r[21]~60 (
// Equation(s):
// \aluout_EX_r[21]~60_combout  = ( op2_ID[3] & ( (!\op2_ID[1]~DUPLICATE_q  & !op2_ID[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\op2_ID[1]~DUPLICATE_q ),
	.datad(!op2_ID[4]),
	.datae(gnd),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~60 .extended_lut = "off";
defparam \aluout_EX_r[21]~60 .lut_mask = 64'h00000000F000F000;
defparam \aluout_EX_r[21]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N18
cyclonev_lcell_comb \aluout_EX_r[20]~78 (
// Equation(s):
// \aluout_EX_r[20]~78_combout  = ( op2_ID[0] & ( (\aluout_EX_r[21]~60_combout  & (!regval1_ID[20] & !regval2_ID[20])) ) ) # ( !op2_ID[0] & ( (\op2_ID[5]~DUPLICATE_q  & (\aluout_EX_r[21]~60_combout  & !regval1_ID[20])) ) )

	.dataa(!\op2_ID[5]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[21]~60_combout ),
	.datac(!regval1_ID[20]),
	.datad(!regval2_ID[20]),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~78 .extended_lut = "off";
defparam \aluout_EX_r[20]~78 .lut_mask = 64'h1010101030003000;
defparam \aluout_EX_r[20]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N56
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N39
cyclonev_lcell_comb \regs[5][19]~feeder (
// Equation(s):
// \regs[5][19]~feeder_combout  = ( regval_MEM[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][19]~feeder .extended_lut = "off";
defparam \regs[5][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N40
dffeas \regs[5][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N27
cyclonev_lcell_comb \regs[8][19]~feeder (
// Equation(s):
// \regs[8][19]~feeder_combout  = regval_MEM[19]

	.dataa(!regval_MEM[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][19]~feeder .extended_lut = "off";
defparam \regs[8][19]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N29
dffeas \regs[8][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N45
cyclonev_lcell_comb \regs[13][19]~feeder (
// Equation(s):
// \regs[13][19]~feeder_combout  = ( regval_MEM[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][19]~feeder .extended_lut = "off";
defparam \regs[13][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N47
dffeas \regs[13][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N18
cyclonev_lcell_comb \regval2_ID~28 (
// Equation(s):
// \regval2_ID~28_combout  = ( inst_FE[3] & ( \regs[13][19]~q  & ( (\regs[8][19]~q ) # (inst_FE[2]) ) ) ) # ( !inst_FE[3] & ( \regs[13][19]~q  & ( (!inst_FE[2] & ((\regs[0][19]~q ))) # (inst_FE[2] & (\regs[5][19]~q )) ) ) ) # ( inst_FE[3] & ( 
// !\regs[13][19]~q  & ( (!inst_FE[2] & \regs[8][19]~q ) ) ) ) # ( !inst_FE[3] & ( !\regs[13][19]~q  & ( (!inst_FE[2] & ((\regs[0][19]~q ))) # (inst_FE[2] & (\regs[5][19]~q )) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[5][19]~q ),
	.datac(!\regs[8][19]~q ),
	.datad(!\regs[0][19]~q ),
	.datae(!inst_FE[3]),
	.dataf(!\regs[13][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~28 .extended_lut = "off";
defparam \regval2_ID~28 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \regval2_ID~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N19
dffeas \regval2_ID[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[19] .is_wysiwyg = "true";
defparam \regval2_ID[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N56
dffeas \regval2_EX[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[19] .is_wysiwyg = "true";
defparam \regval2_EX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N10
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[19]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X32_Y7_N44
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[19]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004400000000000000050";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N42
cyclonev_lcell_comb \rd_val_MEM_w[19]~57 (
// Equation(s):
// \rd_val_MEM_w[19]~57_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datad(!\dmem~20_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[19]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[19]~57 .extended_lut = "off";
defparam \rd_val_MEM_w[19]~57 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[19]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N24
cyclonev_lcell_comb \rd_val_MEM_w[19]~58 (
// Equation(s):
// \rd_val_MEM_w[19]~58_combout  = ( \Equal22~6_combout  & ( \rd_val_MEM_w[19]~57_combout  & ( (!\Equal22~7_combout  & (((dmem_rtl_0_bypass[68] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[67]))) ) ) ) # ( !\Equal22~6_combout  & ( \rd_val_MEM_w[19]~57_combout 
//  & ( ((dmem_rtl_0_bypass[68] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[67]) ) ) ) # ( \Equal22~6_combout  & ( !\rd_val_MEM_w[19]~57_combout  & ( (dmem_rtl_0_bypass[67] & (!\Equal22~7_combout  & ((!dmem_rtl_0_bypass[68]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal22~6_combout  & ( !\rd_val_MEM_w[19]~57_combout  & ( (dmem_rtl_0_bypass[67] & ((!dmem_rtl_0_bypass[68]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[68]),
	.datab(!dmem_rtl_0_bypass[67]),
	.datac(!\Equal22~7_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal22~6_combout ),
	.dataf(!\rd_val_MEM_w[19]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[19]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[19]~58 .extended_lut = "off";
defparam \rd_val_MEM_w[19]~58 .lut_mask = 64'h2233203077337030;
defparam \rd_val_MEM_w[19]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N6
cyclonev_lcell_comb \aluout_EX[18]~2 (
// Equation(s):
// \aluout_EX[18]~2_combout  = ( \op2_ID[1]~DUPLICATE_q  & ( !op2_ID[4] ) )

	.dataa(gnd),
	.datab(!op2_ID[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\op2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[18]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[18]~2 .extended_lut = "off";
defparam \aluout_EX[18]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \aluout_EX[18]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N42
cyclonev_lcell_comb \aluout_EX[18]~3 (
// Equation(s):
// \aluout_EX[18]~3_combout  = ( \op2_ID[1]~DUPLICATE_q  & ( (op2_ID[3] & !op2_ID[4]) ) ) # ( !\op2_ID[1]~DUPLICATE_q  & ( !op2_ID[4] ) )

	.dataa(!op2_ID[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!op2_ID[4]),
	.datae(gnd),
	.dataf(!\op2_ID[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[18]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[18]~3 .extended_lut = "off";
defparam \aluout_EX[18]~3 .lut_mask = 64'hFF00FF0055005500;
defparam \aluout_EX[18]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N9
cyclonev_lcell_comb \aluout_EX_r[16]~56 (
// Equation(s):
// \aluout_EX_r[16]~56_combout  = (!\aluout_EX[18]~2_combout  & \aluout_EX[18]~3_combout )

	.dataa(!\aluout_EX[18]~2_combout ),
	.datab(!\aluout_EX[18]~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~56 .extended_lut = "off";
defparam \aluout_EX_r[16]~56 .lut_mask = 64'h2222222222222222;
defparam \aluout_EX_r[16]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[19]~112 (
// Equation(s):
// \aluout_EX_r[19]~112_combout  = ( !op2_ID[3] & ( regval2_ID[19] & ( regval1_ID[19] ) ) ) # ( op2_ID[3] & ( !regval2_ID[19] & ( !op2_ID[0] ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[19]),
	.datac(!op2_ID[0]),
	.datad(gnd),
	.datae(!op2_ID[3]),
	.dataf(!regval2_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~112 .extended_lut = "off";
defparam \aluout_EX_r[19]~112 .lut_mask = 64'h0000F0F033330000;
defparam \aluout_EX_r[19]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( regval1_ID[3] & ( \regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (\regval1_ID[2]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[0]))) ) ) ) # ( !regval1_ID[3] & ( \regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & 
// (\regval1_ID[2]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[0]))) ) ) ) # ( regval1_ID[3] & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1]) # (regval1_ID[1]) ) ) ) # ( !regval1_ID[3] & ( !\regval2_ID[0]~DUPLICATE_q  & ( (regval1_ID[1] & 
// regval2_ID[1]) ) ) )

	.dataa(!\regval1_ID[2]~DUPLICATE_q ),
	.datab(!regval1_ID[0]),
	.datac(!regval1_ID[1]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[3]),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h000FFF0F55335533;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N9
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( \ShiftLeft0~4_combout  & ( (!regval2_ID[3] & !regval2_ID[2]) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h0000000088888888;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N53
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N10
dffeas \regs[13][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N25
dffeas \regs[8][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N22
dffeas \regs[5][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N50
dffeas \regs[0][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N36
cyclonev_lcell_comb \regval2_ID~23 (
// Equation(s):
// \regval2_ID~23_combout  = ( inst_FE[3] & ( \regs[0][25]~q  & ( (!inst_FE[2] & ((\regs[8][25]~q ))) # (inst_FE[2] & (\regs[13][25]~q )) ) ) ) # ( !inst_FE[3] & ( \regs[0][25]~q  & ( (!inst_FE[2]) # (\regs[5][25]~q ) ) ) ) # ( inst_FE[3] & ( !\regs[0][25]~q 
//  & ( (!inst_FE[2] & ((\regs[8][25]~q ))) # (inst_FE[2] & (\regs[13][25]~q )) ) ) ) # ( !inst_FE[3] & ( !\regs[0][25]~q  & ( (inst_FE[2] & \regs[5][25]~q ) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[13][25]~q ),
	.datac(!\regs[8][25]~q ),
	.datad(!\regs[5][25]~q ),
	.datae(!inst_FE[3]),
	.dataf(!\regs[0][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~23 .extended_lut = "off";
defparam \regval2_ID~23 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \regval2_ID~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N37
dffeas \regval2_ID[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[25] .is_wysiwyg = "true";
defparam \regval2_ID[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N26
dffeas \regval2_EX[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[25] .is_wysiwyg = "true";
defparam \regval2_EX[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y5_N22
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[25]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y8_N14
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[25]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N12
cyclonev_lcell_comb \rd_val_MEM_w[25]~47 (
// Equation(s):
// \rd_val_MEM_w[25]~47_combout  = ( \dmem~26_q  & ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~26_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~26_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) ) ) ) # ( !\dmem~26_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~26_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[25]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[25]~47 .extended_lut = "off";
defparam \rd_val_MEM_w[25]~47 .lut_mask = 64'h000CFF0C003FFF3F;
defparam \rd_val_MEM_w[25]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \rd_val_MEM_w[25]~48 (
// Equation(s):
// \rd_val_MEM_w[25]~48_combout  = ( \rd_val_MEM_w[25]~47_combout  & ( \Equal22~6_combout  & ( (!\Equal22~7_combout  & (((dmem_rtl_0_bypass[80] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[79]))) ) ) ) # ( !\rd_val_MEM_w[25]~47_combout  & ( \Equal22~6_combout 
//  & ( (!\Equal22~7_combout  & (dmem_rtl_0_bypass[79] & ((!dmem_rtl_0_bypass[80]) # (\dmem~41_combout )))) ) ) ) # ( \rd_val_MEM_w[25]~47_combout  & ( !\Equal22~6_combout  & ( ((dmem_rtl_0_bypass[80] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[79]) ) ) ) # 
// ( !\rd_val_MEM_w[25]~47_combout  & ( !\Equal22~6_combout  & ( (dmem_rtl_0_bypass[79] & ((!dmem_rtl_0_bypass[80]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[80]),
	.datab(!\Equal22~7_combout ),
	.datac(!dmem_rtl_0_bypass[79]),
	.datad(!\dmem~41_combout ),
	.datae(!\rd_val_MEM_w[25]~47_combout ),
	.dataf(!\Equal22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[25]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[25]~48 .extended_lut = "off";
defparam \rd_val_MEM_w[25]~48 .lut_mask = 64'h0A0F5F0F080C4C0C;
defparam \rd_val_MEM_w[25]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N24
cyclonev_lcell_comb \regs[8][24]~feeder (
// Equation(s):
// \regs[8][24]~feeder_combout  = regval_MEM[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][24]~feeder .extended_lut = "off";
defparam \regs[8][24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N26
dffeas \regs[8][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N28
dffeas \regs[5][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N0
cyclonev_lcell_comb \regs[13][24]~feeder (
// Equation(s):
// \regs[13][24]~feeder_combout  = ( regval_MEM[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][24]~feeder .extended_lut = "off";
defparam \regs[13][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N1
dffeas \regs[13][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N36
cyclonev_lcell_comb \regs[0][24]~feeder (
// Equation(s):
// \regs[0][24]~feeder_combout  = regval_MEM[24]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][24]~feeder .extended_lut = "off";
defparam \regs[0][24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N38
dffeas \regs[0][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N6
cyclonev_lcell_comb \regval2_ID~24 (
// Equation(s):
// \regval2_ID~24_combout  = ( \regs[0][24]~q  & ( inst_FE[2] & ( (!inst_FE[3] & (\regs[5][24]~q )) # (inst_FE[3] & ((\regs[13][24]~q ))) ) ) ) # ( !\regs[0][24]~q  & ( inst_FE[2] & ( (!inst_FE[3] & (\regs[5][24]~q )) # (inst_FE[3] & ((\regs[13][24]~q ))) ) 
// ) ) # ( \regs[0][24]~q  & ( !inst_FE[2] & ( (!inst_FE[3]) # (\regs[8][24]~q ) ) ) ) # ( !\regs[0][24]~q  & ( !inst_FE[2] & ( (\regs[8][24]~q  & inst_FE[3]) ) ) )

	.dataa(!\regs[8][24]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[5][24]~q ),
	.datad(!\regs[13][24]~q ),
	.datae(!\regs[0][24]~q ),
	.dataf(!inst_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~24 .extended_lut = "off";
defparam \regval2_ID~24 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \regval2_ID~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N7
dffeas \regval2_ID[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[24] .is_wysiwyg = "true";
defparam \regval2_ID[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N17
dffeas \regval2_EX[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[24] .is_wysiwyg = "true";
defparam \regval2_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y12_N4
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N23
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[24]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y8_N20
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[24]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \rd_val_MEM_w[24]~49 (
// Equation(s):
// \rd_val_MEM_w[24]~49_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & (((\dmem~25_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q  & (((\dmem~25_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(!\dmem~25_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[24]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[24]~49 .extended_lut = "off";
defparam \rd_val_MEM_w[24]~49 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \rd_val_MEM_w[24]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N48
cyclonev_lcell_comb \rd_val_MEM_w[24]~50 (
// Equation(s):
// \rd_val_MEM_w[24]~50_combout  = ( \Equal22~6_combout  & ( \rd_val_MEM_w[24]~49_combout  & ( (!\Equal22~7_combout  & (((dmem_rtl_0_bypass[78] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[77]))) ) ) ) # ( !\Equal22~6_combout  & ( \rd_val_MEM_w[24]~49_combout 
//  & ( ((dmem_rtl_0_bypass[78] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[77]) ) ) ) # ( \Equal22~6_combout  & ( !\rd_val_MEM_w[24]~49_combout  & ( (!\Equal22~7_combout  & (dmem_rtl_0_bypass[77] & ((!dmem_rtl_0_bypass[78]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal22~6_combout  & ( !\rd_val_MEM_w[24]~49_combout  & ( (dmem_rtl_0_bypass[77] & ((!dmem_rtl_0_bypass[78]) # (\dmem~41_combout ))) ) ) )

	.dataa(!\Equal22~7_combout ),
	.datab(!dmem_rtl_0_bypass[77]),
	.datac(!dmem_rtl_0_bypass[78]),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal22~6_combout ),
	.dataf(!\rd_val_MEM_w[24]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[24]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[24]~50 .extended_lut = "off";
defparam \rd_val_MEM_w[24]~50 .lut_mask = 64'h303320223F332A22;
defparam \rd_val_MEM_w[24]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N45
cyclonev_lcell_comb \aluout_EX_r[21]~61 (
// Equation(s):
// \aluout_EX_r[21]~61_combout  = ( op2_ID[0] & ( (op2_ID[3] & (!\op2_ID[1]~DUPLICATE_q  & !op2_ID[4])) ) )

	.dataa(!op2_ID[3]),
	.datab(!\op2_ID[1]~DUPLICATE_q ),
	.datac(!op2_ID[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~61 .extended_lut = "off";
defparam \aluout_EX_r[21]~61 .lut_mask = 64'h0000000040404040;
defparam \aluout_EX_r[21]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \aluout_EX_r[24]~66 (
// Equation(s):
// \aluout_EX_r[24]~66_combout  = ( regval1_ID[24] & ( (\aluout_EX[18]~2_combout  & (!\aluout_EX[18]~3_combout  $ (regval2_ID[24]))) ) ) # ( !regval1_ID[24] & ( (!regval2_ID[24] & (((\aluout_EX[18]~3_combout  & \aluout_EX[18]~2_combout )) # 
// (\aluout_EX_r[21]~61_combout ))) # (regval2_ID[24] & (((!\aluout_EX[18]~3_combout  & \aluout_EX[18]~2_combout )))) ) )

	.dataa(!\aluout_EX_r[21]~61_combout ),
	.datab(!\aluout_EX[18]~3_combout ),
	.datac(!regval2_ID[24]),
	.datad(!\aluout_EX[18]~2_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~66 .extended_lut = "off";
defparam \aluout_EX_r[24]~66 .lut_mask = 64'h507C507C00C300C3;
defparam \aluout_EX_r[24]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N5
dffeas \regs[13][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N48
cyclonev_lcell_comb \regs[0][18]~feeder (
// Equation(s):
// \regs[0][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][18]~feeder .extended_lut = "off";
defparam \regs[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N49
dffeas \regs[0][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N58
dffeas \regs[5][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N24
cyclonev_lcell_comb \regs[8][18]~feeder (
// Equation(s):
// \regs[8][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][18]~feeder .extended_lut = "off";
defparam \regs[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N26
dffeas \regs[8][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N30
cyclonev_lcell_comb \regval2_ID~11 (
// Equation(s):
// \regval2_ID~11_combout  = ( inst_FE[3] & ( \regs[8][18]~q  & ( (!inst_FE[2]) # (\regs[13][18]~q ) ) ) ) # ( !inst_FE[3] & ( \regs[8][18]~q  & ( (!inst_FE[2] & (\regs[0][18]~q )) # (inst_FE[2] & ((\regs[5][18]~q ))) ) ) ) # ( inst_FE[3] & ( !\regs[8][18]~q 
//  & ( (\regs[13][18]~q  & inst_FE[2]) ) ) ) # ( !inst_FE[3] & ( !\regs[8][18]~q  & ( (!inst_FE[2] & (\regs[0][18]~q )) # (inst_FE[2] & ((\regs[5][18]~q ))) ) ) )

	.dataa(!\regs[13][18]~q ),
	.datab(!\regs[0][18]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[5][18]~q ),
	.datae(!inst_FE[3]),
	.dataf(!\regs[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~11 .extended_lut = "off";
defparam \regval2_ID~11 .lut_mask = 64'h303F0505303FF5F5;
defparam \regval2_ID~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N31
dffeas \regval2_ID[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[18] .is_wysiwyg = "true";
defparam \regval2_ID[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N26
dffeas \regval2_EX[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[18] .is_wysiwyg = "true";
defparam \regval2_EX[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N4
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N44
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[18]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[18]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004400000000000000040";
// synopsys translate_on

// Location: FF_X31_Y8_N59
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \rd_val_MEM_w[18]~23 (
// Equation(s):
// \rd_val_MEM_w[18]~23_combout  = ( \dmem~19_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout )) ) ) ) # ( !\dmem~19_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout )) ) ) ) # ( \dmem~19_q  & ( !\dmem~0_q  ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datae(!\dmem~19_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[18]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[18]~23 .extended_lut = "off";
defparam \rd_val_MEM_w[18]~23 .lut_mask = 64'h0000FFFF05F505F5;
defparam \rd_val_MEM_w[18]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N6
cyclonev_lcell_comb \rd_val_MEM_w[18]~24 (
// Equation(s):
// \rd_val_MEM_w[18]~24_combout  = ( \rd_val_MEM_w[18]~23_combout  & ( \Equal22~7_combout  & ( (!\Equal22~6_combout  & (((!\dmem~41_combout  & dmem_rtl_0_bypass[66])) # (dmem_rtl_0_bypass[65]))) ) ) ) # ( !\rd_val_MEM_w[18]~23_combout  & ( \Equal22~7_combout 
//  & ( (dmem_rtl_0_bypass[65] & (!\Equal22~6_combout  & ((!dmem_rtl_0_bypass[66]) # (\dmem~41_combout )))) ) ) ) # ( \rd_val_MEM_w[18]~23_combout  & ( !\Equal22~7_combout  & ( ((!\dmem~41_combout  & dmem_rtl_0_bypass[66])) # (dmem_rtl_0_bypass[65]) ) ) ) # 
// ( !\rd_val_MEM_w[18]~23_combout  & ( !\Equal22~7_combout  & ( (dmem_rtl_0_bypass[65] & ((!dmem_rtl_0_bypass[66]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[65]),
	.datab(!\dmem~41_combout ),
	.datac(!\Equal22~6_combout ),
	.datad(!dmem_rtl_0_bypass[66]),
	.datae(!\rd_val_MEM_w[18]~23_combout ),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[18]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[18]~24 .extended_lut = "off";
defparam \rd_val_MEM_w[18]~24 .lut_mask = 64'h551155DD501050D0;
defparam \rd_val_MEM_w[18]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N55
dffeas \regs[5][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N26
dffeas \regs[8][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N1
dffeas \regs[13][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \regval2_ID~12 (
// Equation(s):
// \regval2_ID~12_combout  = ( inst_FE[2] & ( inst_FE[3] & ( \regs[13][17]~q  ) ) ) # ( !inst_FE[2] & ( inst_FE[3] & ( \regs[8][17]~q  ) ) ) # ( inst_FE[2] & ( !inst_FE[3] & ( \regs[5][17]~q  ) ) ) # ( !inst_FE[2] & ( !inst_FE[3] & ( \regs[0][17]~q  ) ) )

	.dataa(!\regs[0][17]~q ),
	.datab(!\regs[5][17]~q ),
	.datac(!\regs[8][17]~q ),
	.datad(!\regs[13][17]~q ),
	.datae(!inst_FE[2]),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~12 .extended_lut = "off";
defparam \regval2_ID~12 .lut_mask = 64'h555533330F0F00FF;
defparam \regval2_ID~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N7
dffeas \regval2_ID[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N14
dffeas \regval2_EX[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[17]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[17] .is_wysiwyg = "true";
defparam \regval2_EX[17] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[17]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004400000000000000050";
// synopsys translate_on

// Location: FF_X31_Y8_N32
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[17]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N30
cyclonev_lcell_comb \rd_val_MEM_w[17]~25 (
// Equation(s):
// \rd_val_MEM_w[17]~25_combout  = ( \dmem~18_q  & ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ) ) ) ) # ( !\dmem~18_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ))) ) ) ) # ( \dmem~18_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~18_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~18_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[17]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[17]~25 .extended_lut = "off";
defparam \rd_val_MEM_w[17]~25 .lut_mask = 64'h0404F4F40707F7F7;
defparam \rd_val_MEM_w[17]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N40
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N42
cyclonev_lcell_comb \rd_val_MEM_w[17]~26 (
// Equation(s):
// \rd_val_MEM_w[17]~26_combout  = ( dmem_rtl_0_bypass[63] & ( \Equal22~7_combout  & ( (!\Equal22~6_combout  & ((!dmem_rtl_0_bypass[64]) # ((\rd_val_MEM_w[17]~25_combout ) # (\dmem~41_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( \Equal22~7_combout  & ( 
// (dmem_rtl_0_bypass[64] & (!\dmem~41_combout  & (!\Equal22~6_combout  & \rd_val_MEM_w[17]~25_combout ))) ) ) ) # ( dmem_rtl_0_bypass[63] & ( !\Equal22~7_combout  & ( (!dmem_rtl_0_bypass[64]) # ((\rd_val_MEM_w[17]~25_combout ) # (\dmem~41_combout )) ) ) ) # 
// ( !dmem_rtl_0_bypass[63] & ( !\Equal22~7_combout  & ( (dmem_rtl_0_bypass[64] & (!\dmem~41_combout  & \rd_val_MEM_w[17]~25_combout )) ) ) )

	.dataa(!dmem_rtl_0_bypass[64]),
	.datab(!\dmem~41_combout ),
	.datac(!\Equal22~6_combout ),
	.datad(!\rd_val_MEM_w[17]~25_combout ),
	.datae(!dmem_rtl_0_bypass[63]),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[17]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[17]~26 .extended_lut = "off";
defparam \rd_val_MEM_w[17]~26 .lut_mask = 64'h0044BBFF0040B0F0;
defparam \rd_val_MEM_w[17]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N47
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N20
dffeas \regs[5][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N26
dffeas \regs[13][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \regs[8][16]~feeder (
// Equation(s):
// \regs[8][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][16]~feeder .extended_lut = "off";
defparam \regs[8][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N40
dffeas \regs[8][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \regs[0][16]~feeder (
// Equation(s):
// \regs[0][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][16]~feeder .extended_lut = "off";
defparam \regs[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N43
dffeas \regs[0][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N12
cyclonev_lcell_comb \regval2_ID~13 (
// Equation(s):
// \regval2_ID~13_combout  = ( inst_FE[2] & ( \regs[0][16]~q  & ( (!inst_FE[3] & (\regs[5][16]~q )) # (inst_FE[3] & ((\regs[13][16]~q ))) ) ) ) # ( !inst_FE[2] & ( \regs[0][16]~q  & ( (!inst_FE[3]) # (\regs[8][16]~q ) ) ) ) # ( inst_FE[2] & ( !\regs[0][16]~q 
//  & ( (!inst_FE[3] & (\regs[5][16]~q )) # (inst_FE[3] & ((\regs[13][16]~q ))) ) ) ) # ( !inst_FE[2] & ( !\regs[0][16]~q  & ( (inst_FE[3] & \regs[8][16]~q ) ) ) )

	.dataa(!\regs[5][16]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[13][16]~q ),
	.datad(!\regs[8][16]~q ),
	.datae(!inst_FE[2]),
	.dataf(!\regs[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~13 .extended_lut = "off";
defparam \regval2_ID~13 .lut_mask = 64'h00334747CCFF4747;
defparam \regval2_ID~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N13
dffeas \regval2_ID[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[16] .is_wysiwyg = "true";
defparam \regval2_ID[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N11
dffeas \regval2_EX[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[16] .is_wysiwyg = "true";
defparam \regval2_EX[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N20
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[16]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000050";
// synopsys translate_on

// Location: M10K_X46_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[16]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \rd_val_MEM_w[16]~27 (
// Equation(s):
// \rd_val_MEM_w[16]~27_combout  = ( \dmem~17_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) ) ) # ( !\dmem~17_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) ) ) # ( \dmem~17_q  & ( !\dmem~0_q  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datae(!\dmem~17_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[16]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[16]~27 .extended_lut = "off";
defparam \rd_val_MEM_w[16]~27 .lut_mask = 64'h0000FFFF0C3F0C3F;
defparam \rd_val_MEM_w[16]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N12
cyclonev_lcell_comb \rd_val_MEM_w[16]~28 (
// Equation(s):
// \rd_val_MEM_w[16]~28_combout  = ( \Equal22~6_combout  & ( \rd_val_MEM_w[16]~27_combout  & ( (!\Equal22~7_combout  & (((dmem_rtl_0_bypass[62] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[61]))) ) ) ) # ( !\Equal22~6_combout  & ( \rd_val_MEM_w[16]~27_combout 
//  & ( ((dmem_rtl_0_bypass[62] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[61]) ) ) ) # ( \Equal22~6_combout  & ( !\rd_val_MEM_w[16]~27_combout  & ( (!\Equal22~7_combout  & (dmem_rtl_0_bypass[61] & ((!dmem_rtl_0_bypass[62]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal22~6_combout  & ( !\rd_val_MEM_w[16]~27_combout  & ( (dmem_rtl_0_bypass[61] & ((!dmem_rtl_0_bypass[62]) # (\dmem~41_combout ))) ) ) )

	.dataa(!\Equal22~7_combout ),
	.datab(!dmem_rtl_0_bypass[62]),
	.datac(!dmem_rtl_0_bypass[61]),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal22~6_combout ),
	.dataf(!\rd_val_MEM_w[16]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[16]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[16]~28 .extended_lut = "off";
defparam \rd_val_MEM_w[16]~28 .lut_mask = 64'h0C0F080A3F0F2A0A;
defparam \rd_val_MEM_w[16]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N13
dffeas \regval1_ID[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N45
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( \regval1_ID[15]~DUPLICATE_q  ) + ( immval_ID[15] ) + ( \Add3~110  ))
// \Add3~106  = CARRY(( \regval1_ID[15]~DUPLICATE_q  ) + ( immval_ID[15] ) + ( \Add3~110  ))

	.dataa(!immval_ID[15]),
	.datab(gnd),
	.datac(!\regval1_ID[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( regval1_ID[16] ) + ( immval_ID[15] ) + ( \Add3~106  ))
// \Add3~50  = CARRY(( regval1_ID[16] ) + ( immval_ID[15] ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(!regval1_ID[16]),
	.datac(!immval_ID[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N49
dffeas \regval1_ID[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[16]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N30
cyclonev_lcell_comb \aluout_EX_r[16]~68 (
// Equation(s):
// \aluout_EX_r[16]~68_combout  = ( \regval1_ID[16]~DUPLICATE_q  & ( (\aluout_EX[18]~2_combout  & (!\aluout_EX[18]~3_combout  $ (regval2_ID[16]))) ) ) # ( !\regval1_ID[16]~DUPLICATE_q  & ( (\aluout_EX[18]~2_combout  & (!\aluout_EX[18]~3_combout  $ 
// (!regval2_ID[16]))) ) )

	.dataa(!\aluout_EX[18]~3_combout ),
	.datab(gnd),
	.datac(!regval2_ID[16]),
	.datad(!\aluout_EX[18]~2_combout ),
	.datae(gnd),
	.dataf(!\regval1_ID[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~68 .extended_lut = "off";
defparam \aluout_EX_r[16]~68 .lut_mask = 64'h005A005A00A500A5;
defparam \aluout_EX_r[16]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N8
dffeas \regval2_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[14] .is_wysiwyg = "true";
defparam \regval2_ID[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N29
dffeas \regs[0][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N58
dffeas \regs[13][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N22
dffeas \regs[5][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N6
cyclonev_lcell_comb \regval2_ID~1 (
// Equation(s):
// \regval2_ID~1_combout  = ( \regs[8][4]~q  & ( \regs[5][4]~q  & ( (!inst_FE[2] & (((\regs[0][4]~q )) # (inst_FE[3]))) # (inst_FE[2] & ((!inst_FE[3]) # ((\regs[13][4]~q )))) ) ) ) # ( !\regs[8][4]~q  & ( \regs[5][4]~q  & ( (!inst_FE[2] & (!inst_FE[3] & 
// (\regs[0][4]~q ))) # (inst_FE[2] & ((!inst_FE[3]) # ((\regs[13][4]~q )))) ) ) ) # ( \regs[8][4]~q  & ( !\regs[5][4]~q  & ( (!inst_FE[2] & (((\regs[0][4]~q )) # (inst_FE[3]))) # (inst_FE[2] & (inst_FE[3] & ((\regs[13][4]~q )))) ) ) ) # ( !\regs[8][4]~q  & 
// ( !\regs[5][4]~q  & ( (!inst_FE[2] & (!inst_FE[3] & (\regs[0][4]~q ))) # (inst_FE[2] & (inst_FE[3] & ((\regs[13][4]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[0][4]~q ),
	.datad(!\regs[13][4]~q ),
	.datae(!\regs[8][4]~q ),
	.dataf(!\regs[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~1 .extended_lut = "off";
defparam \regval2_ID~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regval2_ID~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N8
dffeas \regval2_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[4] .is_wysiwyg = "true";
defparam \regval2_ID[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N30
cyclonev_lcell_comb \Add2~110 (
// Equation(s):
// \Add2~110_cout  = CARRY(( !\regval2_ID[0]~DUPLICATE_q  $ (!regval1_ID[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~111  = SHARE((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[0]))

	.dataa(gnd),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~110_cout ),
	.shareout(\Add2~111 ));
// synopsys translate_off
defparam \Add2~110 .extended_lut = "off";
defparam \Add2~110 .lut_mask = 64'h0000CFCF00003C3C;
defparam \Add2~110 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N33
cyclonev_lcell_comb \Add2~106 (
// Equation(s):
// \Add2~106_cout  = CARRY(( !\regval1_ID[1]~DUPLICATE_q  $ (regval2_ID[1]) ) + ( \Add2~111  ) + ( \Add2~110_cout  ))
// \Add2~107  = SHARE((\regval1_ID[1]~DUPLICATE_q  & !regval2_ID[1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[1]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110_cout ),
	.sharein(\Add2~111 ),
	.combout(),
	.sumout(),
	.cout(\Add2~106_cout ),
	.shareout(\Add2~107 ));
// synopsys translate_off
defparam \Add2~106 .extended_lut = "off";
defparam \Add2~106 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~106 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N36
cyclonev_lcell_comb \Add2~102 (
// Equation(s):
// \Add2~102_cout  = CARRY(( !regval2_ID[2] $ (\regval1_ID[2]~DUPLICATE_q ) ) + ( \Add2~107  ) + ( \Add2~106_cout  ))
// \Add2~103  = SHARE((!regval2_ID[2] & \regval1_ID[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[2]),
	.datad(!\regval1_ID[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106_cout ),
	.sharein(\Add2~107 ),
	.combout(),
	.sumout(),
	.cout(\Add2~102_cout ),
	.shareout(\Add2~103 ));
// synopsys translate_off
defparam \Add2~102 .extended_lut = "off";
defparam \Add2~102 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~102 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N39
cyclonev_lcell_comb \Add2~98 (
// Equation(s):
// \Add2~98_cout  = CARRY(( !regval1_ID[3] $ (regval2_ID[3]) ) + ( \Add2~103  ) + ( \Add2~102_cout  ))
// \Add2~99  = SHARE((regval1_ID[3] & !regval2_ID[3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[3]),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102_cout ),
	.sharein(\Add2~103 ),
	.combout(),
	.sumout(),
	.cout(\Add2~98_cout ),
	.shareout(\Add2~99 ));
// synopsys translate_off
defparam \Add2~98 .extended_lut = "off";
defparam \Add2~98 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~98 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N42
cyclonev_lcell_comb \Add2~94 (
// Equation(s):
// \Add2~94_cout  = CARRY(( !regval1_ID[4] $ (regval2_ID[4]) ) + ( \Add2~99  ) + ( \Add2~98_cout  ))
// \Add2~95  = SHARE((regval1_ID[4] & !regval2_ID[4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[4]),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98_cout ),
	.sharein(\Add2~99 ),
	.combout(),
	.sumout(),
	.cout(\Add2~94_cout ),
	.shareout(\Add2~95 ));
// synopsys translate_off
defparam \Add2~94 .extended_lut = "off";
defparam \Add2~94 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~94 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N45
cyclonev_lcell_comb \Add2~90 (
// Equation(s):
// \Add2~90_cout  = CARRY(( !regval1_ID[5] $ (regval2_ID[5]) ) + ( \Add2~95  ) + ( \Add2~94_cout  ))
// \Add2~91  = SHARE((regval1_ID[5] & !regval2_ID[5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[5]),
	.datad(!regval2_ID[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94_cout ),
	.sharein(\Add2~95 ),
	.combout(),
	.sumout(),
	.cout(\Add2~90_cout ),
	.shareout(\Add2~91 ));
// synopsys translate_off
defparam \Add2~90 .extended_lut = "off";
defparam \Add2~90 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~90 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N48
cyclonev_lcell_comb \Add2~86 (
// Equation(s):
// \Add2~86_cout  = CARRY(( !regval2_ID[6] $ (regval1_ID[6]) ) + ( \Add2~91  ) + ( \Add2~90_cout  ))
// \Add2~87  = SHARE((!regval2_ID[6] & regval1_ID[6]))

	.dataa(gnd),
	.datab(!regval2_ID[6]),
	.datac(gnd),
	.datad(!regval1_ID[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~90_cout ),
	.sharein(\Add2~91 ),
	.combout(),
	.sumout(),
	.cout(\Add2~86_cout ),
	.shareout(\Add2~87 ));
// synopsys translate_off
defparam \Add2~86 .extended_lut = "off";
defparam \Add2~86 .lut_mask = 64'h000000CC0000CC33;
defparam \Add2~86 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N51
cyclonev_lcell_comb \Add2~82 (
// Equation(s):
// \Add2~82_cout  = CARRY(( !regval1_ID[7] $ (regval2_ID[7]) ) + ( \Add2~87  ) + ( \Add2~86_cout  ))
// \Add2~83  = SHARE((regval1_ID[7] & !regval2_ID[7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[7]),
	.datad(!regval2_ID[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86_cout ),
	.sharein(\Add2~87 ),
	.combout(),
	.sumout(),
	.cout(\Add2~82_cout ),
	.shareout(\Add2~83 ));
// synopsys translate_off
defparam \Add2~82 .extended_lut = "off";
defparam \Add2~82 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~82 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N54
cyclonev_lcell_comb \Add2~78 (
// Equation(s):
// \Add2~78_cout  = CARRY(( !regval1_ID[8] $ (regval2_ID[8]) ) + ( \Add2~83  ) + ( \Add2~82_cout  ))
// \Add2~79  = SHARE((regval1_ID[8] & !regval2_ID[8]))

	.dataa(gnd),
	.datab(!regval1_ID[8]),
	.datac(!regval2_ID[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82_cout ),
	.sharein(\Add2~83 ),
	.combout(),
	.sumout(),
	.cout(\Add2~78_cout ),
	.shareout(\Add2~79 ));
// synopsys translate_off
defparam \Add2~78 .extended_lut = "off";
defparam \Add2~78 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~78 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N57
cyclonev_lcell_comb \Add2~74 (
// Equation(s):
// \Add2~74_cout  = CARRY(( !\regval1_ID[9]~DUPLICATE_q  $ (regval2_ID[9]) ) + ( \Add2~79  ) + ( \Add2~78_cout  ))
// \Add2~75  = SHARE((\regval1_ID[9]~DUPLICATE_q  & !regval2_ID[9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(!regval2_ID[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78_cout ),
	.sharein(\Add2~79 ),
	.combout(),
	.sumout(),
	.cout(\Add2~74_cout ),
	.shareout(\Add2~75 ));
// synopsys translate_off
defparam \Add2~74 .extended_lut = "off";
defparam \Add2~74 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~74 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N0
cyclonev_lcell_comb \Add2~70 (
// Equation(s):
// \Add2~70_cout  = CARRY(( !regval2_ID[10] $ (regval1_ID[10]) ) + ( \Add2~75  ) + ( \Add2~74_cout  ))
// \Add2~71  = SHARE((!regval2_ID[10] & regval1_ID[10]))

	.dataa(gnd),
	.datab(!regval2_ID[10]),
	.datac(!regval1_ID[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74_cout ),
	.sharein(\Add2~75 ),
	.combout(),
	.sumout(),
	.cout(\Add2~70_cout ),
	.shareout(\Add2~71 ));
// synopsys translate_off
defparam \Add2~70 .extended_lut = "off";
defparam \Add2~70 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~70 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N3
cyclonev_lcell_comb \Add2~66 (
// Equation(s):
// \Add2~66_cout  = CARRY(( !regval1_ID[11] $ (regval2_ID[11]) ) + ( \Add2~71  ) + ( \Add2~70_cout  ))
// \Add2~67  = SHARE((regval1_ID[11] & !regval2_ID[11]))

	.dataa(!regval1_ID[11]),
	.datab(gnd),
	.datac(!regval2_ID[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70_cout ),
	.sharein(\Add2~71 ),
	.combout(),
	.sumout(),
	.cout(\Add2~66_cout ),
	.shareout(\Add2~67 ));
// synopsys translate_off
defparam \Add2~66 .extended_lut = "off";
defparam \Add2~66 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~66 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N6
cyclonev_lcell_comb \Add2~62 (
// Equation(s):
// \Add2~62_cout  = CARRY(( !regval2_ID[12] $ (\regval1_ID[12]~DUPLICATE_q ) ) + ( \Add2~67  ) + ( \Add2~66_cout  ))
// \Add2~63  = SHARE((!regval2_ID[12] & \regval1_ID[12]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!regval2_ID[12]),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66_cout ),
	.sharein(\Add2~67 ),
	.combout(),
	.sumout(),
	.cout(\Add2~62_cout ),
	.shareout(\Add2~63 ));
// synopsys translate_off
defparam \Add2~62 .extended_lut = "off";
defparam \Add2~62 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~62 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N9
cyclonev_lcell_comb \Add2~58 (
// Equation(s):
// \Add2~58_cout  = CARRY(( !\regval1_ID[13]~DUPLICATE_q  $ (regval2_ID[13]) ) + ( \Add2~63  ) + ( \Add2~62_cout  ))
// \Add2~59  = SHARE((\regval1_ID[13]~DUPLICATE_q  & !regval2_ID[13]))

	.dataa(!\regval1_ID[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_ID[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62_cout ),
	.sharein(\Add2~63 ),
	.combout(),
	.sumout(),
	.cout(\Add2~58_cout ),
	.shareout(\Add2~59 ));
// synopsys translate_off
defparam \Add2~58 .extended_lut = "off";
defparam \Add2~58 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~58 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N12
cyclonev_lcell_comb \Add2~54 (
// Equation(s):
// \Add2~54_cout  = CARRY(( !regval1_ID[14] $ (regval2_ID[14]) ) + ( \Add2~59  ) + ( \Add2~58_cout  ))
// \Add2~55  = SHARE((regval1_ID[14] & !regval2_ID[14]))

	.dataa(!regval1_ID[14]),
	.datab(gnd),
	.datac(!regval2_ID[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58_cout ),
	.sharein(\Add2~59 ),
	.combout(),
	.sumout(),
	.cout(\Add2~54_cout ),
	.shareout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~54 .extended_lut = "off";
defparam \Add2~54 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~54 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N15
cyclonev_lcell_comb \Add2~50 (
// Equation(s):
// \Add2~50_cout  = CARRY(( !regval1_ID[15] $ (regval2_ID[15]) ) + ( \Add2~55  ) + ( \Add2~54_cout  ))
// \Add2~51  = SHARE((regval1_ID[15] & !regval2_ID[15]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[15]),
	.datad(!regval2_ID[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54_cout ),
	.sharein(\Add2~55 ),
	.combout(),
	.sumout(),
	.cout(\Add2~50_cout ),
	.shareout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~50 .extended_lut = "off";
defparam \Add2~50 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~50 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N18
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !regval1_ID[16] $ (regval2_ID[16]) ) + ( \Add2~51  ) + ( \Add2~50_cout  ))
// \Add2~10  = CARRY(( !regval1_ID[16] $ (regval2_ID[16]) ) + ( \Add2~51  ) + ( \Add2~50_cout  ))
// \Add2~11  = SHARE((regval1_ID[16] & !regval2_ID[16]))

	.dataa(gnd),
	.datab(!regval1_ID[16]),
	.datac(!regval2_ID[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50_cout ),
	.sharein(\Add2~51 ),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N54
cyclonev_lcell_comb \aluout_EX_r[16]~177 (
// Equation(s):
// \aluout_EX_r[16]~177_combout  = ( \regval1_ID[16]~DUPLICATE_q  & ( !op2_ID[3] $ (((!op2_ID[0] & ((!regval2_ID[16]) # (!\op2_ID[5]~DUPLICATE_q ))))) ) ) # ( !\regval1_ID[16]~DUPLICATE_q  & ( !op2_ID[3] $ (((!regval2_ID[16]) # (!op2_ID[0]))) ) )

	.dataa(!regval2_ID[16]),
	.datab(!op2_ID[3]),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!\regval1_ID[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~177 .extended_lut = "off";
defparam \aluout_EX_r[16]~177 .lut_mask = 64'h3366336636CC36CC;
defparam \aluout_EX_r[16]~177 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N0
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( regval1_ID[0] & ( (!regval2_ID[1] & !\regval2_ID[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[1]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h00000000F000F000;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N15
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = (\ShiftLeft0~16_combout  & (!regval2_ID[2] & !regval2_ID[3]))

	.dataa(!\ShiftLeft0~16_combout ),
	.datab(!regval2_ID[2]),
	.datac(gnd),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h4400440044004400;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N0
cyclonev_lcell_comb \aluout_EX[18]~4 (
// Equation(s):
// \aluout_EX[18]~4_combout  = ( op2_ID[0] & ( regval2_ID[4] ) ) # ( !op2_ID[0] & ( (!\ShiftRight0~5_combout ) # (regval2_ID[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[18]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[18]~4 .extended_lut = "off";
defparam \aluout_EX[18]~4 .lut_mask = 64'hF0FFF0FF00FF00FF;
defparam \aluout_EX[18]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N47
dffeas \regs[13][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N47
dffeas \regs[0][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N46
dffeas \regs[8][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N35
dffeas \regs[5][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N0
cyclonev_lcell_comb \regval2_ID~22 (
// Equation(s):
// \regval2_ID~22_combout  = ( inst_FE[3] & ( \regs[5][26]~q  & ( (!inst_FE[2] & ((\regs[8][26]~q ))) # (inst_FE[2] & (\regs[13][26]~q )) ) ) ) # ( !inst_FE[3] & ( \regs[5][26]~q  & ( (\regs[0][26]~q ) # (inst_FE[2]) ) ) ) # ( inst_FE[3] & ( !\regs[5][26]~q  
// & ( (!inst_FE[2] & ((\regs[8][26]~q ))) # (inst_FE[2] & (\regs[13][26]~q )) ) ) ) # ( !inst_FE[3] & ( !\regs[5][26]~q  & ( (!inst_FE[2] & \regs[0][26]~q ) ) ) )

	.dataa(!\regs[13][26]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[0][26]~q ),
	.datad(!\regs[8][26]~q ),
	.datae(!inst_FE[3]),
	.dataf(!\regs[5][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~22 .extended_lut = "off";
defparam \regval2_ID~22 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \regval2_ID~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N1
dffeas \regval2_ID[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[26] .is_wysiwyg = "true";
defparam \regval2_ID[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N53
dffeas \regval2_EX[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[26] .is_wysiwyg = "true";
defparam \regval2_EX[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N26
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N10
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[26]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X32_Y7_N32
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[26]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N30
cyclonev_lcell_comb \rd_val_MEM_w[26]~45 (
// Equation(s):
// \rd_val_MEM_w[26]~45_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q  & (((\dmem~27_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q  & (((\dmem~27_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\dmem~27_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[26]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[26]~45 .extended_lut = "off";
defparam \rd_val_MEM_w[26]~45 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[26]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N48
cyclonev_lcell_comb \rd_val_MEM_w[26]~46 (
// Equation(s):
// \rd_val_MEM_w[26]~46_combout  = ( dmem_rtl_0_bypass[82] & ( \rd_val_MEM_w[26]~45_combout  & ( (!dmem_rtl_0_bypass[81] & (!\dmem~41_combout  & ((!\Equal22~6_combout ) # (!\Equal22~7_combout )))) # (dmem_rtl_0_bypass[81] & (((!\Equal22~6_combout ) # 
// (!\Equal22~7_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[82] & ( \rd_val_MEM_w[26]~45_combout  & ( (dmem_rtl_0_bypass[81] & ((!\Equal22~6_combout ) # (!\Equal22~7_combout ))) ) ) ) # ( dmem_rtl_0_bypass[82] & ( !\rd_val_MEM_w[26]~45_combout  & ( 
// (dmem_rtl_0_bypass[81] & (\dmem~41_combout  & ((!\Equal22~6_combout ) # (!\Equal22~7_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[82] & ( !\rd_val_MEM_w[26]~45_combout  & ( (dmem_rtl_0_bypass[81] & ((!\Equal22~6_combout ) # (!\Equal22~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[81]),
	.datab(!\dmem~41_combout ),
	.datac(!\Equal22~6_combout ),
	.datad(!\Equal22~7_combout ),
	.datae(!dmem_rtl_0_bypass[82]),
	.dataf(!\rd_val_MEM_w[26]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[26]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[26]~46 .extended_lut = "off";
defparam \rd_val_MEM_w[26]~46 .lut_mask = 64'h555011105550DDD0;
defparam \rd_val_MEM_w[26]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( regval1_ID[25] ) + ( immval_ID[15] ) + ( \Add3~46  ))
// \Add3~42  = CARRY(( regval1_ID[25] ) + ( immval_ID[15] ) + ( \Add3~46  ))

	.dataa(!regval1_ID[25]),
	.datab(!immval_ID[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000CCCC00005555;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( regval1_ID[26] ) + ( immval_ID[15] ) + ( \Add3~42  ))
// \Add3~74  = CARRY(( regval1_ID[26] ) + ( immval_ID[15] ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(!immval_ID[15]),
	.datac(gnd),
	.datad(!regval1_ID[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N45
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = ( regval1_ID[30] & ( ((!\regval2_ID[0]~DUPLICATE_q  & !regval2_ID[1])) # (regval1_ID[31]) ) ) # ( !regval1_ID[30] & ( (regval1_ID[31] & ((regval2_ID[1]) # (\regval2_ID[0]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[31]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(!regval1_ID[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h03330333F333F333;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N53
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N4
dffeas \regs[5][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \regs[13][28]~feeder (
// Equation(s):
// \regs[13][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][28]~feeder .extended_lut = "off";
defparam \regs[13][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N49
dffeas \regs[13][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \regs[8][28]~feeder (
// Equation(s):
// \regs[8][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][28]~feeder .extended_lut = "off";
defparam \regs[8][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N29
dffeas \regs[8][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \regs[0][28]~feeder (
// Equation(s):
// \regs[0][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][28]~feeder .extended_lut = "off";
defparam \regs[0][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N20
dffeas \regs[0][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \regval2_ID~20 (
// Equation(s):
// \regval2_ID~20_combout  = ( \regs[8][28]~q  & ( \regs[0][28]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & (\regs[5][28]~q )) # (inst_FE[3] & ((\regs[13][28]~q )))) ) ) ) # ( !\regs[8][28]~q  & ( \regs[0][28]~q  & ( (!inst_FE[3] & (((!inst_FE[2])) # 
// (\regs[5][28]~q ))) # (inst_FE[3] & (((\regs[13][28]~q  & inst_FE[2])))) ) ) ) # ( \regs[8][28]~q  & ( !\regs[0][28]~q  & ( (!inst_FE[3] & (\regs[5][28]~q  & ((inst_FE[2])))) # (inst_FE[3] & (((!inst_FE[2]) # (\regs[13][28]~q )))) ) ) ) # ( 
// !\regs[8][28]~q  & ( !\regs[0][28]~q  & ( (inst_FE[2] & ((!inst_FE[3] & (\regs[5][28]~q )) # (inst_FE[3] & ((\regs[13][28]~q ))))) ) ) )

	.dataa(!\regs[5][28]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[13][28]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[8][28]~q ),
	.dataf(!\regs[0][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~20 .extended_lut = "off";
defparam \regval2_ID~20 .lut_mask = 64'h00473347CC47FF47;
defparam \regval2_ID~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N13
dffeas \regval2_ID[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[28] .is_wysiwyg = "true";
defparam \regval2_ID[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N59
dffeas \regval2_EX[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[28] .is_wysiwyg = "true";
defparam \regval2_EX[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y8_N10
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[28]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y6_N47
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[28]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000002";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N45
cyclonev_lcell_comb \rd_val_MEM_w[28]~41 (
// Equation(s):
// \rd_val_MEM_w[28]~41_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\dmem~29_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[28]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[28]~41 .extended_lut = "off";
defparam \rd_val_MEM_w[28]~41 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[28]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N12
cyclonev_lcell_comb \rd_val_MEM_w[28]~42 (
// Equation(s):
// \rd_val_MEM_w[28]~42_combout  = ( \rd_val_MEM_w[28]~41_combout  & ( \Equal22~6_combout  & ( (!\Equal22~7_combout  & (((dmem_rtl_0_bypass[86] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[85]))) ) ) ) # ( !\rd_val_MEM_w[28]~41_combout  & ( \Equal22~6_combout 
//  & ( (dmem_rtl_0_bypass[85] & (!\Equal22~7_combout  & ((!dmem_rtl_0_bypass[86]) # (\dmem~41_combout )))) ) ) ) # ( \rd_val_MEM_w[28]~41_combout  & ( !\Equal22~6_combout  & ( ((dmem_rtl_0_bypass[86] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[85]) ) ) ) # 
// ( !\rd_val_MEM_w[28]~41_combout  & ( !\Equal22~6_combout  & ( (dmem_rtl_0_bypass[85] & ((!dmem_rtl_0_bypass[86]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[86]),
	.datab(!dmem_rtl_0_bypass[85]),
	.datac(!\Equal22~7_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!\rd_val_MEM_w[28]~41_combout ),
	.dataf(!\Equal22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[28]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[28]~42 .extended_lut = "off";
defparam \rd_val_MEM_w[28]~42 .lut_mask = 64'h2233773320307030;
defparam \rd_val_MEM_w[28]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N55
dffeas \regs[0][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N10
dffeas \regs[8][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N58
dffeas \regs[5][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N46
dffeas \regs[13][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \regval2_ID~21 (
// Equation(s):
// \regval2_ID~21_combout  = ( inst_FE[3] & ( \regs[13][27]~q  & ( (inst_FE[2]) # (\regs[8][27]~q ) ) ) ) # ( !inst_FE[3] & ( \regs[13][27]~q  & ( (!inst_FE[2] & (\regs[0][27]~q )) # (inst_FE[2] & ((\regs[5][27]~q ))) ) ) ) # ( inst_FE[3] & ( 
// !\regs[13][27]~q  & ( (\regs[8][27]~q  & !inst_FE[2]) ) ) ) # ( !inst_FE[3] & ( !\regs[13][27]~q  & ( (!inst_FE[2] & (\regs[0][27]~q )) # (inst_FE[2] & ((\regs[5][27]~q ))) ) ) )

	.dataa(!\regs[0][27]~q ),
	.datab(!\regs[8][27]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[5][27]~q ),
	.datae(!inst_FE[3]),
	.dataf(!\regs[13][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~21 .extended_lut = "off";
defparam \regval2_ID~21 .lut_mask = 64'h505F3030505F3F3F;
defparam \regval2_ID~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N37
dffeas \regval2_ID[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[27] .is_wysiwyg = "true";
defparam \regval2_ID[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N23
dffeas \regval2_EX[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[27] .is_wysiwyg = "true";
defparam \regval2_EX[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N58
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[27]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A200000000000000028";
// synopsys translate_on

// Location: FF_X25_Y6_N5
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[27]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N3
cyclonev_lcell_comb \rd_val_MEM_w[27]~43 (
// Equation(s):
// \rd_val_MEM_w[27]~43_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\dmem~28_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[27]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[27]~43 .extended_lut = "off";
defparam \rd_val_MEM_w[27]~43 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[27]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N55
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N18
cyclonev_lcell_comb \rd_val_MEM_w[27]~44 (
// Equation(s):
// \rd_val_MEM_w[27]~44_combout  = ( \Equal22~7_combout  & ( dmem_rtl_0_bypass[84] & ( (!\Equal22~6_combout  & ((!\dmem~41_combout  & ((\rd_val_MEM_w[27]~43_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[83])))) ) ) ) # ( !\Equal22~7_combout  & ( 
// dmem_rtl_0_bypass[84] & ( (!\dmem~41_combout  & ((\rd_val_MEM_w[27]~43_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[83])) ) ) ) # ( \Equal22~7_combout  & ( !dmem_rtl_0_bypass[84] & ( (dmem_rtl_0_bypass[83] & !\Equal22~6_combout ) ) ) ) # ( 
// !\Equal22~7_combout  & ( !dmem_rtl_0_bypass[84] & ( dmem_rtl_0_bypass[83] ) ) )

	.dataa(!dmem_rtl_0_bypass[83]),
	.datab(!\Equal22~6_combout ),
	.datac(!\rd_val_MEM_w[27]~43_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal22~7_combout ),
	.dataf(!dmem_rtl_0_bypass[84]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[27]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[27]~44 .extended_lut = "off";
defparam \rd_val_MEM_w[27]~44 .lut_mask = 64'h555544440F550C44;
defparam \rd_val_MEM_w[27]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( regval2_ID[1] & ( regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[9]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[8])) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q 
// ) # (regval1_ID[10]) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[9]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[8])) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[11] & ( 
// (\regval2_ID[0]~DUPLICATE_q  & regval1_ID[10]) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[10]),
	.datac(!regval1_ID[8]),
	.datad(!\regval1_ID[9]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h111105AFBBBB05AF;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( regval1_ID[5] & ( regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!regval2_ID[1] & (regval1_ID[6])) # (regval2_ID[1] & ((regval1_ID[4])))) ) ) ) # ( !regval1_ID[5] & ( regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// (((!regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[6])) # (regval2_ID[1] & ((regval1_ID[4]))))) ) ) ) # ( regval1_ID[5] & ( !regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])))) # 
// (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[6])) # (regval2_ID[1] & ((regval1_ID[4]))))) ) ) ) # ( !regval1_ID[5] & ( !regval1_ID[7] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[6])) # (regval2_ID[1] & 
// ((regval1_ID[4]))))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[6]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[4]),
	.datae(!regval1_ID[5]),
	.dataf(!regval1_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N3
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( \ShiftLeft0~4_combout  & ( (!regval2_ID[2] & (((regval2_ID[3])) # (\ShiftLeft0~6_combout ))) # (regval2_ID[2] & (((\ShiftLeft0~3_combout  & !regval2_ID[3])))) ) ) # ( !\ShiftLeft0~4_combout  & ( (!regval2_ID[3] & 
// ((!regval2_ID[2] & (\ShiftLeft0~6_combout )) # (regval2_ID[2] & ((\ShiftLeft0~3_combout ))))) ) )

	.dataa(!\ShiftLeft0~6_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h4700470047CC47CC;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N50
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N9
cyclonev_lcell_comb \regs[5][29]~feeder (
// Equation(s):
// \regs[5][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][29]~feeder .extended_lut = "off";
defparam \regs[5][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N10
dffeas \regs[5][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N34
dffeas \regs[13][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \regs[0][29]~feeder (
// Equation(s):
// \regs[0][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][29]~feeder .extended_lut = "off";
defparam \regs[0][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N52
dffeas \regs[0][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \regs[8][29]~feeder (
// Equation(s):
// \regs[8][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][29]~feeder .extended_lut = "off";
defparam \regs[8][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N26
dffeas \regs[8][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \regval2_ID~19 (
// Equation(s):
// \regval2_ID~19_combout  = ( inst_FE[2] & ( \regs[8][29]~q  & ( (!inst_FE[3] & (\regs[5][29]~q )) # (inst_FE[3] & ((\regs[13][29]~q ))) ) ) ) # ( !inst_FE[2] & ( \regs[8][29]~q  & ( (\regs[0][29]~q ) # (inst_FE[3]) ) ) ) # ( inst_FE[2] & ( !\regs[8][29]~q  
// & ( (!inst_FE[3] & (\regs[5][29]~q )) # (inst_FE[3] & ((\regs[13][29]~q ))) ) ) ) # ( !inst_FE[2] & ( !\regs[8][29]~q  & ( (!inst_FE[3] & \regs[0][29]~q ) ) ) )

	.dataa(!\regs[5][29]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[13][29]~q ),
	.datad(!\regs[0][29]~q ),
	.datae(!inst_FE[2]),
	.dataf(!\regs[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~19 .extended_lut = "off";
defparam \regval2_ID~19 .lut_mask = 64'h00CC474733FF4747;
defparam \regval2_ID~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N31
dffeas \regval2_ID[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[29] .is_wysiwyg = "true";
defparam \regval2_ID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N23
dffeas \regval2_EX[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[29] .is_wysiwyg = "true";
defparam \regval2_EX[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[87]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[87]~0_combout  = ( !regval2_EX[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[87]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[87]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[87]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N58
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[87]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[29]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A600000000000000069";
// synopsys translate_on

// Location: M10K_X11_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[29]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N6
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = !regval2_EX[29]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N8
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N27
cyclonev_lcell_comb \rd_val_MEM_w[29]~39 (
// Equation(s):
// \rd_val_MEM_w[29]~39_combout  = ( \dmem~30_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ))))) ) ) # ( !\dmem~30_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem~30_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[29]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[29]~39 .extended_lut = "off";
defparam \rd_val_MEM_w[29]~39 .lut_mask = 64'hF5F3F5F305030503;
defparam \rd_val_MEM_w[29]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N36
cyclonev_lcell_comb \rd_val_MEM_w[29]~40 (
// Equation(s):
// \rd_val_MEM_w[29]~40_combout  = ( \Equal22~7_combout  & ( \rd_val_MEM_w[29]~39_combout  & ( (!\Equal22~6_combout  & ((!dmem_rtl_0_bypass[87]) # ((dmem_rtl_0_bypass[88] & !\dmem~41_combout )))) ) ) ) # ( !\Equal22~7_combout  & ( 
// \rd_val_MEM_w[29]~39_combout  & ( (!dmem_rtl_0_bypass[87]) # ((dmem_rtl_0_bypass[88] & !\dmem~41_combout )) ) ) ) # ( \Equal22~7_combout  & ( !\rd_val_MEM_w[29]~39_combout  & ( (!\Equal22~6_combout  & (!dmem_rtl_0_bypass[87] & ((!dmem_rtl_0_bypass[88]) # 
// (\dmem~41_combout )))) ) ) ) # ( !\Equal22~7_combout  & ( !\rd_val_MEM_w[29]~39_combout  & ( (!dmem_rtl_0_bypass[87] & ((!dmem_rtl_0_bypass[88]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[88]),
	.datab(!\Equal22~6_combout ),
	.datac(!dmem_rtl_0_bypass[87]),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal22~7_combout ),
	.dataf(!\rd_val_MEM_w[29]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[29]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[29]~40 .extended_lut = "off";
defparam \rd_val_MEM_w[29]~40 .lut_mask = 64'hA0F080C0F5F0C4C0;
defparam \rd_val_MEM_w[29]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( regval1_ID[28] ) + ( immval_ID[15] ) + ( \Add3~78  ))
// \Add3~102  = CARRY(( regval1_ID[28] ) + ( immval_ID[15] ) + ( \Add3~78  ))

	.dataa(gnd),
	.datab(!immval_ID[15]),
	.datac(!regval1_ID[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( regval1_ID[29] ) + ( immval_ID[15] ) + ( \Add3~102  ))
// \Add3~98  = CARRY(( regval1_ID[29] ) + ( immval_ID[15] ) + ( \Add3~102  ))

	.dataa(!regval1_ID[29]),
	.datab(!immval_ID[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000CCCC00005555;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N27
cyclonev_lcell_comb \aluout_EX_r[29]~183 (
// Equation(s):
// \aluout_EX_r[29]~183_combout  = ( regval1_ID[29] & ( regval2_ID[29] & ( (\op2_ID[5]~DUPLICATE_q  & ((!\op2_ID[1]~DUPLICATE_q  & ((!op2_ID[3]))) # (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] & op2_ID[3])))) ) ) ) # ( !regval1_ID[29] & ( regval2_ID[29] & ( 
// (\op2_ID[5]~DUPLICATE_q  & ((!\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] $ (!op2_ID[3]))) # (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( regval1_ID[29] & ( !regval2_ID[29] & ( (\op2_ID[5]~DUPLICATE_q  & ((!\op2_ID[1]~DUPLICATE_q  & 
// (!op2_ID[0] $ (!op2_ID[3]))) # (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( !regval1_ID[29] & ( !regval2_ID[29] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!\op2_ID[1]~DUPLICATE_q ) # (!op2_ID[0])))) ) ) )

	.dataa(!\op2_ID[5]~DUPLICATE_q ),
	.datab(!\op2_ID[1]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(!regval1_ID[29]),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~183 .extended_lut = "off";
defparam \aluout_EX_r[29]~183 .lut_mask = 64'h0054144014404410;
defparam \aluout_EX_r[29]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( regval1_ID[1] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[0]))) ) ) # ( !regval1_ID[1] & ( (regval1_ID[0] & (\regval2_ID[0]~DUPLICATE_q  & !regval2_ID[1])) ) )

	.dataa(!regval1_ID[0]),
	.datab(gnd),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h05000500F500F500;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( \regval1_ID[13]~DUPLICATE_q  & ( regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[10]))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( 
// regval1_ID[11] & ( (!regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[12]~DUPLICATE_q )))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[10]))) ) ) ) # ( \regval1_ID[13]~DUPLICATE_q  & ( !regval1_ID[11] & ( (!regval2_ID[1] 
// & (((!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[12]~DUPLICATE_q )))) # (regval2_ID[1] & (regval1_ID[10] & (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( !regval1_ID[11] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & 
// ((\regval1_ID[12]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[10])))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[10]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!\regval1_ID[13]~DUPLICATE_q ),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N36
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( regval1_ID[6] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1]) # ((regval1_ID[7])))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[8])) # (regval2_ID[1]))) ) ) ) # ( !regval1_ID[6] & ( 
// \regval1_ID[9]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1]) # ((regval1_ID[7])))) # (\regval2_ID[0]~DUPLICATE_q  & (!regval2_ID[1] & (regval1_ID[8]))) ) ) ) # ( regval1_ID[6] & ( !\regval1_ID[9]~DUPLICATE_q  & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (regval2_ID[1] & ((regval1_ID[7])))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[8])) # (regval2_ID[1]))) ) ) ) # ( !regval1_ID[6] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval2_ID[1] & 
// ((regval1_ID[7])))) # (\regval2_ID[0]~DUPLICATE_q  & (!regval2_ID[1] & (regval1_ID[8]))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[8]),
	.datad(!regval1_ID[7]),
	.datae(!regval1_ID[6]),
	.dataf(!\regval1_ID[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h042615378CAE9DBF;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N50
dffeas \regval1_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[2] .is_wysiwyg = "true";
defparam \regval1_ID[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N54
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[2] & ( (regval1_ID[4]) # (regval2_ID[1]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[2] & ( (!regval2_ID[1] & (regval1_ID[5])) # (regval2_ID[1] & ((regval1_ID[3]))) ) ) ) # ( 
// \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[2] & ( (!regval2_ID[1] & regval1_ID[4]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[2] & ( (!regval2_ID[1] & (regval1_ID[5])) # (regval2_ID[1] & ((regval1_ID[3]))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[5]),
	.datac(!regval1_ID[4]),
	.datad(!regval1_ID[3]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h22770A0A22775F5F;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N12
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( \ShiftLeft0~12_combout  & ( \ShiftLeft0~0_combout  & ( (!regval2_ID[3] & (((\ShiftLeft0~25_combout )) # (regval2_ID[2]))) # (regval2_ID[3] & ((!regval2_ID[2]) # ((\ShiftLeft0~1_combout )))) ) ) ) # ( !\ShiftLeft0~12_combout  & 
// ( \ShiftLeft0~0_combout  & ( (!regval2_ID[3] & (!regval2_ID[2] & ((\ShiftLeft0~25_combout )))) # (regval2_ID[3] & ((!regval2_ID[2]) # ((\ShiftLeft0~1_combout )))) ) ) ) # ( \ShiftLeft0~12_combout  & ( !\ShiftLeft0~0_combout  & ( (!regval2_ID[3] & 
// (((\ShiftLeft0~25_combout )) # (regval2_ID[2]))) # (regval2_ID[3] & (regval2_ID[2] & (\ShiftLeft0~1_combout ))) ) ) ) # ( !\ShiftLeft0~12_combout  & ( !\ShiftLeft0~0_combout  & ( (!regval2_ID[3] & (!regval2_ID[2] & ((\ShiftLeft0~25_combout )))) # 
// (regval2_ID[3] & (regval2_ID[2] & (\ShiftLeft0~1_combout ))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~1_combout ),
	.datad(!\ShiftLeft0~25_combout ),
	.datae(!\ShiftLeft0~12_combout ),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h018923AB45CD67EF;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N27
cyclonev_lcell_comb \regs[8][23]~feeder (
// Equation(s):
// \regs[8][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][23]~feeder .extended_lut = "off";
defparam \regs[8][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N29
dffeas \regs[8][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N37
dffeas \regs[5][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N44
dffeas \regs[13][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \regval2_ID~25 (
// Equation(s):
// \regval2_ID~25_combout  = ( inst_FE[2] & ( \regs[0][23]~q  & ( (!inst_FE[3] & (\regs[5][23]~q )) # (inst_FE[3] & ((\regs[13][23]~q ))) ) ) ) # ( !inst_FE[2] & ( \regs[0][23]~q  & ( (!inst_FE[3]) # (\regs[8][23]~q ) ) ) ) # ( inst_FE[2] & ( !\regs[0][23]~q 
//  & ( (!inst_FE[3] & (\regs[5][23]~q )) # (inst_FE[3] & ((\regs[13][23]~q ))) ) ) ) # ( !inst_FE[2] & ( !\regs[0][23]~q  & ( (\regs[8][23]~q  & inst_FE[3]) ) ) )

	.dataa(!\regs[8][23]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[5][23]~q ),
	.datad(!\regs[13][23]~q ),
	.datae(!inst_FE[2]),
	.dataf(!\regs[0][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~25 .extended_lut = "off";
defparam \regval2_ID~25 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \regval2_ID~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N14
dffeas \regval2_ID[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \regval2_EX[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[23]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[23] .is_wysiwyg = "true";
defparam \regval2_EX[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N52
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[23]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F60000000000000006C";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[23]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N21
cyclonev_lcell_comb \rd_val_MEM_w[23]~51 (
// Equation(s):
// \rd_val_MEM_w[23]~51_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!\dmem~0_q  & (((\dmem~24_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!\dmem~0_q  & (((\dmem~24_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(!\dmem~24_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[23]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[23]~51 .extended_lut = "off";
defparam \rd_val_MEM_w[23]~51 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \rd_val_MEM_w[23]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N28
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N18
cyclonev_lcell_comb \rd_val_MEM_w[23]~52 (
// Equation(s):
// \rd_val_MEM_w[23]~52_combout  = ( \dmem~41_combout  & ( \Equal22~6_combout  & ( (!\Equal22~7_combout  & dmem_rtl_0_bypass[75]) ) ) ) # ( !\dmem~41_combout  & ( \Equal22~6_combout  & ( (!\Equal22~7_combout  & ((!dmem_rtl_0_bypass[76] & 
// (dmem_rtl_0_bypass[75])) # (dmem_rtl_0_bypass[76] & ((\rd_val_MEM_w[23]~51_combout ))))) ) ) ) # ( \dmem~41_combout  & ( !\Equal22~6_combout  & ( dmem_rtl_0_bypass[75] ) ) ) # ( !\dmem~41_combout  & ( !\Equal22~6_combout  & ( (!dmem_rtl_0_bypass[76] & 
// (dmem_rtl_0_bypass[75])) # (dmem_rtl_0_bypass[76] & ((\rd_val_MEM_w[23]~51_combout ))) ) ) )

	.dataa(!\Equal22~7_combout ),
	.datab(!dmem_rtl_0_bypass[75]),
	.datac(!\rd_val_MEM_w[23]~51_combout ),
	.datad(!dmem_rtl_0_bypass[76]),
	.datae(!\dmem~41_combout ),
	.dataf(!\Equal22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[23]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[23]~52 .extended_lut = "off";
defparam \rd_val_MEM_w[23]~52 .lut_mask = 64'h330F3333220A2222;
defparam \rd_val_MEM_w[23]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \aluout_EX_r[23]~94 (
// Equation(s):
// \aluout_EX_r[23]~94_combout  = ( regval1_ID[23] & ( (\aluout_EX[18]~2_combout  & (!\aluout_EX[18]~3_combout  $ (\regval2_ID[23]~DUPLICATE_q ))) ) ) # ( !regval1_ID[23] & ( (!\regval2_ID[23]~DUPLICATE_q  & (((\aluout_EX[18]~3_combout  & 
// \aluout_EX[18]~2_combout )) # (\aluout_EX_r[21]~61_combout ))) # (\regval2_ID[23]~DUPLICATE_q  & (((!\aluout_EX[18]~3_combout  & \aluout_EX[18]~2_combout )))) ) )

	.dataa(!\aluout_EX_r[21]~61_combout ),
	.datab(!\aluout_EX[18]~3_combout ),
	.datac(!\regval2_ID[23]~DUPLICATE_q ),
	.datad(!\aluout_EX[18]~2_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~94 .extended_lut = "off";
defparam \aluout_EX_r[23]~94 .lut_mask = 64'h507C507C00C300C3;
defparam \aluout_EX_r[23]~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( \ShiftRight0~14_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~15_combout )) # (regval2_ID[2]))) # (regval2_ID[3] & (((regval1_ID[31])))) ) ) # ( !\ShiftRight0~14_combout  & ( (!regval2_ID[3] & (!regval2_ID[2] & 
// ((\ShiftRight0~15_combout )))) # (regval2_ID[3] & (((regval1_ID[31])))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h058D058D27AF27AF;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N39
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( \ShiftLeft0~3_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # (\ShiftLeft0~4_combout ))) ) ) # ( !\ShiftLeft0~3_combout  & ( (regval2_ID[2] & (\ShiftLeft0~4_combout  & !regval2_ID[3])) ) )

	.dataa(!regval2_ID[2]),
	.datab(gnd),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h05000500AF00AF00;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N42
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( regval1_ID[21] & ( regval1_ID[20] & ( ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[22])))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[21] & ( regval1_ID[20] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23] & (!regval2_ID[1]))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[22]) # (regval2_ID[1])))) ) ) ) # ( regval1_ID[21] & ( !regval1_ID[20] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])) # 
// (regval1_ID[23]))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1] & regval1_ID[22])))) ) ) ) # ( !regval1_ID[21] & ( !regval1_ID[20] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23])) # (\regval2_ID[0]~DUPLICATE_q  & 
// ((regval1_ID[22]))))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[23]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[22]),
	.datae(!regval1_ID[21]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h20702A7A25752F7F;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N32
dffeas \regval2_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[0] .is_wysiwyg = "true";
defparam \regval2_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N54
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( regval1_ID[17] & ( regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[16]) ) ) ) # ( !regval1_ID[17] & ( regval2_ID[1] & ( (regval1_ID[16] & regval2_ID[0]) ) ) ) # ( regval1_ID[17] & ( !regval2_ID[1] & ( (!regval2_ID[0] & 
// (regval1_ID[19])) # (regval2_ID[0] & ((regval1_ID[18]))) ) ) ) # ( !regval1_ID[17] & ( !regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[19])) # (regval2_ID[0] & ((regval1_ID[18]))) ) ) )

	.dataa(!regval1_ID[16]),
	.datab(!regval1_ID[19]),
	.datac(!regval1_ID[18]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[17]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h330F330F0055FF55;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N18
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( \regval1_ID[15]~DUPLICATE_q  & ( regval2_ID[1] & ( (!regval2_ID[0] & (\regval1_ID[13]~DUPLICATE_q )) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[15]~DUPLICATE_q  & ( regval2_ID[1] & ( 
// (!regval2_ID[0] & (\regval1_ID[13]~DUPLICATE_q )) # (regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[15]~DUPLICATE_q  & ( !regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[14]) ) ) ) # ( !\regval1_ID[15]~DUPLICATE_q  & ( 
// !regval2_ID[1] & ( (regval1_ID[14] & regval2_ID[0]) ) ) )

	.dataa(!\regval1_ID[13]~DUPLICATE_q ),
	.datab(!\regval1_ID[12]~DUPLICATE_q ),
	.datac(!regval1_ID[14]),
	.datad(!regval2_ID[0]),
	.datae(!\regval1_ID[15]~DUPLICATE_q ),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h000FFF0F55335533;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[23]~92 (
// Equation(s):
// \aluout_EX_r[23]~92_combout  = ( regval2_ID[3] & ( \ShiftLeft0~36_combout  & ( (!regval2_ID[2]) # (\ShiftLeft0~6_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~36_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~35_combout )) # (regval2_ID[2] & 
// ((\ShiftLeft0~37_combout ))) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~36_combout  & ( (regval2_ID[2] & \ShiftLeft0~6_combout ) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~36_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~35_combout )) # (regval2_ID[2] & 
// ((\ShiftLeft0~37_combout ))) ) ) )

	.dataa(!\ShiftLeft0~35_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~37_combout ),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~92 .extended_lut = "off";
defparam \aluout_EX_r[23]~92 .lut_mask = 64'h474700334747CCFF;
defparam \aluout_EX_r[23]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \aluout_EX_r[23]~93 (
// Equation(s):
// \aluout_EX_r[23]~93_combout  = ( \aluout_EX_r[23]~92_combout  & ( op2_ID[0] & ( (!\aluout_EX[18]~4_combout ) # (\ShiftLeft0~5_combout ) ) ) ) # ( !\aluout_EX_r[23]~92_combout  & ( op2_ID[0] & ( (\aluout_EX[18]~4_combout  & \ShiftLeft0~5_combout ) ) ) ) # 
// ( \aluout_EX_r[23]~92_combout  & ( !op2_ID[0] & ( (!\aluout_EX[18]~4_combout  & (\ShiftRight0~16_combout )) # (\aluout_EX[18]~4_combout  & ((regval1_ID[31]))) ) ) ) # ( !\aluout_EX_r[23]~92_combout  & ( !op2_ID[0] & ( (!\aluout_EX[18]~4_combout  & 
// (\ShiftRight0~16_combout )) # (\aluout_EX[18]~4_combout  & ((regval1_ID[31]))) ) ) )

	.dataa(!\ShiftRight0~16_combout ),
	.datab(!regval1_ID[31]),
	.datac(!\aluout_EX[18]~4_combout ),
	.datad(!\ShiftLeft0~5_combout ),
	.datae(!\aluout_EX_r[23]~92_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~93 .extended_lut = "off";
defparam \aluout_EX_r[23]~93 .lut_mask = 64'h53535353000FF0FF;
defparam \aluout_EX_r[23]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N1
dffeas \regval2_ID[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[22] .is_wysiwyg = "true";
defparam \regval2_ID[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y7_N29
dffeas \regval2_EX[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[21] .is_wysiwyg = "true";
defparam \regval2_EX[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N41
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N26
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[21]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B60000000000000006C";
// synopsys translate_on

// Location: M10K_X3_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[21]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y7_N41
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N39
cyclonev_lcell_comb \rd_val_MEM_w[21]~53 (
// Equation(s):
// \rd_val_MEM_w[21]~53_combout  = ( \dmem~22_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )))) ) ) # ( !\dmem~22_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & ((\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datae(!\dmem~22_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[21]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[21]~53 .extended_lut = "off";
defparam \rd_val_MEM_w[21]~53 .lut_mask = 64'h1015BABF1015BABF;
defparam \rd_val_MEM_w[21]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N54
cyclonev_lcell_comb \rd_val_MEM_w[21]~54 (
// Equation(s):
// \rd_val_MEM_w[21]~54_combout  = ( \Equal22~7_combout  & ( \dmem~41_combout  & ( (dmem_rtl_0_bypass[71] & !\Equal22~6_combout ) ) ) ) # ( !\Equal22~7_combout  & ( \dmem~41_combout  & ( dmem_rtl_0_bypass[71] ) ) ) # ( \Equal22~7_combout  & ( 
// !\dmem~41_combout  & ( (!\Equal22~6_combout  & ((!dmem_rtl_0_bypass[72] & (dmem_rtl_0_bypass[71])) # (dmem_rtl_0_bypass[72] & ((\rd_val_MEM_w[21]~53_combout ))))) ) ) ) # ( !\Equal22~7_combout  & ( !\dmem~41_combout  & ( (!dmem_rtl_0_bypass[72] & 
// (dmem_rtl_0_bypass[71])) # (dmem_rtl_0_bypass[72] & ((\rd_val_MEM_w[21]~53_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[71]),
	.datab(!\Equal22~6_combout ),
	.datac(!dmem_rtl_0_bypass[72]),
	.datad(!\rd_val_MEM_w[21]~53_combout ),
	.datae(!\Equal22~7_combout ),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[21]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[21]~54 .extended_lut = "off";
defparam \rd_val_MEM_w[21]~54 .lut_mask = 64'h505F404C55554444;
defparam \rd_val_MEM_w[21]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N55
dffeas \regval_MEM[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[21]~54_combout ),
	.asdata(aluout_EX[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[21] .is_wysiwyg = "true";
defparam \regval_MEM[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N53
dffeas \regs[0][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N28
dffeas \regs[8][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N24
cyclonev_lcell_comb \regs[13][21]~feeder (
// Equation(s):
// \regs[13][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][21]~feeder .extended_lut = "off";
defparam \regs[13][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N26
dffeas \regs[13][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N18
cyclonev_lcell_comb \regs[5][21]~feeder (
// Equation(s):
// \regs[5][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][21]~feeder .extended_lut = "off";
defparam \regs[5][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N20
dffeas \regs[5][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N42
cyclonev_lcell_comb \regval2_ID~26 (
// Equation(s):
// \regval2_ID~26_combout  = ( inst_FE[3] & ( \regs[5][21]~q  & ( (!inst_FE[2] & (\regs[8][21]~q )) # (inst_FE[2] & ((\regs[13][21]~q ))) ) ) ) # ( !inst_FE[3] & ( \regs[5][21]~q  & ( (inst_FE[2]) # (\regs[0][21]~q ) ) ) ) # ( inst_FE[3] & ( !\regs[5][21]~q  
// & ( (!inst_FE[2] & (\regs[8][21]~q )) # (inst_FE[2] & ((\regs[13][21]~q ))) ) ) ) # ( !inst_FE[3] & ( !\regs[5][21]~q  & ( (\regs[0][21]~q  & !inst_FE[2]) ) ) )

	.dataa(!\regs[0][21]~q ),
	.datab(!\regs[8][21]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[13][21]~q ),
	.datae(!inst_FE[3]),
	.dataf(!\regs[5][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~26 .extended_lut = "off";
defparam \regval2_ID~26 .lut_mask = 64'h5050303F5F5F303F;
defparam \regval2_ID~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N44
dffeas \regval2_ID[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[21] .is_wysiwyg = "true";
defparam \regval2_ID[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N21
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \regval2_ID[17]~DUPLICATE_q  ) + ( regval1_ID[17] ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \regval2_ID[17]~DUPLICATE_q  ) + ( regval1_ID[17] ) + ( \Add1~10  ))

	.dataa(!\regval2_ID[17]~DUPLICATE_q ),
	.datab(!regval1_ID[17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000CCCC00005555;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N24
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( regval2_ID[18] ) + ( regval1_ID[18] ) + ( \Add1~14  ))
// \Add1~42  = CARRY(( regval2_ID[18] ) + ( regval1_ID[18] ) + ( \Add1~14  ))

	.dataa(!regval1_ID[18]),
	.datab(gnd),
	.datac(!regval2_ID[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N27
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( regval2_ID[19] ) + ( regval1_ID[19] ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( regval2_ID[19] ) + ( regval1_ID[19] ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(!regval1_ID[19]),
	.datac(!regval2_ID[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N30
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( regval2_ID[20] ) + ( regval1_ID[20] ) + ( \Add1~46  ))
// \Add1~18  = CARRY(( regval2_ID[20] ) + ( regval1_ID[20] ) + ( \Add1~46  ))

	.dataa(!regval2_ID[20]),
	.datab(gnd),
	.datac(!regval1_ID[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N33
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( regval2_ID[21] ) + ( regval1_ID[21] ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( regval2_ID[21] ) + ( regval1_ID[21] ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!regval2_ID[21]),
	.datac(!regval1_ID[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N36
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( regval2_ID[22] ) + ( regval1_ID[22] ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( regval2_ID[22] ) + ( regval1_ID[22] ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!regval1_ID[22]),
	.datac(!regval2_ID[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N39
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \regval2_ID[23]~DUPLICATE_q  ) + ( regval1_ID[23] ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \regval2_ID[23]~DUPLICATE_q  ) + ( regval1_ID[23] ) + ( \Add1~26  ))

	.dataa(!\regval2_ID[23]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[23]),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N9
cyclonev_lcell_comb \aluout_EX_r[21]~57 (
// Equation(s):
// \aluout_EX_r[21]~57_combout  = ( !op2_ID[3] & ( \aluout_EX_r[16]~56_combout  ) )

	.dataa(!\aluout_EX_r[16]~56_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~57 .extended_lut = "off";
defparam \aluout_EX_r[21]~57 .lut_mask = 64'h5555555500000000;
defparam \aluout_EX_r[21]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \aluout_EX_r[23]~167 (
// Equation(s):
// \aluout_EX_r[23]~167_combout  = ( \op2_ID[5]~DUPLICATE_q  & ( \regval2_ID[23]~DUPLICATE_q  & ( (\aluout_EX_r[21]~57_combout  & ((op2_ID[0]) # (regval1_ID[23]))) ) ) ) # ( !\op2_ID[5]~DUPLICATE_q  & ( \regval2_ID[23]~DUPLICATE_q  & ( 
// (\aluout_EX_r[21]~57_combout  & ((op2_ID[0]) # (\Add1~29_sumout ))) ) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( !\regval2_ID[23]~DUPLICATE_q  & ( (\aluout_EX_r[21]~57_combout  & (regval1_ID[23] & op2_ID[0])) ) ) ) # ( !\op2_ID[5]~DUPLICATE_q  & ( 
// !\regval2_ID[23]~DUPLICATE_q  & ( (\aluout_EX_r[21]~57_combout  & ((!op2_ID[0] & (\Add1~29_sumout )) # (op2_ID[0] & ((regval1_ID[23]))))) ) ) )

	.dataa(!\Add1~29_sumout ),
	.datab(!\aluout_EX_r[21]~57_combout ),
	.datac(!regval1_ID[23]),
	.datad(!op2_ID[0]),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!\regval2_ID[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~167 .extended_lut = "off";
defparam \aluout_EX_r[23]~167 .lut_mask = 64'h1103000311330333;
defparam \aluout_EX_r[23]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \aluout_EX_r[23]~168 (
// Equation(s):
// \aluout_EX_r[23]~168_combout  = ( \aluout_EX_r[23]~167_combout  ) # ( !\aluout_EX_r[23]~167_combout  & ( ((op2_ID[4] & \aluout_EX_r[23]~93_combout )) # (\aluout_EX_r[23]~94_combout ) ) )

	.dataa(!op2_ID[4]),
	.datab(gnd),
	.datac(!\aluout_EX_r[23]~94_combout ),
	.datad(!\aluout_EX_r[23]~93_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[23]~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~168 .extended_lut = "off";
defparam \aluout_EX_r[23]~168 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \aluout_EX_r[23]~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N8
dffeas \regval2_ID[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[17] .is_wysiwyg = "true";
defparam \regval2_ID[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N21
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !regval2_ID[17] $ (regval1_ID[17]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( !regval2_ID[17] $ (regval1_ID[17]) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~15  = SHARE((!regval2_ID[17] & regval1_ID[17]))

	.dataa(!regval2_ID[17]),
	.datab(gnd),
	.datac(!regval1_ID[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(\Add2~11 ),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N24
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( !regval2_ID[18] $ (regval1_ID[18]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~42  = CARRY(( !regval2_ID[18] $ (regval1_ID[18]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~43  = SHARE((!regval2_ID[18] & regval1_ID[18]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[18]),
	.datad(!regval1_ID[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(\Add2~15 ),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N27
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( !regval1_ID[19] $ (regval2_ID[19]) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( !regval1_ID[19] $ (regval2_ID[19]) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~47  = SHARE((regval1_ID[19] & !regval2_ID[19]))

	.dataa(!regval1_ID[19]),
	.datab(!regval2_ID[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(\Add2~43 ),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000444400009999;
defparam \Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N30
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !regval2_ID[20] $ (regval1_ID[20]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~18  = CARRY(( !regval2_ID[20] $ (regval1_ID[20]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~19  = SHARE((!regval2_ID[20] & regval1_ID[20]))

	.dataa(!regval2_ID[20]),
	.datab(!regval1_ID[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(\Add2~47 ),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000222200009999;
defparam \Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N33
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !regval1_ID[21] $ (regval2_ID[21]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( !regval1_ID[21] $ (regval2_ID[21]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~23  = SHARE((regval1_ID[21] & !regval2_ID[21]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[21]),
	.datad(!regval2_ID[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(\Add2~19 ),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N36
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !regval2_ID[22] $ (regval1_ID[22]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( !regval2_ID[22] $ (regval1_ID[22]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~27  = SHARE((!regval2_ID[22] & regval1_ID[22]))

	.dataa(gnd),
	.datab(!regval2_ID[22]),
	.datac(!regval1_ID[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(\Add2~23 ),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N39
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !regval1_ID[23] $ (\regval2_ID[23]~DUPLICATE_q ) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( !regval1_ID[23] $ (\regval2_ID[23]~DUPLICATE_q ) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~31  = SHARE((regval1_ID[23] & !\regval2_ID[23]~DUPLICATE_q ))

	.dataa(!regval1_ID[23]),
	.datab(gnd),
	.datac(!\regval2_ID[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(\Add2~27 ),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \aluout_EX_r[23]~193 (
// Equation(s):
// \aluout_EX_r[23]~193_combout  = ( !\op2_ID[5]~DUPLICATE_q  & ( (((\aluout_EX_r[21]~60_combout  & (!op2_ID[0] & \Add2~29_sumout ))) # (\aluout_EX_r[23]~168_combout )) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( ((\aluout_EX_r[21]~60_combout  & (!op2_ID[0] & 
// ((!regval1_ID[23]) # (!\regval2_ID[23]~DUPLICATE_q ))))) # (\aluout_EX_r[23]~168_combout ) ) )

	.dataa(!\aluout_EX_r[21]~60_combout ),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[23]),
	.datad(!\regval2_ID[23]~DUPLICATE_q ),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[23]~168_combout ),
	.datag(!\Add2~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~193 .extended_lut = "on";
defparam \aluout_EX_r[23]~193 .lut_mask = 64'h04044440FFFFFFFF;
defparam \aluout_EX_r[23]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( regval1_ID[22] ) + ( immval_ID[15] ) + ( \Add3~62  ))
// \Add3~66  = CARRY(( regval1_ID[22] ) + ( immval_ID[15] ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(!immval_ID[15]),
	.datac(!regval1_ID[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( regval1_ID[23] ) + ( immval_ID[15] ) + ( \Add3~66  ))
// \Add3~70  = CARRY(( regval1_ID[23] ) + ( immval_ID[15] ) + ( \Add3~66  ))

	.dataa(!regval1_ID[23]),
	.datab(!immval_ID[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000CCCC00005555;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \aluout_EX_r[23]~95 (
// Equation(s):
// \aluout_EX_r[23]~95_combout  = ( \aluout_EX_r[23]~193_combout  & ( \Add3~69_sumout  & ( (!\aluout_EX[18]~1_combout ) # ((!\aluout_EX_r[2]~1_combout  & (!regval1_ID[23] $ (!immval_ID[15]))) # (\aluout_EX_r[2]~1_combout  & (regval1_ID[23] & immval_ID[15]))) 
// ) ) ) # ( !\aluout_EX_r[23]~193_combout  & ( \Add3~69_sumout  & ( (!\aluout_EX_r[2]~1_combout  & (\aluout_EX[18]~1_combout  & (!regval1_ID[23] $ (!immval_ID[15])))) # (\aluout_EX_r[2]~1_combout  & ((!\aluout_EX[18]~1_combout ) # ((regval1_ID[23] & 
// immval_ID[15])))) ) ) ) # ( \aluout_EX_r[23]~193_combout  & ( !\Add3~69_sumout  & ( (!\aluout_EX_r[2]~1_combout  & ((!\aluout_EX[18]~1_combout ) # (!regval1_ID[23] $ (!immval_ID[15])))) # (\aluout_EX_r[2]~1_combout  & (regval1_ID[23] & (immval_ID[15] & 
// \aluout_EX[18]~1_combout ))) ) ) ) # ( !\aluout_EX_r[23]~193_combout  & ( !\Add3~69_sumout  & ( (\aluout_EX[18]~1_combout  & ((!\aluout_EX_r[2]~1_combout  & (!regval1_ID[23] $ (!immval_ID[15]))) # (\aluout_EX_r[2]~1_combout  & (regval1_ID[23] & 
// immval_ID[15])))) ) ) )

	.dataa(!\aluout_EX_r[2]~1_combout ),
	.datab(!regval1_ID[23]),
	.datac(!immval_ID[15]),
	.datad(!\aluout_EX[18]~1_combout ),
	.datae(!\aluout_EX_r[23]~193_combout ),
	.dataf(!\Add3~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~95 .extended_lut = "off";
defparam \aluout_EX_r[23]~95 .lut_mask = 64'h0029AA295529FF29;
defparam \aluout_EX_r[23]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N14
dffeas \op2_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\op2_ID~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[5] .is_wysiwyg = "true";
defparam \op2_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N18
cyclonev_lcell_comb \aluout_EX[18]~5 (
// Equation(s):
// \aluout_EX[18]~5_combout  = ( op2_ID[0] & ( (op2_ID[5] & (!op2_ID[4] & !\op2_ID[1]~DUPLICATE_q )) ) ) # ( !op2_ID[0] & ( (op2_ID[5] & !op2_ID[4]) ) )

	.dataa(gnd),
	.datab(!op2_ID[5]),
	.datac(!op2_ID[4]),
	.datad(!\op2_ID[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[18]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[18]~5 .extended_lut = "off";
defparam \aluout_EX[18]~5 .lut_mask = 64'h3030303030003000;
defparam \aluout_EX[18]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N51
cyclonev_lcell_comb \aluout_EX[18]~6 (
// Equation(s):
// \aluout_EX[18]~6_combout  = ( \aluout_EX[18]~5_combout  & ( (!\op1_ID[4]~DUPLICATE_q  & (((op1_ID[2] & !op1_ID[5])) # (op1_ID[3]))) # (\op1_ID[4]~DUPLICATE_q  & (((op1_ID[5])) # (op1_ID[2]))) ) ) # ( !\aluout_EX[18]~5_combout  & ( (!\op1_ID[4]~DUPLICATE_q 
//  & (((!op1_ID[5]) # (op1_ID[3])))) # (\op1_ID[4]~DUPLICATE_q  & (((op1_ID[5])) # (op1_ID[2]))) ) )

	.dataa(!\op1_ID[4]~DUPLICATE_q ),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[5]),
	.datad(!op1_ID[3]),
	.datae(gnd),
	.dataf(!\aluout_EX[18]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[18]~6 .extended_lut = "off";
defparam \aluout_EX[18]~6 .lut_mask = 64'hB5BFB5BF35BF35BF;
defparam \aluout_EX[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N19
dffeas \aluout_EX[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[23]~95_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[23] .is_wysiwyg = "true";
defparam \aluout_EX[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N19
dffeas \regval_MEM[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[23]~52_combout ),
	.asdata(aluout_EX[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[23] .is_wysiwyg = "true";
defparam \regval_MEM[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N39
cyclonev_lcell_comb \regs[0][23]~feeder (
// Equation(s):
// \regs[0][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][23]~feeder .extended_lut = "off";
defparam \regs[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N41
dffeas \regs[0][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N34
dffeas \regs[14][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N10
dffeas \regs[6][23] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N54
cyclonev_lcell_comb \regval1_ID~8 (
// Equation(s):
// \regval1_ID~8_combout  = ( \regs[8][23]~q  & ( \regs[6][23]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[0][23]~q ))) # (inst_FE[6] & (((!inst_FE[7]) # (\regs[14][23]~q )))) ) ) ) # ( !\regs[8][23]~q  & ( \regs[6][23]~q  & ( (!inst_FE[6] & 
// (\regs[0][23]~q  & (!inst_FE[7]))) # (inst_FE[6] & (((!inst_FE[7]) # (\regs[14][23]~q )))) ) ) ) # ( \regs[8][23]~q  & ( !\regs[6][23]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[0][23]~q ))) # (inst_FE[6] & (((inst_FE[7] & \regs[14][23]~q )))) ) ) ) # 
// ( !\regs[8][23]~q  & ( !\regs[6][23]~q  & ( (!inst_FE[6] & (\regs[0][23]~q  & (!inst_FE[7]))) # (inst_FE[6] & (((inst_FE[7] & \regs[14][23]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[0][23]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[14][23]~q ),
	.datae(!\regs[8][23]~q ),
	.dataf(!\regs[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~8 .extended_lut = "off";
defparam \regval1_ID~8 .lut_mask = 64'h20252A2F70757A7F;
defparam \regval1_ID~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N56
dffeas \regval1_ID[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[23] .is_wysiwyg = "true";
defparam \regval1_ID[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N33
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( regval2_ID[1] & ( regval1_ID[25] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[22]))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[25] & ( (!\regval2_ID[0]~DUPLICATE_q ) # 
// (regval1_ID[24]) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[25] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[22]))) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[25] & ( (regval1_ID[24] & 
// \regval2_ID[0]~DUPLICATE_q ) ) ) )

	.dataa(!regval1_ID[23]),
	.datab(!regval1_ID[24]),
	.datac(!regval1_ID[22]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h0033550FFF33550F;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[29]~127 (
// Equation(s):
// \aluout_EX_r[29]~127_combout  = ( regval1_ID[28] & ( regval1_ID[29] & ( (!regval2_ID[1]) # ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[27]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[26]))) ) ) ) # ( !regval1_ID[28] & ( regval1_ID[29] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (regval1_ID[27])))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[26] & (regval2_ID[1]))) ) ) ) # ( regval1_ID[28] & ( !regval1_ID[29] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1] & 
// regval1_ID[27])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])) # (regval1_ID[26]))) ) ) ) # ( !regval1_ID[28] & ( !regval1_ID[29] & ( (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[27]))) # (\regval2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[26])))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[26]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[27]),
	.datae(!regval1_ID[28]),
	.dataf(!regval1_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~127 .extended_lut = "off";
defparam \aluout_EX_r[29]~127 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \aluout_EX_r[29]~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N24
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( \regval1_ID[15]~DUPLICATE_q  & ( regval1_ID[14] & ( ((!regval2_ID[0] & (regval1_ID[17])) # (regval2_ID[0] & ((regval1_ID[16])))) # (regval2_ID[1]) ) ) ) # ( !\regval1_ID[15]~DUPLICATE_q  & ( regval1_ID[14] & ( (!regval2_ID[1] & 
// ((!regval2_ID[0] & (regval1_ID[17])) # (regval2_ID[0] & ((regval1_ID[16]))))) # (regval2_ID[1] & (((regval2_ID[0])))) ) ) ) # ( \regval1_ID[15]~DUPLICATE_q  & ( !regval1_ID[14] & ( (!regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[17])) # (regval2_ID[0] & 
// ((regval1_ID[16]))))) # (regval2_ID[1] & (((!regval2_ID[0])))) ) ) ) # ( !\regval1_ID[15]~DUPLICATE_q  & ( !regval1_ID[14] & ( (!regval2_ID[1] & ((!regval2_ID[0] & (regval1_ID[17])) # (regval2_ID[0] & ((regval1_ID[16]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[17]),
	.datac(!regval1_ID[16]),
	.datad(!regval2_ID[0]),
	.datae(!\regval1_ID[15]~DUPLICATE_q ),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h220A770A225F775F;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N54
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( regval1_ID[21] & ( regval1_ID[20] & ( (!regval2_ID[1]) # ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[19]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[18]))) ) ) ) # ( !regval1_ID[21] & ( regval1_ID[20] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1] & regval1_ID[19])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])) # (regval1_ID[18]))) ) ) ) # ( regval1_ID[21] & ( !regval1_ID[20] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # 
// (regval1_ID[19])))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[18] & (regval2_ID[1]))) ) ) ) # ( !regval1_ID[21] & ( !regval1_ID[20] & ( (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[19]))) # (\regval2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[18])))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[18]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[19]),
	.datae(!regval1_ID[21]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[29]~128 (
// Equation(s):
// \aluout_EX_r[29]~128_combout  = ( \ShiftLeft0~23_combout  & ( \ShiftLeft0~24_combout  & ( ((!regval2_ID[2] & ((\aluout_EX_r[29]~127_combout ))) # (regval2_ID[2] & (\ShiftLeft0~22_combout ))) # (regval2_ID[3]) ) ) ) # ( !\ShiftLeft0~23_combout  & ( 
// \ShiftLeft0~24_combout  & ( (!regval2_ID[2] & (((\aluout_EX_r[29]~127_combout ) # (regval2_ID[3])))) # (regval2_ID[2] & (\ShiftLeft0~22_combout  & (!regval2_ID[3]))) ) ) ) # ( \ShiftLeft0~23_combout  & ( !\ShiftLeft0~24_combout  & ( (!regval2_ID[2] & 
// (((!regval2_ID[3] & \aluout_EX_r[29]~127_combout )))) # (regval2_ID[2] & (((regval2_ID[3])) # (\ShiftLeft0~22_combout ))) ) ) ) # ( !\ShiftLeft0~23_combout  & ( !\ShiftLeft0~24_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & 
// ((\aluout_EX_r[29]~127_combout ))) # (regval2_ID[2] & (\ShiftLeft0~22_combout )))) ) ) )

	.dataa(!\ShiftLeft0~22_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\aluout_EX_r[29]~127_combout ),
	.datae(!\ShiftLeft0~23_combout ),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~128 .extended_lut = "off";
defparam \aluout_EX_r[29]~128 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \aluout_EX_r[29]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N9
cyclonev_lcell_comb \aluout_EX_r[29]~129 (
// Equation(s):
// \aluout_EX_r[29]~129_combout  = ( \ShiftLeft0~41_combout  & ( \aluout_EX_r[29]~128_combout  & ( (!op2_ID[0] & ((regval1_ID[31]))) # (op2_ID[0] & (\ShiftRight0~5_combout )) ) ) ) # ( !\ShiftLeft0~41_combout  & ( \aluout_EX_r[29]~128_combout  & ( 
// (!op2_ID[0] & (((regval1_ID[31])))) # (op2_ID[0] & (\ShiftRight0~5_combout  & (!regval2_ID[4]))) ) ) ) # ( \ShiftLeft0~41_combout  & ( !\aluout_EX_r[29]~128_combout  & ( (!op2_ID[0] & (((regval1_ID[31])))) # (op2_ID[0] & (\ShiftRight0~5_combout  & 
// (regval2_ID[4]))) ) ) ) # ( !\ShiftLeft0~41_combout  & ( !\aluout_EX_r[29]~128_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!op2_ID[0]),
	.datac(!regval2_ID[4]),
	.datad(!regval1_ID[31]),
	.datae(!\ShiftLeft0~41_combout ),
	.dataf(!\aluout_EX_r[29]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~129 .extended_lut = "off";
defparam \aluout_EX_r[29]~129 .lut_mask = 64'h00CC01CD10DC11DD;
defparam \aluout_EX_r[29]~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( regval1_ID[29] & ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[30])))) # (regval2_ID[1] & (regval1_ID[31])) ) ) # ( !regval1_ID[29] & ( (!regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q  & regval1_ID[30])))) 
// # (regval2_ID[1] & (regval1_ID[31])) ) )

	.dataa(!regval1_ID[31]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[30]),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(!regval1_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h03550355CF55CF55;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \ShiftRight0~7_combout  & ( ((!regval2_ID[3] & !regval2_ID[2])) # (regval1_ID[31]) ) ) # ( !\ShiftRight0~7_combout  & ( (regval1_ID[31] & ((regval2_ID[2]) # (regval2_ID[3]))) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[3]),
	.datac(!regval2_ID[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h15151515D5D5D5D5;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !regval2_ID[29] & ( !regval2_ID[27] & ( (!regval2_ID[26] & (!regval2_ID[28] & (!regval2_ID[31] & !regval2_ID[30]))) ) ) )

	.dataa(!regval2_ID[26]),
	.datab(!regval2_ID[28]),
	.datac(!regval2_ID[31]),
	.datad(!regval2_ID[30]),
	.datae(!regval2_ID[29]),
	.dataf(!regval2_ID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N54
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( !\regval2_ID[23]~DUPLICATE_q  & ( !regval2_ID[21] & ( (!regval2_ID[25] & (!regval2_ID[19] & (!regval2_ID[20] & !regval2_ID[24]))) ) ) )

	.dataa(!regval2_ID[25]),
	.datab(!regval2_ID[19]),
	.datac(!regval2_ID[20]),
	.datad(!regval2_ID[24]),
	.datae(!\regval2_ID[23]~DUPLICATE_q ),
	.dataf(!regval2_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !regval2_ID[18] & ( !regval2_ID[14] & ( (!regval2_ID[16] & (!regval2_ID[13] & (!regval2_ID[15] & !\regval2_ID[17]~DUPLICATE_q ))) ) ) )

	.dataa(!regval2_ID[16]),
	.datab(!regval2_ID[13]),
	.datac(!regval2_ID[15]),
	.datad(!\regval2_ID[17]~DUPLICATE_q ),
	.datae(!regval2_ID[18]),
	.dataf(!regval2_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \aluout_EX[30]~0 (
// Equation(s):
// \aluout_EX[30]~0_combout  = ( \ShiftRight0~4_combout  & ( \ShiftRight0~2_combout  & ( (\ShiftRight0~3_combout  & (\ShiftRight0~0_combout  & (!regval2_ID[4] & \ShiftRight0~1_combout ))) ) ) )

	.dataa(!\ShiftRight0~3_combout ),
	.datab(!\ShiftRight0~0_combout ),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~1_combout ),
	.datae(!\ShiftRight0~4_combout ),
	.dataf(!\ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[30]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[30]~0 .extended_lut = "off";
defparam \aluout_EX[30]~0 .lut_mask = 64'h0000000000000010;
defparam \aluout_EX[30]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \aluout_EX[30]~7 (
// Equation(s):
// \aluout_EX[30]~7_combout  = ( !op2_ID[0] & ( \aluout_EX[30]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!op2_ID[0]),
	.dataf(!\aluout_EX[30]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[30]~7 .extended_lut = "off";
defparam \aluout_EX[30]~7 .lut_mask = 64'h00000000FFFF0000;
defparam \aluout_EX[30]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \aluout_EX_r[29]~130 (
// Equation(s):
// \aluout_EX_r[29]~130_combout  = ( \ShiftRight0~46_combout  & ( \aluout_EX[30]~7_combout  & ( (\aluout_EX_r[2]~2_combout  & ((op2_ID[4]) # (\aluout_EX_r[29]~183_combout ))) ) ) ) # ( !\ShiftRight0~46_combout  & ( \aluout_EX[30]~7_combout  & ( 
// (\aluout_EX_r[29]~183_combout  & (!op2_ID[4] & \aluout_EX_r[2]~2_combout )) ) ) ) # ( \ShiftRight0~46_combout  & ( !\aluout_EX[30]~7_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & (\aluout_EX_r[29]~183_combout )) # (op2_ID[4] & 
// ((\aluout_EX_r[29]~129_combout ))))) ) ) ) # ( !\ShiftRight0~46_combout  & ( !\aluout_EX[30]~7_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & (\aluout_EX_r[29]~183_combout )) # (op2_ID[4] & ((\aluout_EX_r[29]~129_combout ))))) ) ) )

	.dataa(!\aluout_EX_r[29]~183_combout ),
	.datab(!op2_ID[4]),
	.datac(!\aluout_EX_r[2]~2_combout ),
	.datad(!\aluout_EX_r[29]~129_combout ),
	.datae(!\ShiftRight0~46_combout ),
	.dataf(!\aluout_EX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~130 .extended_lut = "off";
defparam \aluout_EX_r[29]~130 .lut_mask = 64'h0407040704040707;
defparam \aluout_EX_r[29]~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \aluout_EX_r[29]~131 (
// Equation(s):
// \aluout_EX_r[29]~131_combout  = ( immval_ID[15] & ( \aluout_EX_r[2]~0_combout  & ( !regval1_ID[29] $ (\aluout_EX_r[2]~1_combout ) ) ) ) # ( !immval_ID[15] & ( \aluout_EX_r[2]~0_combout  & ( (regval1_ID[29] & !\aluout_EX_r[2]~1_combout ) ) ) ) # ( 
// immval_ID[15] & ( !\aluout_EX_r[2]~0_combout  & ( (!\aluout_EX_r[2]~1_combout  & ((\aluout_EX_r[29]~130_combout ))) # (\aluout_EX_r[2]~1_combout  & (\Add3~97_sumout )) ) ) ) # ( !immval_ID[15] & ( !\aluout_EX_r[2]~0_combout  & ( 
// (!\aluout_EX_r[2]~1_combout  & ((\aluout_EX_r[29]~130_combout ))) # (\aluout_EX_r[2]~1_combout  & (\Add3~97_sumout )) ) ) )

	.dataa(!\Add3~97_sumout ),
	.datab(!\aluout_EX_r[29]~130_combout ),
	.datac(!regval1_ID[29]),
	.datad(!\aluout_EX_r[2]~1_combout ),
	.datae(!immval_ID[15]),
	.dataf(!\aluout_EX_r[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~131 .extended_lut = "off";
defparam \aluout_EX_r[29]~131 .lut_mask = 64'h335533550F00F00F;
defparam \aluout_EX_r[29]~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N43
dffeas \aluout_EX[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[29]~131_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[29] .is_wysiwyg = "true";
defparam \aluout_EX[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N37
dffeas \regval_MEM[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[29]~40_combout ),
	.asdata(aluout_EX[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[29] .is_wysiwyg = "true";
defparam \regval_MEM[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N12
cyclonev_lcell_comb \regs[14][29]~feeder (
// Equation(s):
// \regs[14][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][29]~feeder .extended_lut = "off";
defparam \regs[14][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N13
dffeas \regs[14][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N10
dffeas \regs[6][29] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \regval1_ID~12 (
// Equation(s):
// \regval1_ID~12_combout  = ( inst_FE[6] & ( \regs[8][29]~q  & ( (!inst_FE[7] & ((\regs[6][29]~q ))) # (inst_FE[7] & (\regs[14][29]~q )) ) ) ) # ( !inst_FE[6] & ( \regs[8][29]~q  & ( (\regs[0][29]~q ) # (inst_FE[7]) ) ) ) # ( inst_FE[6] & ( !\regs[8][29]~q  
// & ( (!inst_FE[7] & ((\regs[6][29]~q ))) # (inst_FE[7] & (\regs[14][29]~q )) ) ) ) # ( !inst_FE[6] & ( !\regs[8][29]~q  & ( (!inst_FE[7] & \regs[0][29]~q ) ) ) )

	.dataa(!\regs[14][29]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[6][29]~q ),
	.datad(!\regs[0][29]~q ),
	.datae(!inst_FE[6]),
	.dataf(!\regs[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~12 .extended_lut = "off";
defparam \regval1_ID~12 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \regval1_ID~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N7
dffeas \regval1_ID[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[29] .is_wysiwyg = "true";
defparam \regval1_ID[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( regval1_ID[30] & ( regval1_ID[29] & ( ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[27]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[28]))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[30] & ( regval1_ID[29] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[27]) # (regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[28] & (!regval2_ID[1]))) ) ) ) # ( regval1_ID[30] & ( !regval1_ID[29] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1] & 
// regval1_ID[27])))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])) # (regval1_ID[28]))) ) ) ) # ( !regval1_ID[30] & ( !regval1_ID[29] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[27]))) # (\regval2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[28])))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[28]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[27]),
	.datae(!regval1_ID[30]),
	.dataf(!regval1_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N45
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( \ShiftRight0~14_combout  & ( ((!regval2_ID[3] & !regval2_ID[2])) # (regval1_ID[31]) ) ) # ( !\ShiftRight0~14_combout  & ( (regval1_ID[31] & ((regval2_ID[2]) # (regval2_ID[3]))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval1_ID[31]),
	.datac(gnd),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h11331133BB33BB33;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N39
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( regval1_ID[27] & ( regval1_ID[24] & ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[26])))) # (regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[25]))) ) ) ) # ( !regval1_ID[27] & ( 
// regval1_ID[24] & ( (!regval2_ID[1] & (((regval1_ID[26] & \regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[25]))) ) ) ) # ( regval1_ID[27] & ( !regval1_ID[24] & ( (!regval2_ID[1] & 
// (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[26])))) # (regval2_ID[1] & (regval1_ID[25] & ((!\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[27] & ( !regval1_ID[24] & ( (!regval2_ID[1] & (((regval1_ID[26] & \regval2_ID[0]~DUPLICATE_q )))) # 
// (regval2_ID[1] & (regval1_ID[25] & ((!\regval2_ID[0]~DUPLICATE_q )))) ) ) )

	.dataa(!regval1_ID[25]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[26]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[27]),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[27]~100 (
// Equation(s):
// \aluout_EX_r[27]~100_combout  = ( regval2_ID[3] & ( \ShiftLeft0~36_combout  & ( (\ShiftLeft0~37_combout ) # (regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~36_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~39_combout ))) # (regval2_ID[2] & 
// (\ShiftLeft0~35_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~36_combout  & ( (!regval2_ID[2] & \ShiftLeft0~37_combout ) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~36_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~39_combout ))) # (regval2_ID[2] & 
// (\ShiftLeft0~35_combout )) ) ) )

	.dataa(!\ShiftLeft0~35_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~39_combout ),
	.datad(!\ShiftLeft0~37_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~100 .extended_lut = "off";
defparam \aluout_EX_r[27]~100 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \aluout_EX_r[27]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \aluout_EX_r[27]~101 (
// Equation(s):
// \aluout_EX_r[27]~101_combout  = ( \ShiftRight0~21_combout  & ( \aluout_EX_r[27]~100_combout  & ( (!\aluout_EX[18]~4_combout ) # ((!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & ((\ShiftLeft0~7_combout )))) ) ) ) # ( !\ShiftRight0~21_combout  & ( 
// \aluout_EX_r[27]~100_combout  & ( (!\aluout_EX[18]~4_combout  & (((op2_ID[0])))) # (\aluout_EX[18]~4_combout  & ((!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & ((\ShiftLeft0~7_combout ))))) ) ) ) # ( \ShiftRight0~21_combout  & ( 
// !\aluout_EX_r[27]~100_combout  & ( (!\aluout_EX[18]~4_combout  & (((!op2_ID[0])))) # (\aluout_EX[18]~4_combout  & ((!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & ((\ShiftLeft0~7_combout ))))) ) ) ) # ( !\ShiftRight0~21_combout  & ( 
// !\aluout_EX_r[27]~100_combout  & ( (\aluout_EX[18]~4_combout  & ((!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & ((\ShiftLeft0~7_combout ))))) ) ) )

	.dataa(!\aluout_EX[18]~4_combout ),
	.datab(!regval1_ID[31]),
	.datac(!\ShiftLeft0~7_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\aluout_EX_r[27]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~101 .extended_lut = "off";
defparam \aluout_EX_r[27]~101 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \aluout_EX_r[27]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N42
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( regval1_ID[24] ) + ( regval2_ID[24] ) + ( \Add1~30  ))
// \Add1~6  = CARRY(( regval1_ID[24] ) + ( regval2_ID[24] ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!regval2_ID[24]),
	.datac(gnd),
	.datad(!regval1_ID[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N45
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( regval2_ID[25] ) + ( regval1_ID[25] ) + ( \Add1~6  ))
// \Add1~2  = CARRY(( regval2_ID[25] ) + ( regval1_ID[25] ) + ( \Add1~6  ))

	.dataa(!regval2_ID[25]),
	.datab(gnd),
	.datac(!regval1_ID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N48
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( regval2_ID[26] ) + ( regval1_ID[26] ) + ( \Add1~2  ))
// \Add1~34  = CARRY(( regval2_ID[26] ) + ( regval1_ID[26] ) + ( \Add1~2  ))

	.dataa(!regval2_ID[26]),
	.datab(gnd),
	.datac(!regval1_ID[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N51
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( regval1_ID[27] ) + ( regval2_ID[27] ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[27]),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \aluout_EX_r[27]~171 (
// Equation(s):
// \aluout_EX_r[27]~171_combout  = ( \op2_ID[5]~DUPLICATE_q  & ( \Add1~37_sumout  & ( (\aluout_EX_r[21]~57_combout  & ((!regval2_ID[27] & (regval1_ID[27] & op2_ID[0])) # (regval2_ID[27] & ((op2_ID[0]) # (regval1_ID[27]))))) ) ) ) # ( !\op2_ID[5]~DUPLICATE_q  
// & ( \Add1~37_sumout  & ( (\aluout_EX_r[21]~57_combout  & (((!op2_ID[0]) # (regval1_ID[27])) # (regval2_ID[27]))) ) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( !\Add1~37_sumout  & ( (\aluout_EX_r[21]~57_combout  & ((!regval2_ID[27] & (regval1_ID[27] & op2_ID[0])) 
// # (regval2_ID[27] & ((op2_ID[0]) # (regval1_ID[27]))))) ) ) ) # ( !\op2_ID[5]~DUPLICATE_q  & ( !\Add1~37_sumout  & ( (\aluout_EX_r[21]~57_combout  & (op2_ID[0] & ((regval1_ID[27]) # (regval2_ID[27])))) ) ) )

	.dataa(!regval2_ID[27]),
	.datab(!\aluout_EX_r[21]~57_combout ),
	.datac(!regval1_ID[27]),
	.datad(!op2_ID[0]),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~171 .extended_lut = "off";
defparam \aluout_EX_r[27]~171 .lut_mask = 64'h0013011333130113;
defparam \aluout_EX_r[27]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \aluout_EX_r[27]~102 (
// Equation(s):
// \aluout_EX_r[27]~102_combout  = ( regval2_ID[27] & ( (\aluout_EX[18]~2_combout  & (!\aluout_EX[18]~3_combout  $ (regval1_ID[27]))) ) ) # ( !regval2_ID[27] & ( (!regval1_ID[27] & (((\aluout_EX[18]~3_combout  & \aluout_EX[18]~2_combout )) # 
// (\aluout_EX_r[21]~61_combout ))) # (regval1_ID[27] & (((!\aluout_EX[18]~3_combout  & \aluout_EX[18]~2_combout )))) ) )

	.dataa(!\aluout_EX_r[21]~61_combout ),
	.datab(!\aluout_EX[18]~3_combout ),
	.datac(!regval1_ID[27]),
	.datad(!\aluout_EX[18]~2_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~102 .extended_lut = "off";
defparam \aluout_EX_r[27]~102 .lut_mask = 64'h507C507C00C300C3;
defparam \aluout_EX_r[27]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \aluout_EX_r[27]~172 (
// Equation(s):
// \aluout_EX_r[27]~172_combout  = (((op2_ID[4] & \aluout_EX_r[27]~101_combout )) # (\aluout_EX_r[27]~102_combout )) # (\aluout_EX_r[27]~171_combout )

	.dataa(!op2_ID[4]),
	.datab(!\aluout_EX_r[27]~101_combout ),
	.datac(!\aluout_EX_r[27]~171_combout ),
	.datad(!\aluout_EX_r[27]~102_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~172 .extended_lut = "off";
defparam \aluout_EX_r[27]~172 .lut_mask = 64'h1FFF1FFF1FFF1FFF;
defparam \aluout_EX_r[27]~172 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N42
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !regval2_ID[24] $ (regval1_ID[24]) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~6  = CARRY(( !regval2_ID[24] $ (regval1_ID[24]) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~7  = SHARE((!regval2_ID[24] & regval1_ID[24]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[24]),
	.datad(!regval1_ID[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(\Add2~31 ),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N45
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !regval2_ID[25] $ (regval1_ID[25]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~2  = CARRY(( !regval2_ID[25] $ (regval1_ID[25]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~3  = SHARE((!regval2_ID[25] & regval1_ID[25]))

	.dataa(!regval2_ID[25]),
	.datab(gnd),
	.datac(!regval1_ID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(\Add2~7 ),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( !regval2_ID[26] $ (regval1_ID[26]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~34  = CARRY(( !regval2_ID[26] $ (regval1_ID[26]) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~35  = SHARE((!regval2_ID[26] & regval1_ID[26]))

	.dataa(!regval2_ID[26]),
	.datab(gnd),
	.datac(!regval1_ID[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(\Add2~3 ),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N51
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !regval2_ID[27] $ (regval1_ID[27]) ) + ( \Add2~35  ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(!regval2_ID[27]),
	.datac(!regval1_ID[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(\Add2~35 ),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h000000000000C3C3;
defparam \Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \aluout_EX_r[27]~185 (
// Equation(s):
// \aluout_EX_r[27]~185_combout  = ( !\op2_ID[5]~DUPLICATE_q  & ( (((!op2_ID[0] & (\Add2~37_sumout  & \aluout_EX_r[21]~60_combout ))) # (\aluout_EX_r[27]~172_combout )) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( ((!op2_ID[0] & (\aluout_EX_r[21]~60_combout  & 
// ((!regval2_ID[27]) # (!regval1_ID[27]))))) # (\aluout_EX_r[27]~172_combout ) ) )

	.dataa(!regval2_ID[27]),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[27]),
	.datad(!\aluout_EX_r[27]~172_combout ),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[21]~60_combout ),
	.datag(!\Add2~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~185 .extended_lut = "on";
defparam \aluout_EX_r[27]~185 .lut_mask = 64'h00FF00FF0CFFC8FF;
defparam \aluout_EX_r[27]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( regval1_ID[27] ) + ( immval_ID[15] ) + ( \Add3~74  ))
// \Add3~78  = CARRY(( regval1_ID[27] ) + ( immval_ID[15] ) + ( \Add3~74  ))

	.dataa(!regval1_ID[27]),
	.datab(!immval_ID[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000CCCC00005555;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \aluout_EX_r[27]~103 (
// Equation(s):
// \aluout_EX_r[27]~103_combout  = ( \aluout_EX_r[2]~1_combout  & ( \Add3~77_sumout  & ( (!\aluout_EX[18]~1_combout ) # ((regval1_ID[27] & immval_ID[15])) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & ( \Add3~77_sumout  & ( (!\aluout_EX[18]~1_combout  & 
// (((\aluout_EX_r[27]~185_combout )))) # (\aluout_EX[18]~1_combout  & (!regval1_ID[27] $ (((!immval_ID[15]))))) ) ) ) # ( \aluout_EX_r[2]~1_combout  & ( !\Add3~77_sumout  & ( (regval1_ID[27] & (immval_ID[15] & \aluout_EX[18]~1_combout )) ) ) ) # ( 
// !\aluout_EX_r[2]~1_combout  & ( !\Add3~77_sumout  & ( (!\aluout_EX[18]~1_combout  & (((\aluout_EX_r[27]~185_combout )))) # (\aluout_EX[18]~1_combout  & (!regval1_ID[27] $ (((!immval_ID[15]))))) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!\aluout_EX_r[27]~185_combout ),
	.datac(!immval_ID[15]),
	.datad(!\aluout_EX[18]~1_combout ),
	.datae(!\aluout_EX_r[2]~1_combout ),
	.dataf(!\Add3~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~103 .extended_lut = "off";
defparam \aluout_EX_r[27]~103 .lut_mask = 64'h335A0005335AFF05;
defparam \aluout_EX_r[27]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N56
dffeas \aluout_EX[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[27]~103_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[27] .is_wysiwyg = "true";
defparam \aluout_EX[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N19
dffeas \regval_MEM[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[27]~44_combout ),
	.asdata(aluout_EX[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[27] .is_wysiwyg = "true";
defparam \regval_MEM[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \regs[14][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N17
dffeas \regs[6][27] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \regval1_ID~14 (
// Equation(s):
// \regval1_ID~14_combout  = ( inst_FE[7] & ( \regs[8][27]~q  & ( (!inst_FE[6]) # (\regs[14][27]~q ) ) ) ) # ( !inst_FE[7] & ( \regs[8][27]~q  & ( (!inst_FE[6] & ((\regs[0][27]~q ))) # (inst_FE[6] & (\regs[6][27]~q )) ) ) ) # ( inst_FE[7] & ( !\regs[8][27]~q 
//  & ( (\regs[14][27]~q  & inst_FE[6]) ) ) ) # ( !inst_FE[7] & ( !\regs[8][27]~q  & ( (!inst_FE[6] & ((\regs[0][27]~q ))) # (inst_FE[6] & (\regs[6][27]~q )) ) ) )

	.dataa(!\regs[14][27]~q ),
	.datab(!\regs[6][27]~q ),
	.datac(!inst_FE[6]),
	.datad(!\regs[0][27]~q ),
	.datae(!inst_FE[7]),
	.dataf(!\regs[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~14 .extended_lut = "off";
defparam \regval1_ID~14 .lut_mask = 64'h03F3050503F3F5F5;
defparam \regval1_ID~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N31
dffeas \regval1_ID[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[27] .is_wysiwyg = "true";
defparam \regval1_ID[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[28]~182 (
// Equation(s):
// \aluout_EX_r[28]~182_combout  = ( regval2_ID[28] & ( regval1_ID[28] & ( (\op2_ID[5]~DUPLICATE_q  & ((!\op2_ID[1]~DUPLICATE_q  & (!op2_ID[3])) # (\op2_ID[1]~DUPLICATE_q  & (op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !regval2_ID[28] & ( regval1_ID[28] & ( 
// (\op2_ID[5]~DUPLICATE_q  & ((!\op2_ID[1]~DUPLICATE_q  & (!op2_ID[3] $ (!op2_ID[0]))) # (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( regval2_ID[28] & ( !regval1_ID[28] & ( (\op2_ID[5]~DUPLICATE_q  & ((!\op2_ID[1]~DUPLICATE_q  & 
// (!op2_ID[3] $ (!op2_ID[0]))) # (\op2_ID[1]~DUPLICATE_q  & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !regval2_ID[28] & ( !regval1_ID[28] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!\op2_ID[1]~DUPLICATE_q ) # (!op2_ID[0])))) ) ) )

	.dataa(!\op2_ID[5]~DUPLICATE_q ),
	.datab(!\op2_ID[1]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[0]),
	.datae(!regval2_ID[28]),
	.dataf(!regval1_ID[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~182 .extended_lut = "off";
defparam \aluout_EX_r[28]~182 .lut_mask = 64'h0504144014404140;
defparam \aluout_EX_r[28]~182 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( regval2_ID[1] & ( regval1_ID[31] & ( (\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[30]) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[31] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[28])) # (\regval2_ID[0]~DUPLICATE_q  & 
// ((regval1_ID[29]))) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[31] & ( (regval1_ID[30] & !\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[31] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[28])) # (\regval2_ID[0]~DUPLICATE_q  & 
// ((regval1_ID[29]))) ) ) )

	.dataa(!regval1_ID[30]),
	.datab(!regval1_ID[28]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[29]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h303F5050303F5F5F;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N42
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( \ShiftRight0~30_combout  & ( ((!regval2_ID[3] & !regval2_ID[2])) # (regval1_ID[31]) ) ) # ( !\ShiftRight0~30_combout  & ( (regval1_ID[31] & ((regval2_ID[2]) # (regval2_ID[3]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[3]),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h03330333F333F333;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( regval2_ID[1] & ( regval1_ID[8] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[6]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[5])) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[8] & ( (!\regval2_ID[0]~DUPLICATE_q ) # 
// (regval1_ID[7]) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[8] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[6]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[5])) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[8] & ( (\regval2_ID[0]~DUPLICATE_q  & 
// regval1_ID[7]) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[7]),
	.datac(!regval1_ID[5]),
	.datad(!regval1_ID[6]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h111105AFBBBB05AF;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( regval2_ID[1] & ( regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[10])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[9]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[11] & ( 
// (\regval1_ID[12]~DUPLICATE_q ) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[10])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[9]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[1] & ( 
// !regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[12]~DUPLICATE_q ) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[10]),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!\regval1_ID[9]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h0A0A22775F5F2277;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N18
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[3] & ( (!regval2_ID[1]) # (\regval1_ID[1]~DUPLICATE_q ) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[3] & ( (!regval2_ID[1] & (regval1_ID[4])) # (regval2_ID[1] & 
// ((\regval1_ID[2]~DUPLICATE_q ))) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[3] & ( (regval2_ID[1] & \regval1_ID[1]~DUPLICATE_q ) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[3] & ( (!regval2_ID[1] & (regval1_ID[4])) # (regval2_ID[1] & 
// ((\regval1_ID[2]~DUPLICATE_q ))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval1_ID[1]~DUPLICATE_q ),
	.datac(!regval1_ID[4]),
	.datad(!\regval1_ID[2]~DUPLICATE_q ),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N42
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( regval2_ID[3] & ( \ShiftLeft0~14_combout  & ( (!regval2_ID[2]) # (\ShiftLeft0~16_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~14_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[2] & 
// (\ShiftLeft0~15_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~14_combout  & ( (\ShiftLeft0~16_combout  & regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~14_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[2] & 
// (\ShiftLeft0~15_combout )) ) ) )

	.dataa(!\ShiftLeft0~16_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h03CF111103CFDDDD;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N0
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[23] & ( (!regval2_ID[1]) # (regval1_ID[21]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[23] & ( (!regval2_ID[1] & (regval1_ID[24])) # (regval2_ID[1] & ((regval1_ID[22]))) ) ) 
// ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[23] & ( (regval2_ID[1] & regval1_ID[21]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[23] & ( (!regval2_ID[1] & (regval1_ID[24])) # (regval2_ID[1] & ((regval1_ID[22]))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[24]),
	.datac(!regval1_ID[21]),
	.datad(!regval1_ID[22]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h227705052277AFAF;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \aluout_EX_r[28]~132 (
// Equation(s):
// \aluout_EX_r[28]~132_combout  = ( regval1_ID[27] & ( regval1_ID[28] & ( (!regval2_ID[1]) # ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[26])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[25])))) ) ) ) # ( !regval1_ID[27] & ( regval1_ID[28] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])) # (regval1_ID[26]))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[25] & regval2_ID[1])))) ) ) ) # ( regval1_ID[27] & ( !regval1_ID[28] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[26] & 
// ((regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (regval1_ID[25])))) ) ) ) # ( !regval1_ID[27] & ( !regval1_ID[28] & ( (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[26])) # (\regval2_ID[0]~DUPLICATE_q  & 
// ((regval1_ID[25]))))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[26]),
	.datac(!regval1_ID[25]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[27]),
	.dataf(!regval1_ID[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~132 .extended_lut = "off";
defparam \aluout_EX_r[28]~132 .lut_mask = 64'h00275527AA27FF27;
defparam \aluout_EX_r[28]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N0
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( \regval1_ID[13]~DUPLICATE_q  & ( regval1_ID[16] & ( (!regval2_ID[1] & (((!regval2_ID[0]) # (\regval1_ID[15]~DUPLICATE_q )))) # (regval2_ID[1] & (((regval2_ID[0])) # (regval1_ID[14]))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( 
// regval1_ID[16] & ( (!regval2_ID[1] & (((!regval2_ID[0]) # (\regval1_ID[15]~DUPLICATE_q )))) # (regval2_ID[1] & (regval1_ID[14] & ((!regval2_ID[0])))) ) ) ) # ( \regval1_ID[13]~DUPLICATE_q  & ( !regval1_ID[16] & ( (!regval2_ID[1] & 
// (((\regval1_ID[15]~DUPLICATE_q  & regval2_ID[0])))) # (regval2_ID[1] & (((regval2_ID[0])) # (regval1_ID[14]))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( !regval1_ID[16] & ( (!regval2_ID[1] & (((\regval1_ID[15]~DUPLICATE_q  & regval2_ID[0])))) # 
// (regval2_ID[1] & (regval1_ID[14] & ((!regval2_ID[0])))) ) ) )

	.dataa(!regval1_ID[14]),
	.datab(!\regval1_ID[15]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!regval2_ID[0]),
	.datae(!\regval1_ID[13]~DUPLICATE_q ),
	.dataf(!regval1_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h0530053FF530F53F;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[28]~133 (
// Equation(s):
// \aluout_EX_r[28]~133_combout  = ( regval2_ID[3] & ( \ShiftLeft0~27_combout  & ( (regval2_ID[2]) # (\ShiftLeft0~28_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~27_combout  & ( (!regval2_ID[2] & ((\aluout_EX_r[28]~132_combout ))) # (regval2_ID[2] & 
// (\ShiftLeft0~26_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~27_combout  & ( (\ShiftLeft0~28_combout  & !regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~27_combout  & ( (!regval2_ID[2] & ((\aluout_EX_r[28]~132_combout ))) # (regval2_ID[2] 
// & (\ShiftLeft0~26_combout )) ) ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~26_combout ),
	.datad(!\aluout_EX_r[28]~132_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~133 .extended_lut = "off";
defparam \aluout_EX_r[28]~133 .lut_mask = 64'h03CF444403CF7777;
defparam \aluout_EX_r[28]~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N27
cyclonev_lcell_comb \aluout_EX_r[28]~134 (
// Equation(s):
// \aluout_EX_r[28]~134_combout  = ( regval2_ID[4] & ( \ShiftRight0~5_combout  & ( (!op2_ID[0] & ((regval1_ID[31]))) # (op2_ID[0] & (\ShiftLeft0~42_combout )) ) ) ) # ( !regval2_ID[4] & ( \ShiftRight0~5_combout  & ( (!op2_ID[0] & ((regval1_ID[31]))) # 
// (op2_ID[0] & (\aluout_EX_r[28]~133_combout )) ) ) ) # ( regval2_ID[4] & ( !\ShiftRight0~5_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) ) # ( !regval2_ID[4] & ( !\ShiftRight0~5_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\ShiftLeft0~42_combout ),
	.datac(!\aluout_EX_r[28]~133_combout ),
	.datad(!regval1_ID[31]),
	.datae(!regval2_ID[4]),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~134 .extended_lut = "off";
defparam \aluout_EX_r[28]~134 .lut_mask = 64'h00AA00AA05AF11BB;
defparam \aluout_EX_r[28]~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[28]~135 (
// Equation(s):
// \aluout_EX_r[28]~135_combout  = ( \ShiftRight0~47_combout  & ( \aluout_EX_r[28]~134_combout  & ( (\aluout_EX_r[2]~2_combout  & ((op2_ID[4]) # (\aluout_EX_r[28]~182_combout ))) ) ) ) # ( !\ShiftRight0~47_combout  & ( \aluout_EX_r[28]~134_combout  & ( 
// (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & (\aluout_EX_r[28]~182_combout )) # (op2_ID[4] & ((!\aluout_EX[30]~7_combout ))))) ) ) ) # ( \ShiftRight0~47_combout  & ( !\aluout_EX_r[28]~134_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & 
// (\aluout_EX_r[28]~182_combout )) # (op2_ID[4] & ((\aluout_EX[30]~7_combout ))))) ) ) ) # ( !\ShiftRight0~47_combout  & ( !\aluout_EX_r[28]~134_combout  & ( (\aluout_EX_r[28]~182_combout  & (!op2_ID[4] & \aluout_EX_r[2]~2_combout )) ) ) )

	.dataa(!\aluout_EX_r[28]~182_combout ),
	.datab(!op2_ID[4]),
	.datac(!\aluout_EX_r[2]~2_combout ),
	.datad(!\aluout_EX[30]~7_combout ),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\aluout_EX_r[28]~134_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~135 .extended_lut = "off";
defparam \aluout_EX_r[28]~135 .lut_mask = 64'h0404040707040707;
defparam \aluout_EX_r[28]~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \aluout_EX_r[28]~136 (
// Equation(s):
// \aluout_EX_r[28]~136_combout  = ( immval_ID[15] & ( \aluout_EX_r[2]~0_combout  & ( !regval1_ID[28] $ (\aluout_EX_r[2]~1_combout ) ) ) ) # ( !immval_ID[15] & ( \aluout_EX_r[2]~0_combout  & ( (regval1_ID[28] & !\aluout_EX_r[2]~1_combout ) ) ) ) # ( 
// immval_ID[15] & ( !\aluout_EX_r[2]~0_combout  & ( (!\aluout_EX_r[2]~1_combout  & ((\aluout_EX_r[28]~135_combout ))) # (\aluout_EX_r[2]~1_combout  & (\Add3~101_sumout )) ) ) ) # ( !immval_ID[15] & ( !\aluout_EX_r[2]~0_combout  & ( 
// (!\aluout_EX_r[2]~1_combout  & ((\aluout_EX_r[28]~135_combout ))) # (\aluout_EX_r[2]~1_combout  & (\Add3~101_sumout )) ) ) )

	.dataa(!\Add3~101_sumout ),
	.datab(!\aluout_EX_r[28]~135_combout ),
	.datac(!regval1_ID[28]),
	.datad(!\aluout_EX_r[2]~1_combout ),
	.datae(!immval_ID[15]),
	.dataf(!\aluout_EX_r[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~136 .extended_lut = "off";
defparam \aluout_EX_r[28]~136 .lut_mask = 64'h335533550F00F00F;
defparam \aluout_EX_r[28]~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \aluout_EX[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[28]~136_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[28] .is_wysiwyg = "true";
defparam \aluout_EX[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \regval_MEM[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[28]~42_combout ),
	.asdata(aluout_EX[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[28] .is_wysiwyg = "true";
defparam \regval_MEM[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N57
cyclonev_lcell_comb \regs[14][28]~feeder (
// Equation(s):
// \regs[14][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][28]~feeder .extended_lut = "off";
defparam \regs[14][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N58
dffeas \regs[14][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N58
dffeas \regs[6][28] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \regval1_ID~16 (
// Equation(s):
// \regval1_ID~16_combout  = ( \regs[8][28]~q  & ( \regs[6][28]~q  & ( (!inst_FE[6] & (((inst_FE[7]) # (\regs[0][28]~q )))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[14][28]~q ))) ) ) ) # ( !\regs[8][28]~q  & ( \regs[6][28]~q  & ( (!inst_FE[6] & 
// (((\regs[0][28]~q  & !inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[14][28]~q ))) ) ) ) # ( \regs[8][28]~q  & ( !\regs[6][28]~q  & ( (!inst_FE[6] & (((inst_FE[7]) # (\regs[0][28]~q )))) # (inst_FE[6] & (\regs[14][28]~q  & ((inst_FE[7])))) ) ) ) 
// # ( !\regs[8][28]~q  & ( !\regs[6][28]~q  & ( (!inst_FE[6] & (((\regs[0][28]~q  & !inst_FE[7])))) # (inst_FE[6] & (\regs[14][28]~q  & ((inst_FE[7])))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[14][28]~q ),
	.datac(!\regs[0][28]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[8][28]~q ),
	.dataf(!\regs[6][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~16 .extended_lut = "off";
defparam \regval1_ID~16 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \regval1_ID~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N50
dffeas \regval1_ID[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[28] .is_wysiwyg = "true";
defparam \regval1_ID[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N18
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( regval1_ID[27] & ( regval1_ID[29] & ( ((!regval2_ID[1] & (regval1_ID[26])) # (regval2_ID[1] & ((regval1_ID[28])))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[27] & ( regval1_ID[29] & ( (!regval2_ID[1] & 
// (regval1_ID[26] & ((!\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[28])))) ) ) ) # ( regval1_ID[27] & ( !regval1_ID[29] & ( (!regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[26]))) # 
// (regval2_ID[1] & (((regval1_ID[28] & !\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[27] & ( !regval1_ID[29] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[26])) # (regval2_ID[1] & ((regval1_ID[28]))))) ) ) )

	.dataa(!regval1_ID[26]),
	.datab(!regval1_ID[28]),
	.datac(!regval2_ID[1]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[27]),
	.dataf(!regval1_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h530053F0530F53FF;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N42
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \ShiftRight0~23_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # ((\ShiftRight0~22_combout )))) # (regval2_ID[3] & (((regval1_ID[31])))) ) ) # ( !\ShiftRight0~23_combout  & ( (!regval2_ID[3] & (regval2_ID[2] & 
// ((\ShiftRight0~22_combout )))) # (regval2_ID[3] & (((regval1_ID[31])))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~22_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h03530353A3F3A3F3;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N36
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( regval1_ID[21] & ( regval1_ID[20] & ( (!regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[22]))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[19])))) ) ) ) # ( !regval1_ID[21] & ( 
// regval1_ID[20] & ( (!regval2_ID[1] & (regval1_ID[22] & (!\regval2_ID[0]~DUPLICATE_q ))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[19])))) ) ) ) # ( regval1_ID[21] & ( !regval1_ID[20] & ( (!regval2_ID[1] & 
// (((\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[22]))) # (regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q  & regval1_ID[19])))) ) ) ) # ( !regval1_ID[21] & ( !regval1_ID[20] & ( (!regval2_ID[1] & (regval1_ID[22] & (!\regval2_ID[0]~DUPLICATE_q ))) # 
// (regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q  & regval1_ID[19])))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[22]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[19]),
	.datae(!regval1_ID[21]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h20252A2F70757A7F;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N12
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( regval1_ID[17] & ( regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[16])) # (regval2_ID[0] & ((\regval1_ID[15]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[17] & ( regval2_ID[1] & ( (!regval2_ID[0] & (regval1_ID[16])) # (regval2_ID[0] 
// & ((\regval1_ID[15]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[17] & ( !regval2_ID[1] & ( (regval2_ID[0]) # (regval1_ID[18]) ) ) ) # ( !regval1_ID[17] & ( !regval2_ID[1] & ( (regval1_ID[18] & !regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[16]),
	.datab(!\regval1_ID[15]~DUPLICATE_q ),
	.datac(!regval1_ID[18]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[17]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h0F000FFF55335533;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N30
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( regval1_ID[24] & ( regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[23]) ) ) ) # ( !regval1_ID[24] & ( regval2_ID[1] & ( (regval1_ID[23] & \regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( regval1_ID[24] & ( !regval2_ID[1] & 
// ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[26]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[25])) ) ) ) # ( !regval1_ID[24] & ( !regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[26]))) # (\regval2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[25])) ) ) )

	.dataa(!regval1_ID[25]),
	.datab(!regval1_ID[23]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[26]),
	.datae(!regval1_ID[24]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h05F505F50303F3F3;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N24
cyclonev_lcell_comb \aluout_EX_r[26]~96 (
// Equation(s):
// \aluout_EX_r[26]~96_combout  = ( regval2_ID[3] & ( \ShiftLeft0~38_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~34_combout )) # (regval2_ID[2] & ((\ShiftLeft0~33_combout ))) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~38_combout  & ( (!regval2_ID[2]) # 
// (\ShiftLeft0~32_combout ) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~38_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~34_combout )) # (regval2_ID[2] & ((\ShiftLeft0~33_combout ))) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~38_combout  & ( 
// (\ShiftLeft0~32_combout  & regval2_ID[2]) ) ) )

	.dataa(!\ShiftLeft0~32_combout ),
	.datab(!\ShiftLeft0~34_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~33_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~96 .extended_lut = "off";
defparam \aluout_EX_r[26]~96 .lut_mask = 64'h0505303FF5F5303F;
defparam \aluout_EX_r[26]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \aluout_EX_r[26]~97 (
// Equation(s):
// \aluout_EX_r[26]~97_combout  = ( regval1_ID[31] & ( \aluout_EX_r[26]~96_combout  & ( (!\aluout_EX[18]~4_combout  & (((op2_ID[0])) # (\ShiftRight0~24_combout ))) # (\aluout_EX[18]~4_combout  & (((!op2_ID[0]) # (\ShiftLeft0~11_combout )))) ) ) ) # ( 
// !regval1_ID[31] & ( \aluout_EX_r[26]~96_combout  & ( (!\aluout_EX[18]~4_combout  & (((op2_ID[0])) # (\ShiftRight0~24_combout ))) # (\aluout_EX[18]~4_combout  & (((\ShiftLeft0~11_combout  & op2_ID[0])))) ) ) ) # ( regval1_ID[31] & ( 
// !\aluout_EX_r[26]~96_combout  & ( (!\aluout_EX[18]~4_combout  & (\ShiftRight0~24_combout  & ((!op2_ID[0])))) # (\aluout_EX[18]~4_combout  & (((!op2_ID[0]) # (\ShiftLeft0~11_combout )))) ) ) ) # ( !regval1_ID[31] & ( !\aluout_EX_r[26]~96_combout  & ( 
// (!\aluout_EX[18]~4_combout  & (\ShiftRight0~24_combout  & ((!op2_ID[0])))) # (\aluout_EX[18]~4_combout  & (((\ShiftLeft0~11_combout  & op2_ID[0])))) ) ) )

	.dataa(!\aluout_EX[18]~4_combout ),
	.datab(!\ShiftRight0~24_combout ),
	.datac(!\ShiftLeft0~11_combout ),
	.datad(!op2_ID[0]),
	.datae(!regval1_ID[31]),
	.dataf(!\aluout_EX_r[26]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~97 .extended_lut = "off";
defparam \aluout_EX_r[26]~97 .lut_mask = 64'h2205770522AF77AF;
defparam \aluout_EX_r[26]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \aluout_EX_r[26]~98 (
// Equation(s):
// \aluout_EX_r[26]~98_combout  = ( regval2_ID[26] & ( (\aluout_EX[18]~2_combout  & (!\aluout_EX[18]~3_combout  $ (regval1_ID[26]))) ) ) # ( !regval2_ID[26] & ( (!regval1_ID[26] & (((\aluout_EX[18]~2_combout  & \aluout_EX[18]~3_combout )) # 
// (\aluout_EX_r[21]~61_combout ))) # (regval1_ID[26] & (\aluout_EX[18]~2_combout  & (!\aluout_EX[18]~3_combout ))) ) )

	.dataa(!\aluout_EX[18]~2_combout ),
	.datab(!\aluout_EX[18]~3_combout ),
	.datac(!\aluout_EX_r[21]~61_combout ),
	.datad(!regval1_ID[26]),
	.datae(gnd),
	.dataf(!regval2_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~98 .extended_lut = "off";
defparam \aluout_EX_r[26]~98 .lut_mask = 64'h1F441F4444114411;
defparam \aluout_EX_r[26]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \aluout_EX_r[26]~169 (
// Equation(s):
// \aluout_EX_r[26]~169_combout  = ( \Add1~33_sumout  & ( \aluout_EX_r[21]~57_combout  & ( (!op2_ID[0] & ((!\op2_ID[5]~DUPLICATE_q ) # ((regval2_ID[26] & regval1_ID[26])))) # (op2_ID[0] & (((regval1_ID[26])) # (regval2_ID[26]))) ) ) ) # ( !\Add1~33_sumout  & 
// ( \aluout_EX_r[21]~57_combout  & ( (!regval2_ID[26] & (op2_ID[0] & ((regval1_ID[26])))) # (regval2_ID[26] & (((\op2_ID[5]~DUPLICATE_q  & regval1_ID[26])) # (op2_ID[0]))) ) ) )

	.dataa(!regval2_ID[26]),
	.datab(!op2_ID[0]),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(!regval1_ID[26]),
	.datae(!\Add1~33_sumout ),
	.dataf(!\aluout_EX_r[21]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~169 .extended_lut = "off";
defparam \aluout_EX_r[26]~169 .lut_mask = 64'h000000001137D1F7;
defparam \aluout_EX_r[26]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \aluout_EX_r[26]~170 (
// Equation(s):
// \aluout_EX_r[26]~170_combout  = ( \aluout_EX_r[26]~169_combout  ) # ( !\aluout_EX_r[26]~169_combout  & ( ((\aluout_EX_r[26]~97_combout  & op2_ID[4])) # (\aluout_EX_r[26]~98_combout ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[26]~97_combout ),
	.datac(!op2_ID[4]),
	.datad(!\aluout_EX_r[26]~98_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[26]~169_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~170 .extended_lut = "off";
defparam \aluout_EX_r[26]~170 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \aluout_EX_r[26]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \aluout_EX_r[26]~189 (
// Equation(s):
// \aluout_EX_r[26]~189_combout  = ( !\op2_ID[5]~DUPLICATE_q  & ( (((!op2_ID[0] & (\Add2~33_sumout  & \aluout_EX_r[21]~60_combout ))) # (\aluout_EX_r[26]~170_combout )) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( ((!op2_ID[0] & (\aluout_EX_r[21]~60_combout  & 
// ((!regval2_ID[26]) # (!regval1_ID[26]))))) # (\aluout_EX_r[26]~170_combout ) ) )

	.dataa(!regval2_ID[26]),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[26]),
	.datad(!\aluout_EX_r[26]~170_combout ),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[21]~60_combout ),
	.datag(!\Add2~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~189 .extended_lut = "on";
defparam \aluout_EX_r[26]~189 .lut_mask = 64'h00FF00FF0CFFC8FF;
defparam \aluout_EX_r[26]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \aluout_EX_r[26]~99 (
// Equation(s):
// \aluout_EX_r[26]~99_combout  = ( \aluout_EX_r[2]~1_combout  & ( \aluout_EX_r[26]~189_combout  & ( (!\aluout_EX[18]~1_combout  & (((\Add3~73_sumout )))) # (\aluout_EX[18]~1_combout  & (regval1_ID[26] & (immval_ID[15]))) ) ) ) # ( !\aluout_EX_r[2]~1_combout 
//  & ( \aluout_EX_r[26]~189_combout  & ( (!\aluout_EX[18]~1_combout ) # (!regval1_ID[26] $ (!immval_ID[15])) ) ) ) # ( \aluout_EX_r[2]~1_combout  & ( !\aluout_EX_r[26]~189_combout  & ( (!\aluout_EX[18]~1_combout  & (((\Add3~73_sumout )))) # 
// (\aluout_EX[18]~1_combout  & (regval1_ID[26] & (immval_ID[15]))) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & ( !\aluout_EX_r[26]~189_combout  & ( (\aluout_EX[18]~1_combout  & (!regval1_ID[26] $ (!immval_ID[15]))) ) ) )

	.dataa(!regval1_ID[26]),
	.datab(!\aluout_EX[18]~1_combout ),
	.datac(!immval_ID[15]),
	.datad(!\Add3~73_sumout ),
	.datae(!\aluout_EX_r[2]~1_combout ),
	.dataf(!\aluout_EX_r[26]~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~99 .extended_lut = "off";
defparam \aluout_EX_r[26]~99 .lut_mask = 64'h121201CDDEDE01CD;
defparam \aluout_EX_r[26]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N55
dffeas \aluout_EX[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[26]~99_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[26] .is_wysiwyg = "true";
defparam \aluout_EX[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y7_N49
dffeas \regval_MEM[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[26]~46_combout ),
	.asdata(aluout_EX[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[26] .is_wysiwyg = "true";
defparam \regval_MEM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N34
dffeas \regs[14][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \regs[6][26] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \regval1_ID~15 (
// Equation(s):
// \regval1_ID~15_combout  = ( inst_FE[7] & ( \regs[0][26]~q  & ( (!inst_FE[6] & ((\regs[8][26]~q ))) # (inst_FE[6] & (\regs[14][26]~q )) ) ) ) # ( !inst_FE[7] & ( \regs[0][26]~q  & ( (!inst_FE[6]) # (\regs[6][26]~q ) ) ) ) # ( inst_FE[7] & ( !\regs[0][26]~q 
//  & ( (!inst_FE[6] & ((\regs[8][26]~q ))) # (inst_FE[6] & (\regs[14][26]~q )) ) ) ) # ( !inst_FE[7] & ( !\regs[0][26]~q  & ( (inst_FE[6] & \regs[6][26]~q ) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[14][26]~q ),
	.datac(!\regs[8][26]~q ),
	.datad(!\regs[6][26]~q ),
	.datae(!inst_FE[7]),
	.dataf(!\regs[0][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~15 .extended_lut = "off";
defparam \regval1_ID~15 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \regval1_ID~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N40
dffeas \regval1_ID[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[26] .is_wysiwyg = "true";
defparam \regval1_ID[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N6
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( regval1_ID[27] & ( \regval2_ID[0]~DUPLICATE_q  & ( (regval2_ID[1]) # (regval1_ID[25]) ) ) ) # ( !regval1_ID[27] & ( \regval2_ID[0]~DUPLICATE_q  & ( (regval1_ID[25] & !regval2_ID[1]) ) ) ) # ( regval1_ID[27] & ( 
// !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & ((regval1_ID[24]))) # (regval2_ID[1] & (regval1_ID[26])) ) ) ) # ( !regval1_ID[27] & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & ((regval1_ID[24]))) # (regval2_ID[1] & (regval1_ID[26])) ) ) )

	.dataa(!regval1_ID[25]),
	.datab(!regval1_ID[26]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[24]),
	.datae(!regval1_ID[27]),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h03F303F350505F5F;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N48
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( regval1_ID[21] & ( regval1_ID[20] & ( (!regval2_ID[1]) # ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[22]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23]))) ) ) ) # ( !regval1_ID[21] & ( regval1_ID[20] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (regval1_ID[22])))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23] & (regval2_ID[1]))) ) ) ) # ( regval1_ID[21] & ( !regval1_ID[20] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1] & 
// regval1_ID[22])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])) # (regval1_ID[23]))) ) ) ) # ( !regval1_ID[21] & ( !regval1_ID[20] & ( (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[22]))) # (\regval2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[23])))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[23]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[22]),
	.datae(!regval1_ID[21]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N42
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( regval1_ID[17] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[18]))) # (regval2_ID[0] & (regval1_ID[19])) ) ) ) # ( !regval1_ID[17] & ( regval2_ID[1] & ( (!regval2_ID[0] & ((regval1_ID[18]))) # (regval2_ID[0] & 
// (regval1_ID[19])) ) ) ) # ( regval1_ID[17] & ( !regval2_ID[1] & ( (regval2_ID[0]) # (regval1_ID[16]) ) ) ) # ( !regval1_ID[17] & ( !regval2_ID[1] & ( (regval1_ID[16] & !regval2_ID[0]) ) ) )

	.dataa(!regval1_ID[16]),
	.datab(!regval1_ID[19]),
	.datac(!regval1_ID[18]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[17]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h550055FF0F330F33;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N12
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( regval2_ID[2] & ( \ShiftRight0~34_combout  & ( (!regval2_ID[3] & (\ShiftRight0~36_combout )) # (regval2_ID[3] & ((\ShiftRight0~30_combout ))) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~34_combout  & ( (!regval2_ID[3]) # 
// (\ShiftRight0~31_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~34_combout  & ( (!regval2_ID[3] & (\ShiftRight0~36_combout )) # (regval2_ID[3] & ((\ShiftRight0~30_combout ))) ) ) ) # ( !regval2_ID[2] & ( !\ShiftRight0~34_combout  & ( 
// (\ShiftRight0~31_combout  & regval2_ID[3]) ) ) )

	.dataa(!\ShiftRight0~31_combout ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~30_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h0505303FF5F5303F;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[16]~69 (
// Equation(s):
// \aluout_EX_r[16]~69_combout  = ( regval2_ID[3] & ( \ShiftLeft0~27_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~15_combout ))) # (regval2_ID[2] & (\ShiftLeft0~14_combout )) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~27_combout  & ( (!regval2_ID[2]) # 
// (\ShiftLeft0~29_combout ) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~27_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~15_combout ))) # (regval2_ID[2] & (\ShiftLeft0~14_combout )) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~27_combout  & ( (regval2_ID[2] & 
// \ShiftLeft0~29_combout ) ) ) )

	.dataa(!\ShiftLeft0~14_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~69 .extended_lut = "off";
defparam \aluout_EX_r[16]~69 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \aluout_EX_r[16]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[16]~210 (
// Equation(s):
// \aluout_EX_r[16]~210_combout  = ( !\aluout_EX[18]~4_combout  & ( (op2_ID[4] & ((!op2_ID[0] & (((\ShiftRight0~43_combout )))) # (op2_ID[0] & (\aluout_EX_r[16]~69_combout )))) ) ) # ( \aluout_EX[18]~4_combout  & ( (op2_ID[4] & ((!op2_ID[0] & 
// (regval1_ID[31])) # (op2_ID[0] & (((\ShiftLeft0~30_combout )))))) ) )

	.dataa(!op2_ID[4]),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftLeft0~30_combout ),
	.datae(!\aluout_EX[18]~4_combout ),
	.dataf(!\ShiftRight0~43_combout ),
	.datag(!\aluout_EX_r[16]~69_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~210 .extended_lut = "on";
defparam \aluout_EX_r[16]~210 .lut_mask = 64'h0101041545450415;
defparam \aluout_EX_r[16]~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \regval2_ID[0]~DUPLICATE_q  ) + ( regval1_ID[0] ) + ( !VCC ))
// \Add1~50  = CARRY(( \regval2_ID[0]~DUPLICATE_q  ) + ( regval1_ID[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!regval1_ID[0]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N33
cyclonev_lcell_comb \Add1~110 (
// Equation(s):
// \Add1~110_cout  = CARRY(( regval2_ID[1] ) + ( \regval1_ID[1]~DUPLICATE_q  ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[1]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~110_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~110 .extended_lut = "off";
defparam \Add1~110 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N36
cyclonev_lcell_comb \Add1~106 (
// Equation(s):
// \Add1~106_cout  = CARRY(( regval2_ID[2] ) + ( \regval1_ID[2]~DUPLICATE_q  ) + ( \Add1~110_cout  ))

	.dataa(gnd),
	.datab(!regval2_ID[2]),
	.datac(!\regval1_ID[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~106_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~106 .extended_lut = "off";
defparam \Add1~106 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \Add1~102 (
// Equation(s):
// \Add1~102_cout  = CARRY(( regval1_ID[3] ) + ( regval2_ID[3] ) + ( \Add1~106_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[3]),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~102_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~102 .extended_lut = "off";
defparam \Add1~102 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \Add1~98 (
// Equation(s):
// \Add1~98_cout  = CARRY(( regval1_ID[4] ) + ( regval2_ID[4] ) + ( \Add1~102_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[4]),
	.datad(!regval1_ID[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~98_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~98 .extended_lut = "off";
defparam \Add1~98 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N45
cyclonev_lcell_comb \Add1~94 (
// Equation(s):
// \Add1~94_cout  = CARRY(( regval1_ID[5] ) + ( regval2_ID[5] ) + ( \Add1~98_cout  ))

	.dataa(!regval2_ID[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~94_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~94 .extended_lut = "off";
defparam \Add1~94 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \Add1~90 (
// Equation(s):
// \Add1~90_cout  = CARRY(( regval2_ID[6] ) + ( regval1_ID[6] ) + ( \Add1~94_cout  ))

	.dataa(gnd),
	.datab(!regval1_ID[6]),
	.datac(!regval2_ID[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~90_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~90 .extended_lut = "off";
defparam \Add1~90 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N51
cyclonev_lcell_comb \Add1~86 (
// Equation(s):
// \Add1~86_cout  = CARRY(( regval2_ID[7] ) + ( regval1_ID[7] ) + ( \Add1~90_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[7]),
	.datad(!regval2_ID[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~86_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~86 .extended_lut = "off";
defparam \Add1~86 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N54
cyclonev_lcell_comb \Add1~82 (
// Equation(s):
// \Add1~82_cout  = CARRY(( regval1_ID[8] ) + ( regval2_ID[8] ) + ( \Add1~86_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[8]),
	.datag(gnd),
	.cin(\Add1~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~82_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~82 .extended_lut = "off";
defparam \Add1~82 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N57
cyclonev_lcell_comb \Add1~78 (
// Equation(s):
// \Add1~78_cout  = CARRY(( \regval1_ID[9]~DUPLICATE_q  ) + ( regval2_ID[9] ) + ( \Add1~82_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regval1_ID[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[9]),
	.datag(gnd),
	.cin(\Add1~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~78 .extended_lut = "off";
defparam \Add1~78 .lut_mask = 64'h0000FF00000000FF;
defparam \Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \Add1~74 (
// Equation(s):
// \Add1~74_cout  = CARRY(( regval2_ID[10] ) + ( regval1_ID[10] ) + ( \Add1~78_cout  ))

	.dataa(gnd),
	.datab(!regval2_ID[10]),
	.datac(!regval1_ID[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~74_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~74 .extended_lut = "off";
defparam \Add1~74 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N3
cyclonev_lcell_comb \Add1~70 (
// Equation(s):
// \Add1~70_cout  = CARRY(( regval2_ID[11] ) + ( regval1_ID[11] ) + ( \Add1~74_cout  ))

	.dataa(!regval2_ID[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(\Add1~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~70_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~70 .extended_lut = "off";
defparam \Add1~70 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \Add1~66 (
// Equation(s):
// \Add1~66_cout  = CARRY(( regval2_ID[12] ) + ( regval1_ID[12] ) + ( \Add1~70_cout  ))

	.dataa(gnd),
	.datab(!regval2_ID[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[12]),
	.datag(gnd),
	.cin(\Add1~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~66 .extended_lut = "off";
defparam \Add1~66 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N9
cyclonev_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_cout  = CARRY(( \regval1_ID[13]~DUPLICATE_q  ) + ( regval2_ID[13] ) + ( \Add1~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(\Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~62_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~62 .extended_lut = "off";
defparam \Add1~62 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N12
cyclonev_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_cout  = CARRY(( \regval2_ID[14]~DUPLICATE_q  ) + ( regval1_ID[14] ) + ( \Add1~62_cout  ))

	.dataa(gnd),
	.datab(!\regval2_ID[14]~DUPLICATE_q ),
	.datac(!regval1_ID[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~58_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~58 .extended_lut = "off";
defparam \Add1~58 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N15
cyclonev_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_cout  = CARRY(( regval2_ID[15] ) + ( regval1_ID[15] ) + ( \Add1~58_cout  ))

	.dataa(!regval2_ID[15]),
	.datab(gnd),
	.datac(!regval1_ID[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add1~54_cout ),
	.shareout());
// synopsys translate_off
defparam \Add1~54 .extended_lut = "off";
defparam \Add1~54 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N18
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( regval2_ID[16] ) + ( regval1_ID[16] ) + ( \Add1~54_cout  ))
// \Add1~10  = CARRY(( regval2_ID[16] ) + ( regval1_ID[16] ) + ( \Add1~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[16]),
	.datad(!regval2_ID[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N24
cyclonev_lcell_comb \aluout_EX_r[16]~178 (
// Equation(s):
// \aluout_EX_r[16]~178_combout  = ( \op2_ID[5]~DUPLICATE_q  & ( \aluout_EX_r[16]~177_combout  ) ) # ( !\op2_ID[5]~DUPLICATE_q  & ( (!\aluout_EX_r[16]~177_combout  & (\Add1~9_sumout  & !op2_ID[0])) # (\aluout_EX_r[16]~177_combout  & ((op2_ID[0]))) ) )

	.dataa(!\Add1~9_sumout ),
	.datab(!\aluout_EX_r[16]~177_combout ),
	.datac(gnd),
	.datad(!op2_ID[0]),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~178 .extended_lut = "off";
defparam \aluout_EX_r[16]~178 .lut_mask = 64'h4433333344333333;
defparam \aluout_EX_r[16]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \aluout_EX_r[16]~70 (
// Equation(s):
// \aluout_EX_r[16]~70_combout  = ( !\aluout_EX_r[16]~210_combout  & ( \aluout_EX_r[16]~178_combout  & ( (!\aluout_EX_r[16]~68_combout  & !\aluout_EX_r[16]~56_combout ) ) ) ) # ( !\aluout_EX_r[16]~210_combout  & ( !\aluout_EX_r[16]~178_combout  & ( 
// (!\aluout_EX_r[16]~68_combout  & ((!\Add2~9_sumout ) # ((!\aluout_EX_r[16]~56_combout ) # (!\aluout_EX_r[16]~177_combout )))) ) ) )

	.dataa(!\aluout_EX_r[16]~68_combout ),
	.datab(!\Add2~9_sumout ),
	.datac(!\aluout_EX_r[16]~56_combout ),
	.datad(!\aluout_EX_r[16]~177_combout ),
	.datae(!\aluout_EX_r[16]~210_combout ),
	.dataf(!\aluout_EX_r[16]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~70 .extended_lut = "off";
defparam \aluout_EX_r[16]~70 .lut_mask = 64'hAAA80000A0A00000;
defparam \aluout_EX_r[16]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \aluout_EX_r[16]~71 (
// Equation(s):
// \aluout_EX_r[16]~71_combout  = ( \aluout_EX_r[2]~1_combout  & ( \aluout_EX_r[16]~70_combout  & ( (!\aluout_EX[18]~1_combout  & (\Add3~49_sumout )) # (\aluout_EX[18]~1_combout  & (((regval1_ID[16] & immval_ID[15])))) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & 
// ( \aluout_EX_r[16]~70_combout  & ( (\aluout_EX[18]~1_combout  & (!regval1_ID[16] $ (!immval_ID[15]))) ) ) ) # ( \aluout_EX_r[2]~1_combout  & ( !\aluout_EX_r[16]~70_combout  & ( (!\aluout_EX[18]~1_combout  & (\Add3~49_sumout )) # (\aluout_EX[18]~1_combout  
// & (((regval1_ID[16] & immval_ID[15])))) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & ( !\aluout_EX_r[16]~70_combout  & ( (!\aluout_EX[18]~1_combout ) # (!regval1_ID[16] $ (!immval_ID[15])) ) ) )

	.dataa(!\Add3~49_sumout ),
	.datab(!regval1_ID[16]),
	.datac(!immval_ID[15]),
	.datad(!\aluout_EX[18]~1_combout ),
	.datae(!\aluout_EX_r[2]~1_combout ),
	.dataf(!\aluout_EX_r[16]~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~71 .extended_lut = "off";
defparam \aluout_EX_r[16]~71 .lut_mask = 64'hFF3C5503003C5503;
defparam \aluout_EX_r[16]~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N43
dffeas \aluout_EX[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[16]~71_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[16] .is_wysiwyg = "true";
defparam \aluout_EX[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N13
dffeas \regval_MEM[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[16]~28_combout ),
	.asdata(aluout_EX[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[16] .is_wysiwyg = "true";
defparam \regval_MEM[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N27
cyclonev_lcell_comb \regs[14][16]~feeder (
// Equation(s):
// \regs[14][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][16]~feeder .extended_lut = "off";
defparam \regs[14][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N29
dffeas \regs[14][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N3
cyclonev_lcell_comb \regs[6][16]~feeder (
// Equation(s):
// \regs[6][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][16]~feeder .extended_lut = "off";
defparam \regs[6][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N4
dffeas \regs[6][16] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N48
cyclonev_lcell_comb \regval1_ID~23 (
// Equation(s):
// \regval1_ID~23_combout  = ( \regs[8][16]~q  & ( inst_FE[7] & ( (!inst_FE[6]) # (\regs[14][16]~q ) ) ) ) # ( !\regs[8][16]~q  & ( inst_FE[7] & ( (inst_FE[6] & \regs[14][16]~q ) ) ) ) # ( \regs[8][16]~q  & ( !inst_FE[7] & ( (!inst_FE[6] & (\regs[0][16]~q )) 
// # (inst_FE[6] & ((\regs[6][16]~q ))) ) ) ) # ( !\regs[8][16]~q  & ( !inst_FE[7] & ( (!inst_FE[6] & (\regs[0][16]~q )) # (inst_FE[6] & ((\regs[6][16]~q ))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[14][16]~q ),
	.datac(!\regs[0][16]~q ),
	.datad(!\regs[6][16]~q ),
	.datae(!\regs[8][16]~q ),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~23 .extended_lut = "off";
defparam \regval1_ID~23 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \regval1_ID~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N50
dffeas \regval1_ID[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[16] .is_wysiwyg = "true";
defparam \regval1_ID[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \aluout_EX_r[17]~179 (
// Equation(s):
// \aluout_EX_r[17]~179_combout  = ( \aluout_EX_r[2]~1_combout  & ( op2_ID[0] & ( (\aluout_EX[18]~1_combout  & ((!regval1_ID[17]) # (!immval_ID[15]))) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & ( op2_ID[0] & ( (!\aluout_EX[18]~1_combout  & 
// (!\regval2_ID[17]~DUPLICATE_q  & (!regval1_ID[17]))) # (\aluout_EX[18]~1_combout  & ((!regval1_ID[17] $ (immval_ID[15])))) ) ) ) # ( \aluout_EX_r[2]~1_combout  & ( !op2_ID[0] & ( (\aluout_EX[18]~1_combout  & ((!regval1_ID[17]) # (!immval_ID[15]))) ) ) ) # 
// ( !\aluout_EX_r[2]~1_combout  & ( !op2_ID[0] & ( (!\aluout_EX[18]~1_combout  & ((!\regval2_ID[17]~DUPLICATE_q ) # ((!regval1_ID[17])))) # (\aluout_EX[18]~1_combout  & ((!regval1_ID[17] $ (immval_ID[15])))) ) ) )

	.dataa(!\regval2_ID[17]~DUPLICATE_q ),
	.datab(!regval1_ID[17]),
	.datac(!immval_ID[15]),
	.datad(!\aluout_EX[18]~1_combout ),
	.datae(!\aluout_EX_r[2]~1_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~179 .extended_lut = "off";
defparam \aluout_EX_r[17]~179 .lut_mask = 64'hEEC300FC88C300FC;
defparam \aluout_EX_r[17]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \aluout_EX_r[17]~181 (
// Equation(s):
// \aluout_EX_r[17]~181_combout  = ( \op2_ID[5]~DUPLICATE_q  & ( \aluout_EX_r[16]~56_combout  & ( (op2_ID[0] & (!op2_ID[3] $ (\aluout_EX_r[17]~179_combout ))) ) ) ) # ( !\op2_ID[5]~DUPLICATE_q  & ( \aluout_EX_r[16]~56_combout  & ( (!op2_ID[0] & 
// (((op2_ID[3])) # (\Add1~13_sumout ))) # (op2_ID[0] & ((!op2_ID[3] $ (\aluout_EX_r[17]~179_combout )))) ) ) )

	.dataa(!\Add1~13_sumout ),
	.datab(!op2_ID[0]),
	.datac(!op2_ID[3]),
	.datad(!\aluout_EX_r[17]~179_combout ),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[16]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~181 .extended_lut = "off";
defparam \aluout_EX_r[17]~181 .lut_mask = 64'h000000007C4F3003;
defparam \aluout_EX_r[17]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N15
cyclonev_lcell_comb \aluout_EX_r[17]~72 (
// Equation(s):
// \aluout_EX_r[17]~72_combout  = ( \aluout_EX[18]~2_combout  & ( !\aluout_EX[18]~3_combout  $ (!regval1_ID[17] $ (\regval2_ID[17]~DUPLICATE_q )) ) )

	.dataa(!\aluout_EX[18]~3_combout ),
	.datab(gnd),
	.datac(!regval1_ID[17]),
	.datad(!\regval2_ID[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX[18]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~72 .extended_lut = "off";
defparam \aluout_EX_r[17]~72 .lut_mask = 64'h000000005AA55AA5;
defparam \aluout_EX_r[17]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N51
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( immval_ID[15] ) + ( regval1_ID[17] ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( immval_ID[15] ) + ( regval1_ID[17] ) + ( \Add3~50  ))

	.dataa(!immval_ID[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[17]),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[17]~73 (
// Equation(s):
// \aluout_EX_r[17]~73_combout  = ( \ShiftLeft0~23_combout  & ( \ShiftLeft0~0_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # ((\ShiftLeft0~25_combout )))) # (regval2_ID[3] & (((\ShiftLeft0~12_combout )) # (regval2_ID[2]))) ) ) ) # ( 
// !\ShiftLeft0~23_combout  & ( \ShiftLeft0~0_combout  & ( (!regval2_ID[3] & (regval2_ID[2] & (\ShiftLeft0~25_combout ))) # (regval2_ID[3] & (((\ShiftLeft0~12_combout )) # (regval2_ID[2]))) ) ) ) # ( \ShiftLeft0~23_combout  & ( !\ShiftLeft0~0_combout  & ( 
// (!regval2_ID[3] & ((!regval2_ID[2]) # ((\ShiftLeft0~25_combout )))) # (regval2_ID[3] & (!regval2_ID[2] & ((\ShiftLeft0~12_combout )))) ) ) ) # ( !\ShiftLeft0~23_combout  & ( !\ShiftLeft0~0_combout  & ( (!regval2_ID[3] & (regval2_ID[2] & 
// (\ShiftLeft0~25_combout ))) # (regval2_ID[3] & (!regval2_ID[2] & ((\ShiftLeft0~12_combout )))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~25_combout ),
	.datad(!\ShiftLeft0~12_combout ),
	.datae(!\ShiftLeft0~23_combout ),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~73 .extended_lut = "off";
defparam \aluout_EX_r[17]~73 .lut_mask = 64'h02468ACE13579BDF;
defparam \aluout_EX_r[17]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N54
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( regval1_ID[19] & ( regval1_ID[20] & ( ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[17]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[18]))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[19] & ( regval1_ID[20] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (!regval2_ID[1] & ((regval1_ID[17])))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[18])) # (regval2_ID[1]))) ) ) ) # ( regval1_ID[19] & ( !regval1_ID[20] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[17])) # 
// (regval2_ID[1]))) # (\regval2_ID[0]~DUPLICATE_q  & (!regval2_ID[1] & (regval1_ID[18]))) ) ) ) # ( !regval1_ID[19] & ( !regval1_ID[20] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[17]))) # (\regval2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[18])))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[18]),
	.datad(!regval1_ID[17]),
	.datae(!regval1_ID[19]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h048C26AE159D37BF;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N6
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( regval1_ID[22] & ( regval1_ID[24] & ( ((!regval2_ID[1] & (regval1_ID[21])) # (regval2_ID[1] & ((regval1_ID[23])))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[22] & ( regval1_ID[24] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// ((!regval2_ID[1] & (regval1_ID[21])) # (regval2_ID[1] & ((regval1_ID[23]))))) # (\regval2_ID[0]~DUPLICATE_q  & (regval2_ID[1])) ) ) ) # ( regval1_ID[22] & ( !regval1_ID[24] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[21])) # 
// (regval2_ID[1] & ((regval1_ID[23]))))) # (\regval2_ID[0]~DUPLICATE_q  & (!regval2_ID[1])) ) ) ) # ( !regval1_ID[22] & ( !regval1_ID[24] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[21])) # (regval2_ID[1] & ((regval1_ID[23]))))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[21]),
	.datad(!regval1_ID[23]),
	.datae(!regval1_ID[22]),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N0
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( regval1_ID[28] & ( \regval2_ID[0]~DUPLICATE_q  & ( (regval2_ID[1]) # (regval1_ID[26]) ) ) ) # ( !regval1_ID[28] & ( \regval2_ID[0]~DUPLICATE_q  & ( (regval1_ID[26] & !regval2_ID[1]) ) ) ) # ( regval1_ID[28] & ( 
// !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[25])) # (regval2_ID[1] & ((regval1_ID[27]))) ) ) ) # ( !regval1_ID[28] & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[25])) # (regval2_ID[1] & ((regval1_ID[27]))) ) ) )

	.dataa(!regval1_ID[25]),
	.datab(!regval1_ID[26]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[27]),
	.datae(!regval1_ID[28]),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h505F505F30303F3F;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N24
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( regval2_ID[3] & ( \ShiftRight0~7_combout  & ( (regval2_ID[2]) # (\ShiftRight0~8_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~7_combout  & ( (!regval2_ID[2] & (\ShiftRight0~13_combout )) # (regval2_ID[2] & 
// ((\ShiftRight0~6_combout ))) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~7_combout  & ( (\ShiftRight0~8_combout  & !regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~7_combout  & ( (!regval2_ID[2] & (\ShiftRight0~13_combout )) # (regval2_ID[2] & 
// ((\ShiftRight0~6_combout ))) ) ) )

	.dataa(!\ShiftRight0~13_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftRight0~8_combout ),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h55330F0055330FFF;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N30
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( \ShiftLeft0~1_combout  & ( (!regval2_ID[2] & !regval2_ID[3]) ) )

	.dataa(gnd),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h00000000C0C0C0C0;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \aluout_EX_r[17]~74 (
// Equation(s):
// \aluout_EX_r[17]~74_combout  = ( \aluout_EX[18]~4_combout  & ( \ShiftLeft0~31_combout  & ( (op2_ID[0]) # (regval1_ID[31]) ) ) ) # ( !\aluout_EX[18]~4_combout  & ( \ShiftLeft0~31_combout  & ( (!op2_ID[0] & ((\ShiftRight0~44_combout ))) # (op2_ID[0] & 
// (\aluout_EX_r[17]~73_combout )) ) ) ) # ( \aluout_EX[18]~4_combout  & ( !\ShiftLeft0~31_combout  & ( (regval1_ID[31] & !op2_ID[0]) ) ) ) # ( !\aluout_EX[18]~4_combout  & ( !\ShiftLeft0~31_combout  & ( (!op2_ID[0] & ((\ShiftRight0~44_combout ))) # 
// (op2_ID[0] & (\aluout_EX_r[17]~73_combout )) ) ) )

	.dataa(!\aluout_EX_r[17]~73_combout ),
	.datab(!regval1_ID[31]),
	.datac(!\ShiftRight0~44_combout ),
	.datad(!op2_ID[0]),
	.datae(!\aluout_EX[18]~4_combout ),
	.dataf(!\ShiftLeft0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~74 .extended_lut = "off";
defparam \aluout_EX_r[17]~74 .lut_mask = 64'h0F5533000F5533FF;
defparam \aluout_EX_r[17]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \aluout_EX_r[17]~180 (
// Equation(s):
// \aluout_EX_r[17]~180_combout  = ( op2_ID[4] & ( \aluout_EX_r[17]~74_combout  ) ) # ( !op2_ID[4] & ( \aluout_EX_r[17]~74_combout  & ( (\aluout_EX_r[16]~56_combout  & (\op2_ID[5]~DUPLICATE_q  & (!op2_ID[3] $ (\aluout_EX_r[17]~179_combout )))) ) ) ) # ( 
// op2_ID[4] & ( !\aluout_EX_r[17]~74_combout  & ( (\aluout_EX_r[16]~56_combout  & (\op2_ID[5]~DUPLICATE_q  & (!op2_ID[3] $ (\aluout_EX_r[17]~179_combout )))) ) ) ) # ( !op2_ID[4] & ( !\aluout_EX_r[17]~74_combout  & ( (\aluout_EX_r[16]~56_combout  & 
// (\op2_ID[5]~DUPLICATE_q  & (!op2_ID[3] $ (\aluout_EX_r[17]~179_combout )))) ) ) )

	.dataa(!op2_ID[3]),
	.datab(!\aluout_EX_r[17]~179_combout ),
	.datac(!\aluout_EX_r[16]~56_combout ),
	.datad(!\op2_ID[5]~DUPLICATE_q ),
	.datae(!op2_ID[4]),
	.dataf(!\aluout_EX_r[17]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~180 .extended_lut = "off";
defparam \aluout_EX_r[17]~180 .lut_mask = 64'h000900090009FFFF;
defparam \aluout_EX_r[17]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \aluout_EX_r[17]~206 (
// Equation(s):
// \aluout_EX_r[17]~206_combout  = ( !\aluout_EX_r[2]~1_combout  & ( (((\aluout_EX_r[17]~181_combout  & ((!op2_ID[3]) # (op2_ID[0])))) # (\aluout_EX_r[17]~180_combout )) # (\aluout_EX_r[17]~72_combout ) ) ) # ( \aluout_EX_r[2]~1_combout  & ( 
// (((\Add3~53_sumout ))) ) )

	.dataa(!op2_ID[3]),
	.datab(!\aluout_EX_r[17]~72_combout ),
	.datac(!\Add3~53_sumout ),
	.datad(!\aluout_EX_r[17]~181_combout ),
	.datae(!\aluout_EX_r[2]~1_combout ),
	.dataf(!\aluout_EX_r[17]~180_combout ),
	.datag(!op2_ID[0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~206 .extended_lut = "on";
defparam \aluout_EX_r[17]~206 .lut_mask = 64'h33BF0F0FFFFF0F0F;
defparam \aluout_EX_r[17]~206 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \aluout_EX_r[17]~75 (
// Equation(s):
// \aluout_EX_r[17]~75_combout  = ( \aluout_EX_r[2]~1_combout  & ( \Add2~13_sumout  & ( (!\aluout_EX[18]~1_combout  & ((\aluout_EX_r[17]~206_combout ))) # (\aluout_EX[18]~1_combout  & (!\aluout_EX_r[17]~179_combout )) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & 
// ( \Add2~13_sumout  & ( (!\aluout_EX[18]~1_combout  & (((\aluout_EX_r[17]~206_combout )) # (\aluout_EX_r[17]~181_combout ))) # (\aluout_EX[18]~1_combout  & (((!\aluout_EX_r[17]~179_combout )))) ) ) ) # ( \aluout_EX_r[2]~1_combout  & ( !\Add2~13_sumout  & ( 
// (!\aluout_EX[18]~1_combout  & ((\aluout_EX_r[17]~206_combout ))) # (\aluout_EX[18]~1_combout  & (!\aluout_EX_r[17]~179_combout )) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & ( !\Add2~13_sumout  & ( (!\aluout_EX[18]~1_combout  & ((\aluout_EX_r[17]~206_combout 
// ))) # (\aluout_EX[18]~1_combout  & (!\aluout_EX_r[17]~179_combout )) ) ) )

	.dataa(!\aluout_EX_r[17]~181_combout ),
	.datab(!\aluout_EX_r[17]~179_combout ),
	.datac(!\aluout_EX_r[17]~206_combout ),
	.datad(!\aluout_EX[18]~1_combout ),
	.datae(!\aluout_EX_r[2]~1_combout ),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~75 .extended_lut = "off";
defparam \aluout_EX_r[17]~75 .lut_mask = 64'h0FCC0FCC5FCC0FCC;
defparam \aluout_EX_r[17]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N19
dffeas \aluout_EX[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[17]~75_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[17] .is_wysiwyg = "true";
defparam \aluout_EX[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N43
dffeas \regval_MEM[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[17]~26_combout ),
	.asdata(aluout_EX[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[17] .is_wysiwyg = "true";
defparam \regval_MEM[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N23
dffeas \regs[0][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N7
dffeas \regs[6][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N13
dffeas \regs[14][17] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \regval1_ID~28 (
// Equation(s):
// \regval1_ID~28_combout  = ( \regs[14][17]~q  & ( inst_FE[6] & ( (inst_FE[7]) # (\regs[6][17]~q ) ) ) ) # ( !\regs[14][17]~q  & ( inst_FE[6] & ( (\regs[6][17]~q  & !inst_FE[7]) ) ) ) # ( \regs[14][17]~q  & ( !inst_FE[6] & ( (!inst_FE[7] & (\regs[0][17]~q 
// )) # (inst_FE[7] & ((\regs[8][17]~q ))) ) ) ) # ( !\regs[14][17]~q  & ( !inst_FE[6] & ( (!inst_FE[7] & (\regs[0][17]~q )) # (inst_FE[7] & ((\regs[8][17]~q ))) ) ) )

	.dataa(!\regs[0][17]~q ),
	.datab(!\regs[6][17]~q ),
	.datac(!\regs[8][17]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[14][17]~q ),
	.dataf(!inst_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~28 .extended_lut = "off";
defparam \regval1_ID~28 .lut_mask = 64'h550F550F330033FF;
defparam \regval1_ID~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N55
dffeas \regval1_ID[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[17] .is_wysiwyg = "true";
defparam \regval1_ID[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N54
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( regval1_ID[18] ) + ( immval_ID[15] ) + ( \Add3~54  ))
// \Add3~82  = CARRY(( regval1_ID[18] ) + ( immval_ID[15] ) + ( \Add3~54  ))

	.dataa(gnd),
	.datab(!regval1_ID[18]),
	.datac(!immval_ID[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \aluout_EX_r[18]~105 (
// Equation(s):
// \aluout_EX_r[18]~105_combout  = ( \aluout_EX_r[21]~60_combout  & ( (!regval1_ID[18] & ((!op2_ID[0] & (\op2_ID[5]~DUPLICATE_q )) # (op2_ID[0] & ((!regval2_ID[18]))))) ) )

	.dataa(!op2_ID[0]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!regval1_ID[18]),
	.datad(!regval2_ID[18]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[21]~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~105 .extended_lut = "off";
defparam \aluout_EX_r[18]~105 .lut_mask = 64'h0000000070207020;
defparam \aluout_EX_r[18]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N24
cyclonev_lcell_comb \aluout_EX_r[20]~76 (
// Equation(s):
// \aluout_EX_r[20]~76_combout  = ( \aluout_EX_r[16]~56_combout  & ( !op2_ID[0] & ( !\op2_ID[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluout_EX_r[16]~56_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~76 .extended_lut = "off";
defparam \aluout_EX_r[20]~76 .lut_mask = 64'h0000F0F000000000;
defparam \aluout_EX_r[20]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N6
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( regval1_ID[20] & ( regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[21]) ) ) ) # ( !regval1_ID[20] & ( regval2_ID[1] & ( (regval1_ID[21] & \regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( regval1_ID[20] & ( !regval2_ID[1] 
// & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[18])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[19]))) ) ) ) # ( !regval1_ID[20] & ( !regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[18])) # (\regval2_ID[0]~DUPLICATE_q  & 
// ((regval1_ID[19]))) ) ) )

	.dataa(!regval1_ID[21]),
	.datab(!regval1_ID[18]),
	.datac(!regval1_ID[19]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[20]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h330F330F0055FF55;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N36
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( regval1_ID[25] & ( regval1_ID[22] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (regval1_ID[24])))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])) # (regval1_ID[23]))) ) ) ) # ( !regval1_ID[25] & ( 
// regval1_ID[22] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (regval1_ID[24])))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23] & (!regval2_ID[1]))) ) ) ) # ( regval1_ID[25] & ( !regval1_ID[22] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// (((regval2_ID[1] & regval1_ID[24])))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])) # (regval1_ID[23]))) ) ) ) # ( !regval1_ID[25] & ( !regval1_ID[22] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1] & regval1_ID[24])))) # 
// (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[23] & (!regval2_ID[1]))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[23]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[24]),
	.datae(!regval1_ID[25]),
	.dataf(!regval1_ID[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N12
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \ShiftRight0~23_combout  & ( \ShiftRight0~28_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~26_combout ) # (regval2_ID[2])))) # (regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftRight0~22_combout ))) ) ) ) # ( 
// !\ShiftRight0~23_combout  & ( \ShiftRight0~28_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~26_combout ) # (regval2_ID[2])))) # (regval2_ID[3] & (\ShiftRight0~22_combout  & (regval2_ID[2]))) ) ) ) # ( \ShiftRight0~23_combout  & ( !\ShiftRight0~28_combout 
//  & ( (!regval2_ID[3] & (((!regval2_ID[2] & \ShiftRight0~26_combout )))) # (regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftRight0~22_combout ))) ) ) ) # ( !\ShiftRight0~23_combout  & ( !\ShiftRight0~28_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2] & 
// \ShiftRight0~26_combout )))) # (regval2_ID[3] & (\ShiftRight0~22_combout  & (regval2_ID[2]))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftRight0~22_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~26_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( \ShiftLeft0~10_combout  & ( (!regval2_ID[2] & !regval2_ID[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[2]),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h00000000F000F000;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \aluout_EX_r[18]~104 (
// Equation(s):
// \aluout_EX_r[18]~104_combout  = ( \ShiftLeft0~9_combout  & ( \ShiftLeft0~8_combout  & ( ((!regval2_ID[2] & ((\ShiftLeft0~34_combout ))) # (regval2_ID[2] & (\ShiftLeft0~33_combout ))) # (regval2_ID[3]) ) ) ) # ( !\ShiftLeft0~9_combout  & ( 
// \ShiftLeft0~8_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftLeft0~34_combout ))) # (regval2_ID[2] & (\ShiftLeft0~33_combout )))) # (regval2_ID[3] & (((regval2_ID[2])))) ) ) ) # ( \ShiftLeft0~9_combout  & ( !\ShiftLeft0~8_combout  & ( 
// (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftLeft0~34_combout ))) # (regval2_ID[2] & (\ShiftLeft0~33_combout )))) # (regval2_ID[3] & (((!regval2_ID[2])))) ) ) ) # ( !\ShiftLeft0~9_combout  & ( !\ShiftLeft0~8_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] 
// & ((\ShiftLeft0~34_combout ))) # (regval2_ID[2] & (\ShiftLeft0~33_combout )))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftLeft0~33_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~34_combout ),
	.datae(!\ShiftLeft0~9_combout ),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~104 .extended_lut = "off";
defparam \aluout_EX_r[18]~104 .lut_mask = 64'h02A252F207A757F7;
defparam \aluout_EX_r[18]~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \aluout_EX_r[18]~158 (
// Equation(s):
// \aluout_EX_r[18]~158_combout  = ( regval1_ID[31] & ( \aluout_EX_r[18]~104_combout  & ( (!\aluout_EX[18]~4_combout  & (((op2_ID[0])) # (\ShiftRight0~42_combout ))) # (\aluout_EX[18]~4_combout  & (((!op2_ID[0]) # (\ShiftLeft0~21_combout )))) ) ) ) # ( 
// !regval1_ID[31] & ( \aluout_EX_r[18]~104_combout  & ( (!\aluout_EX[18]~4_combout  & (((op2_ID[0])) # (\ShiftRight0~42_combout ))) # (\aluout_EX[18]~4_combout  & (((\ShiftLeft0~21_combout  & op2_ID[0])))) ) ) ) # ( regval1_ID[31] & ( 
// !\aluout_EX_r[18]~104_combout  & ( (!\aluout_EX[18]~4_combout  & (\ShiftRight0~42_combout  & ((!op2_ID[0])))) # (\aluout_EX[18]~4_combout  & (((!op2_ID[0]) # (\ShiftLeft0~21_combout )))) ) ) ) # ( !regval1_ID[31] & ( !\aluout_EX_r[18]~104_combout  & ( 
// (!\aluout_EX[18]~4_combout  & (\ShiftRight0~42_combout  & ((!op2_ID[0])))) # (\aluout_EX[18]~4_combout  & (((\ShiftLeft0~21_combout  & op2_ID[0])))) ) ) )

	.dataa(!\ShiftRight0~42_combout ),
	.datab(!\ShiftLeft0~21_combout ),
	.datac(!\aluout_EX[18]~4_combout ),
	.datad(!op2_ID[0]),
	.datae(!regval1_ID[31]),
	.dataf(!\aluout_EX_r[18]~104_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~158 .extended_lut = "off";
defparam \aluout_EX_r[18]~158 .lut_mask = 64'h50035F0350F35FF3;
defparam \aluout_EX_r[18]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N36
cyclonev_lcell_comb \aluout_EX_r[20]~80 (
// Equation(s):
// \aluout_EX_r[20]~80_combout  = ( !op2_ID[4] & ( op2_ID[0] & ( (!\op2_ID[1]~DUPLICATE_q  & !op2_ID[3]) ) ) )

	.dataa(gnd),
	.datab(!\op2_ID[1]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(gnd),
	.datae(!op2_ID[4]),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~80 .extended_lut = "off";
defparam \aluout_EX_r[20]~80 .lut_mask = 64'h00000000C0C00000;
defparam \aluout_EX_r[20]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \aluout_EX_r[18]~107 (
// Equation(s):
// \aluout_EX_r[18]~107_combout  = ( \aluout_EX_r[20]~80_combout  & ( (!regval1_ID[18] & (!regval2_ID[18] & ((!\aluout_EX[18]~2_combout ) # (!\aluout_EX[18]~3_combout )))) ) ) # ( !\aluout_EX_r[20]~80_combout  & ( (!\aluout_EX[18]~2_combout ) # 
// (!\aluout_EX[18]~3_combout  $ (!regval1_ID[18] $ (!regval2_ID[18]))) ) )

	.dataa(!\aluout_EX[18]~2_combout ),
	.datab(!\aluout_EX[18]~3_combout ),
	.datac(!regval1_ID[18]),
	.datad(!regval2_ID[18]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~107 .extended_lut = "off";
defparam \aluout_EX_r[18]~107 .lut_mask = 64'hEBBEEBBEE000E000;
defparam \aluout_EX_r[18]~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \aluout_EX_r[18]~106 (
// Equation(s):
// \aluout_EX_r[18]~106_combout  = ( op2_ID[3] & ( (!op2_ID[0] & !regval2_ID[18]) ) ) # ( !op2_ID[3] & ( (regval2_ID[18] & regval1_ID[18]) ) )

	.dataa(!op2_ID[0]),
	.datab(gnd),
	.datac(!regval2_ID[18]),
	.datad(!regval1_ID[18]),
	.datae(gnd),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~106 .extended_lut = "off";
defparam \aluout_EX_r[18]~106 .lut_mask = 64'h000F000FA0A0A0A0;
defparam \aluout_EX_r[18]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \aluout_EX_r[18]~159 (
// Equation(s):
// \aluout_EX_r[18]~159_combout  = ( \aluout_EX_r[18]~106_combout  & ( op2_ID[4] & ( (!\aluout_EX_r[18]~158_combout  & (\aluout_EX_r[18]~107_combout  & ((!\aluout_EX_r[16]~56_combout ) # (!\op2_ID[5]~DUPLICATE_q )))) ) ) ) # ( !\aluout_EX_r[18]~106_combout  
// & ( op2_ID[4] & ( (!\aluout_EX_r[18]~158_combout  & \aluout_EX_r[18]~107_combout ) ) ) ) # ( \aluout_EX_r[18]~106_combout  & ( !op2_ID[4] & ( (\aluout_EX_r[18]~107_combout  & ((!\aluout_EX_r[16]~56_combout ) # (!\op2_ID[5]~DUPLICATE_q ))) ) ) ) # ( 
// !\aluout_EX_r[18]~106_combout  & ( !op2_ID[4] & ( \aluout_EX_r[18]~107_combout  ) ) )

	.dataa(!\aluout_EX_r[18]~158_combout ),
	.datab(!\aluout_EX_r[16]~56_combout ),
	.datac(!\aluout_EX_r[18]~107_combout ),
	.datad(!\op2_ID[5]~DUPLICATE_q ),
	.datae(!\aluout_EX_r[18]~106_combout ),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~159 .extended_lut = "off";
defparam \aluout_EX_r[18]~159 .lut_mask = 64'h0F0F0F0C0A0A0A08;
defparam \aluout_EX_r[18]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \aluout_EX_r[18]~108 (
// Equation(s):
// \aluout_EX_r[18]~108_combout  = ( \aluout_EX_r[20]~76_combout  & ( \aluout_EX_r[18]~159_combout  & ( (!\aluout_EX_r[18]~105_combout  & ((!op2_ID[3] & (!\Add1~41_sumout )) # (op2_ID[3] & ((!\Add2~41_sumout ))))) ) ) ) # ( !\aluout_EX_r[20]~76_combout  & ( 
// \aluout_EX_r[18]~159_combout  & ( !\aluout_EX_r[18]~105_combout  ) ) )

	.dataa(!\aluout_EX_r[18]~105_combout ),
	.datab(!\Add1~41_sumout ),
	.datac(!op2_ID[3]),
	.datad(!\Add2~41_sumout ),
	.datae(!\aluout_EX_r[20]~76_combout ),
	.dataf(!\aluout_EX_r[18]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~108 .extended_lut = "off";
defparam \aluout_EX_r[18]~108 .lut_mask = 64'h00000000AAAA8A80;
defparam \aluout_EX_r[18]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \aluout_EX_r[18]~109 (
// Equation(s):
// \aluout_EX_r[18]~109_combout  = ( regval1_ID[18] & ( immval_ID[15] & ( (!\aluout_EX_r[2]~1_combout  & (((!\aluout_EX_r[18]~108_combout  & !\aluout_EX[18]~1_combout )))) # (\aluout_EX_r[2]~1_combout  & (((\aluout_EX[18]~1_combout )) # (\Add3~81_sumout ))) 
// ) ) ) # ( !regval1_ID[18] & ( immval_ID[15] & ( (!\aluout_EX_r[2]~1_combout  & (((!\aluout_EX_r[18]~108_combout ) # (\aluout_EX[18]~1_combout )))) # (\aluout_EX_r[2]~1_combout  & (\Add3~81_sumout  & ((!\aluout_EX[18]~1_combout )))) ) ) ) # ( 
// regval1_ID[18] & ( !immval_ID[15] & ( (!\aluout_EX_r[2]~1_combout  & (((!\aluout_EX_r[18]~108_combout ) # (\aluout_EX[18]~1_combout )))) # (\aluout_EX_r[2]~1_combout  & (\Add3~81_sumout  & ((!\aluout_EX[18]~1_combout )))) ) ) ) # ( !regval1_ID[18] & ( 
// !immval_ID[15] & ( (!\aluout_EX[18]~1_combout  & ((!\aluout_EX_r[2]~1_combout  & ((!\aluout_EX_r[18]~108_combout ))) # (\aluout_EX_r[2]~1_combout  & (\Add3~81_sumout )))) ) ) )

	.dataa(!\Add3~81_sumout ),
	.datab(!\aluout_EX_r[18]~108_combout ),
	.datac(!\aluout_EX_r[2]~1_combout ),
	.datad(!\aluout_EX[18]~1_combout ),
	.datae(!regval1_ID[18]),
	.dataf(!immval_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~109 .extended_lut = "off";
defparam \aluout_EX_r[18]~109 .lut_mask = 64'hC500C5F0C5F0C50F;
defparam \aluout_EX_r[18]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N31
dffeas \aluout_EX[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[18]~109_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[18]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N7
dffeas \regval_MEM[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[18]~24_combout ),
	.asdata(\aluout_EX[18]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[18] .is_wysiwyg = "true";
defparam \regval_MEM[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N21
cyclonev_lcell_comb \regs[6][18]~feeder (
// Equation(s):
// \regs[6][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][18]~feeder .extended_lut = "off";
defparam \regs[6][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N22
dffeas \regs[6][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N57
cyclonev_lcell_comb \regs[14][18]~feeder (
// Equation(s):
// \regs[14][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][18]~feeder .extended_lut = "off";
defparam \regs[14][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N58
dffeas \regs[14][18] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N12
cyclonev_lcell_comb \regval1_ID~30 (
// Equation(s):
// \regval1_ID~30_combout  = ( \regs[14][18]~q  & ( inst_FE[7] & ( (\regs[8][18]~q ) # (inst_FE[6]) ) ) ) # ( !\regs[14][18]~q  & ( inst_FE[7] & ( (!inst_FE[6] & \regs[8][18]~q ) ) ) ) # ( \regs[14][18]~q  & ( !inst_FE[7] & ( (!inst_FE[6] & ((\regs[0][18]~q 
// ))) # (inst_FE[6] & (\regs[6][18]~q )) ) ) ) # ( !\regs[14][18]~q  & ( !inst_FE[7] & ( (!inst_FE[6] & ((\regs[0][18]~q ))) # (inst_FE[6] & (\regs[6][18]~q )) ) ) )

	.dataa(!\regs[6][18]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[8][18]~q ),
	.datad(!\regs[0][18]~q ),
	.datae(!\regs[14][18]~q ),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~30 .extended_lut = "off";
defparam \regval1_ID~30 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \regval1_ID~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N13
dffeas \regval1_ID[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[18] .is_wysiwyg = "true";
defparam \regval1_ID[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N6
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( regval1_ID[17] & ( regval1_ID[20] & ( (!regval2_ID[1] & (((!regval2_ID[0])) # (regval1_ID[19]))) # (regval2_ID[1] & (((regval2_ID[0]) # (regval1_ID[18])))) ) ) ) # ( !regval1_ID[17] & ( regval1_ID[20] & ( (!regval2_ID[1] & 
// (((!regval2_ID[0])) # (regval1_ID[19]))) # (regval2_ID[1] & (((regval1_ID[18] & !regval2_ID[0])))) ) ) ) # ( regval1_ID[17] & ( !regval1_ID[20] & ( (!regval2_ID[1] & (regval1_ID[19] & ((regval2_ID[0])))) # (regval2_ID[1] & (((regval2_ID[0]) # 
// (regval1_ID[18])))) ) ) ) # ( !regval1_ID[17] & ( !regval1_ID[20] & ( (!regval2_ID[1] & (regval1_ID[19] & ((regval2_ID[0])))) # (regval2_ID[1] & (((regval1_ID[18] & !regval2_ID[0])))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[19]),
	.datac(!regval1_ID[18]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[17]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h05220577AF22AF77;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N48
cyclonev_lcell_comb \aluout_EX_r[24]~64 (
// Equation(s):
// \aluout_EX_r[24]~64_combout  = ( regval2_ID[3] & ( \ShiftLeft0~27_combout  & ( (!regval2_ID[2]) # (\ShiftLeft0~29_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~27_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~26_combout ))) # (regval2_ID[2] & 
// (\ShiftLeft0~28_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~27_combout  & ( (regval2_ID[2] & \ShiftLeft0~29_combout ) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~27_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~26_combout ))) # (regval2_ID[2] & 
// (\ShiftLeft0~28_combout )) ) ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~26_combout ),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~64 .extended_lut = "off";
defparam \aluout_EX_r[24]~64 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \aluout_EX_r[24]~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N6
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \ShiftLeft0~14_combout  & ( (!regval2_ID[3] & (((\ShiftLeft0~15_combout )) # (regval2_ID[2]))) # (regval2_ID[3] & (!regval2_ID[2] & ((\ShiftLeft0~16_combout )))) ) ) # ( !\ShiftLeft0~14_combout  & ( (!regval2_ID[2] & 
// ((!regval2_ID[3] & (\ShiftLeft0~15_combout )) # (regval2_ID[3] & ((\ShiftLeft0~16_combout ))))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!\ShiftLeft0~16_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N36
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( \ShiftRight0~31_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # ((\ShiftRight0~30_combout )))) # (regval2_ID[3] & (((regval1_ID[31])))) ) ) # ( !\ShiftRight0~31_combout  & ( (!regval2_ID[3] & (regval2_ID[2] & 
// ((\ShiftRight0~30_combout )))) # (regval2_ID[3] & (((regval1_ID[31])))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~30_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h03530353A3F3A3F3;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N27
cyclonev_lcell_comb \aluout_EX_r[24]~65 (
// Equation(s):
// \aluout_EX_r[24]~65_combout  = ( \aluout_EX[18]~4_combout  & ( regval1_ID[31] & ( (!op2_ID[0]) # (\ShiftLeft0~17_combout ) ) ) ) # ( !\aluout_EX[18]~4_combout  & ( regval1_ID[31] & ( (!op2_ID[0] & ((\ShiftRight0~32_combout ))) # (op2_ID[0] & 
// (\aluout_EX_r[24]~64_combout )) ) ) ) # ( \aluout_EX[18]~4_combout  & ( !regval1_ID[31] & ( (op2_ID[0] & \ShiftLeft0~17_combout ) ) ) ) # ( !\aluout_EX[18]~4_combout  & ( !regval1_ID[31] & ( (!op2_ID[0] & ((\ShiftRight0~32_combout ))) # (op2_ID[0] & 
// (\aluout_EX_r[24]~64_combout )) ) ) )

	.dataa(!\aluout_EX_r[24]~64_combout ),
	.datab(!op2_ID[0]),
	.datac(!\ShiftLeft0~17_combout ),
	.datad(!\ShiftRight0~32_combout ),
	.datae(!\aluout_EX[18]~4_combout ),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~65 .extended_lut = "off";
defparam \aluout_EX_r[24]~65 .lut_mask = 64'h11DD030311DDCFCF;
defparam \aluout_EX_r[24]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \aluout_EX_r[24]~175 (
// Equation(s):
// \aluout_EX_r[24]~175_combout  = ( \aluout_EX_r[21]~57_combout  & ( regval1_ID[24] & ( ((!\op2_ID[5]~DUPLICATE_q  & ((\Add1~5_sumout ))) # (\op2_ID[5]~DUPLICATE_q  & (regval2_ID[24]))) # (op2_ID[0]) ) ) ) # ( \aluout_EX_r[21]~57_combout  & ( 
// !regval1_ID[24] & ( (!op2_ID[0] & (!\op2_ID[5]~DUPLICATE_q  & ((\Add1~5_sumout )))) # (op2_ID[0] & (((regval2_ID[24])))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!regval2_ID[24]),
	.datad(!\Add1~5_sumout ),
	.datae(!\aluout_EX_r[21]~57_combout ),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~175 .extended_lut = "off";
defparam \aluout_EX_r[24]~175 .lut_mask = 64'h0000058D000057DF;
defparam \aluout_EX_r[24]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \aluout_EX_r[24]~176 (
// Equation(s):
// \aluout_EX_r[24]~176_combout  = ( \aluout_EX_r[24]~175_combout  ) # ( !\aluout_EX_r[24]~175_combout  & ( ((op2_ID[4] & \aluout_EX_r[24]~65_combout )) # (\aluout_EX_r[24]~66_combout ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[24]~66_combout ),
	.datac(!op2_ID[4]),
	.datad(!\aluout_EX_r[24]~65_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[24]~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~176 .extended_lut = "off";
defparam \aluout_EX_r[24]~176 .lut_mask = 64'h333F333FFFFFFFFF;
defparam \aluout_EX_r[24]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \aluout_EX_r[24]~214 (
// Equation(s):
// \aluout_EX_r[24]~214_combout  = ( !\op2_ID[5]~DUPLICATE_q  & ( ((!op2_ID[0] & (\aluout_EX_r[21]~60_combout  & (\Add2~5_sumout )))) # (\aluout_EX_r[24]~176_combout ) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( ((!op2_ID[0] & (\aluout_EX_r[21]~60_combout  & 
// ((!regval1_ID[24]) # (!regval2_ID[24]))))) # (\aluout_EX_r[24]~176_combout ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[21]~60_combout ),
	.datac(!regval1_ID[24]),
	.datad(!\aluout_EX_r[24]~176_combout ),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!regval2_ID[24]),
	.datag(!\Add2~5_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~214 .extended_lut = "on";
defparam \aluout_EX_r[24]~214 .lut_mask = 64'h02FF22FF02FF20FF;
defparam \aluout_EX_r[24]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( regval1_ID[24] ) + ( immval_ID[15] ) + ( \Add3~70  ))
// \Add3~46  = CARRY(( regval1_ID[24] ) + ( immval_ID[15] ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(!immval_ID[15]),
	.datac(!regval1_ID[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \aluout_EX_r[24]~67 (
// Equation(s):
// \aluout_EX_r[24]~67_combout  = ( \Add3~45_sumout  & ( regval1_ID[24] & ( (!\aluout_EX[18]~1_combout  & (((\aluout_EX_r[2]~1_combout )) # (\aluout_EX_r[24]~214_combout ))) # (\aluout_EX[18]~1_combout  & ((!\aluout_EX_r[2]~1_combout  $ (immval_ID[15])))) ) 
// ) ) # ( !\Add3~45_sumout  & ( regval1_ID[24] & ( (!\aluout_EX[18]~1_combout  & (\aluout_EX_r[24]~214_combout  & (!\aluout_EX_r[2]~1_combout ))) # (\aluout_EX[18]~1_combout  & ((!\aluout_EX_r[2]~1_combout  $ (immval_ID[15])))) ) ) ) # ( \Add3~45_sumout  & 
// ( !regval1_ID[24] & ( (!\aluout_EX_r[2]~1_combout  & ((!\aluout_EX[18]~1_combout  & (\aluout_EX_r[24]~214_combout )) # (\aluout_EX[18]~1_combout  & ((immval_ID[15]))))) # (\aluout_EX_r[2]~1_combout  & (((!\aluout_EX[18]~1_combout )))) ) ) ) # ( 
// !\Add3~45_sumout  & ( !regval1_ID[24] & ( (!\aluout_EX_r[2]~1_combout  & ((!\aluout_EX[18]~1_combout  & (\aluout_EX_r[24]~214_combout )) # (\aluout_EX[18]~1_combout  & ((immval_ID[15]))))) ) ) )

	.dataa(!\aluout_EX_r[24]~214_combout ),
	.datab(!\aluout_EX_r[2]~1_combout ),
	.datac(!immval_ID[15]),
	.datad(!\aluout_EX[18]~1_combout ),
	.datae(!\Add3~45_sumout ),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~67 .extended_lut = "off";
defparam \aluout_EX_r[24]~67 .lut_mask = 64'h440C770C44C377C3;
defparam \aluout_EX_r[24]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N37
dffeas \aluout_EX[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[24]~67_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[24] .is_wysiwyg = "true";
defparam \aluout_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N49
dffeas \regval_MEM[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[24]~50_combout ),
	.asdata(aluout_EX[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[24] .is_wysiwyg = "true";
defparam \regval_MEM[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N52
dffeas \regs[6][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N41
dffeas \regs[14][24] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N30
cyclonev_lcell_comb \regval1_ID~10 (
// Equation(s):
// \regval1_ID~10_combout  = ( \regs[0][24]~q  & ( \regs[8][24]~q  & ( (!inst_FE[6]) # ((!inst_FE[7] & (\regs[6][24]~q )) # (inst_FE[7] & ((\regs[14][24]~q )))) ) ) ) # ( !\regs[0][24]~q  & ( \regs[8][24]~q  & ( (!inst_FE[6] & (((inst_FE[7])))) # (inst_FE[6] 
// & ((!inst_FE[7] & (\regs[6][24]~q )) # (inst_FE[7] & ((\regs[14][24]~q ))))) ) ) ) # ( \regs[0][24]~q  & ( !\regs[8][24]~q  & ( (!inst_FE[6] & (((!inst_FE[7])))) # (inst_FE[6] & ((!inst_FE[7] & (\regs[6][24]~q )) # (inst_FE[7] & ((\regs[14][24]~q ))))) ) 
// ) ) # ( !\regs[0][24]~q  & ( !\regs[8][24]~q  & ( (inst_FE[6] & ((!inst_FE[7] & (\regs[6][24]~q )) # (inst_FE[7] & ((\regs[14][24]~q ))))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[6][24]~q ),
	.datac(!\regs[14][24]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[0][24]~q ),
	.dataf(!\regs[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~10 .extended_lut = "off";
defparam \regval1_ID~10 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \regval1_ID~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N31
dffeas \regval1_ID[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[24] .is_wysiwyg = "true";
defparam \regval1_ID[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N48
cyclonev_lcell_comb \aluout_EX_r[25]~62 (
// Equation(s):
// \aluout_EX_r[25]~62_combout  = ( \aluout_EX_r[21]~61_combout  & ( (!regval2_ID[25] & ((!regval1_ID[25]) # ((!\aluout_EX[18]~3_combout  & \aluout_EX[18]~2_combout )))) # (regval2_ID[25] & (\aluout_EX[18]~2_combout  & (!\aluout_EX[18]~3_combout  $ 
// (regval1_ID[25])))) ) ) # ( !\aluout_EX_r[21]~61_combout  & ( (\aluout_EX[18]~2_combout  & (!\aluout_EX[18]~3_combout  $ (!regval2_ID[25] $ (regval1_ID[25])))) ) )

	.dataa(!\aluout_EX[18]~3_combout ),
	.datab(!\aluout_EX[18]~2_combout ),
	.datac(!regval2_ID[25]),
	.datad(!regval1_ID[25]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[21]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~62 .extended_lut = "off";
defparam \aluout_EX_r[25]~62 .lut_mask = 64'h12211221F221F221;
defparam \aluout_EX_r[25]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N42
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( \ShiftRight0~7_combout  & ( (!regval2_ID[3] & (((regval2_ID[2]) # (\ShiftRight0~8_combout )))) # (regval2_ID[3] & (regval1_ID[31])) ) ) # ( !\ShiftRight0~7_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~8_combout  & 
// !regval2_ID[2])))) # (regval2_ID[3] & (regval1_ID[31])) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~8_combout ),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N36
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( \ShiftLeft0~0_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~12_combout ))) # (regval2_ID[3] & (\ShiftLeft0~1_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])))) ) ) # ( !\ShiftLeft0~0_combout  & ( 
// (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~12_combout ))) # (regval2_ID[3] & (\ShiftLeft0~1_combout )))) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h0C440C443F443F44;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N42
cyclonev_lcell_comb \aluout_EX_r[25]~58 (
// Equation(s):
// \aluout_EX_r[25]~58_combout  = ( regval2_ID[3] & ( \ShiftLeft0~24_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~23_combout )) # (regval2_ID[2] & ((\ShiftLeft0~25_combout ))) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~24_combout  & ( (\ShiftLeft0~22_combout ) 
// # (regval2_ID[2]) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~24_combout  & ( (!regval2_ID[2] & (\ShiftLeft0~23_combout )) # (regval2_ID[2] & ((\ShiftLeft0~25_combout ))) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~24_combout  & ( (!regval2_ID[2] & 
// \ShiftLeft0~22_combout ) ) ) )

	.dataa(!\ShiftLeft0~23_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~22_combout ),
	.datad(!\ShiftLeft0~25_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~58 .extended_lut = "off";
defparam \aluout_EX_r[25]~58 .lut_mask = 64'h0C0C44773F3F4477;
defparam \aluout_EX_r[25]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N48
cyclonev_lcell_comb \aluout_EX_r[25]~59 (
// Equation(s):
// \aluout_EX_r[25]~59_combout  = ( \ShiftLeft0~13_combout  & ( \aluout_EX_r[25]~58_combout  & ( ((!\aluout_EX[18]~4_combout  & (\ShiftRight0~29_combout )) # (\aluout_EX[18]~4_combout  & ((regval1_ID[31])))) # (op2_ID[0]) ) ) ) # ( !\ShiftLeft0~13_combout  & 
// ( \aluout_EX_r[25]~58_combout  & ( (!\aluout_EX[18]~4_combout  & (((op2_ID[0])) # (\ShiftRight0~29_combout ))) # (\aluout_EX[18]~4_combout  & (((regval1_ID[31] & !op2_ID[0])))) ) ) ) # ( \ShiftLeft0~13_combout  & ( !\aluout_EX_r[25]~58_combout  & ( 
// (!\aluout_EX[18]~4_combout  & (\ShiftRight0~29_combout  & ((!op2_ID[0])))) # (\aluout_EX[18]~4_combout  & (((op2_ID[0]) # (regval1_ID[31])))) ) ) ) # ( !\ShiftLeft0~13_combout  & ( !\aluout_EX_r[25]~58_combout  & ( (!op2_ID[0] & 
// ((!\aluout_EX[18]~4_combout  & (\ShiftRight0~29_combout )) # (\aluout_EX[18]~4_combout  & ((regval1_ID[31]))))) ) ) )

	.dataa(!\ShiftRight0~29_combout ),
	.datab(!regval1_ID[31]),
	.datac(!\aluout_EX[18]~4_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftLeft0~13_combout ),
	.dataf(!\aluout_EX_r[25]~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~59 .extended_lut = "off";
defparam \aluout_EX_r[25]~59 .lut_mask = 64'h5300530F53F053FF;
defparam \aluout_EX_r[25]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N18
cyclonev_lcell_comb \aluout_EX_r[25]~173 (
// Equation(s):
// \aluout_EX_r[25]~173_combout  = ( \aluout_EX_r[21]~57_combout  & ( op2_ID[0] & ( (regval1_ID[25]) # (regval2_ID[25]) ) ) ) # ( \aluout_EX_r[21]~57_combout  & ( !op2_ID[0] & ( (!\op2_ID[5]~DUPLICATE_q  & (((\Add1~1_sumout )))) # (\op2_ID[5]~DUPLICATE_q  & 
// (regval2_ID[25] & ((regval1_ID[25])))) ) ) )

	.dataa(!regval2_ID[25]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!\Add1~1_sumout ),
	.datad(!regval1_ID[25]),
	.datae(!\aluout_EX_r[21]~57_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~173 .extended_lut = "off";
defparam \aluout_EX_r[25]~173 .lut_mask = 64'h00000C1D000055FF;
defparam \aluout_EX_r[25]~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N6
cyclonev_lcell_comb \aluout_EX_r[25]~174 (
// Equation(s):
// \aluout_EX_r[25]~174_combout  = ( \aluout_EX_r[25]~173_combout  ) # ( !\aluout_EX_r[25]~173_combout  & ( ((op2_ID[4] & \aluout_EX_r[25]~59_combout )) # (\aluout_EX_r[25]~62_combout ) ) )

	.dataa(!op2_ID[4]),
	.datab(gnd),
	.datac(!\aluout_EX_r[25]~62_combout ),
	.datad(!\aluout_EX_r[25]~59_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[25]~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~174 .extended_lut = "off";
defparam \aluout_EX_r[25]~174 .lut_mask = 64'h0F5F0F5FFFFFFFFF;
defparam \aluout_EX_r[25]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N42
cyclonev_lcell_comb \aluout_EX_r[25]~218 (
// Equation(s):
// \aluout_EX_r[25]~218_combout  = ( !\op2_ID[5]~DUPLICATE_q  & ( ((!op2_ID[0] & (\aluout_EX_r[21]~60_combout  & (\Add2~1_sumout )))) # (\aluout_EX_r[25]~174_combout ) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( ((!op2_ID[0] & (\aluout_EX_r[21]~60_combout  & 
// ((!regval1_ID[25]) # (!regval2_ID[25]))))) # (\aluout_EX_r[25]~174_combout ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[21]~60_combout ),
	.datac(!regval1_ID[25]),
	.datad(!\aluout_EX_r[25]~174_combout ),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!regval2_ID[25]),
	.datag(!\Add2~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~218 .extended_lut = "on";
defparam \aluout_EX_r[25]~218 .lut_mask = 64'h02FF22FF02FF20FF;
defparam \aluout_EX_r[25]~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \aluout_EX_r[25]~63 (
// Equation(s):
// \aluout_EX_r[25]~63_combout  = ( \aluout_EX_r[2]~1_combout  & ( \aluout_EX_r[25]~218_combout  & ( (!\aluout_EX[18]~1_combout  & (((\Add3~41_sumout )))) # (\aluout_EX[18]~1_combout  & (regval1_ID[25] & (immval_ID[15]))) ) ) ) # ( !\aluout_EX_r[2]~1_combout 
//  & ( \aluout_EX_r[25]~218_combout  & ( (!\aluout_EX[18]~1_combout ) # (!regval1_ID[25] $ (!immval_ID[15])) ) ) ) # ( \aluout_EX_r[2]~1_combout  & ( !\aluout_EX_r[25]~218_combout  & ( (!\aluout_EX[18]~1_combout  & (((\Add3~41_sumout )))) # 
// (\aluout_EX[18]~1_combout  & (regval1_ID[25] & (immval_ID[15]))) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & ( !\aluout_EX_r[25]~218_combout  & ( (\aluout_EX[18]~1_combout  & (!regval1_ID[25] $ (!immval_ID[15]))) ) ) )

	.dataa(!regval1_ID[25]),
	.datab(!\aluout_EX[18]~1_combout ),
	.datac(!immval_ID[15]),
	.datad(!\Add3~41_sumout ),
	.datae(!\aluout_EX_r[2]~1_combout ),
	.dataf(!\aluout_EX_r[25]~218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~63 .extended_lut = "off";
defparam \aluout_EX_r[25]~63 .lut_mask = 64'h121201CDDEDE01CD;
defparam \aluout_EX_r[25]~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N31
dffeas \aluout_EX[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[25]~63_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[25] .is_wysiwyg = "true";
defparam \aluout_EX[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N43
dffeas \regval_MEM[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[25]~48_combout ),
	.asdata(aluout_EX[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[25] .is_wysiwyg = "true";
defparam \regval_MEM[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N48
cyclonev_lcell_comb \regs[6][25]~feeder (
// Equation(s):
// \regs[6][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][25]~feeder .extended_lut = "off";
defparam \regs[6][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N49
dffeas \regs[6][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N49
dffeas \regs[14][25] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N0
cyclonev_lcell_comb \regval1_ID~13 (
// Equation(s):
// \regval1_ID~13_combout  = ( \regs[8][25]~q  & ( inst_FE[7] & ( (!inst_FE[6]) # (\regs[14][25]~q ) ) ) ) # ( !\regs[8][25]~q  & ( inst_FE[7] & ( (inst_FE[6] & \regs[14][25]~q ) ) ) ) # ( \regs[8][25]~q  & ( !inst_FE[7] & ( (!inst_FE[6] & ((\regs[0][25]~q 
// ))) # (inst_FE[6] & (\regs[6][25]~q )) ) ) ) # ( !\regs[8][25]~q  & ( !inst_FE[7] & ( (!inst_FE[6] & ((\regs[0][25]~q ))) # (inst_FE[6] & (\regs[6][25]~q )) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[6][25]~q ),
	.datac(!\regs[0][25]~q ),
	.datad(!\regs[14][25]~q ),
	.datae(!\regs[8][25]~q ),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~13 .extended_lut = "off";
defparam \regval1_ID~13 .lut_mask = 64'h1B1B1B1B0055AAFF;
defparam \regval1_ID~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N1
dffeas \regval1_ID[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[25] .is_wysiwyg = "true";
defparam \regval1_ID[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N6
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( regval1_ID[24] & ( regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[25])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[26]))) ) ) ) # ( !regval1_ID[24] & ( regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[25])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[26]))) ) ) ) # ( regval1_ID[24] & ( !regval2_ID[1] & ( (regval1_ID[23]) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[24] & ( !regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// regval1_ID[23]) ) ) )

	.dataa(!regval1_ID[25]),
	.datab(!regval1_ID[26]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[23]),
	.datae(!regval1_ID[24]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h00F00FFF53535353;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N12
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( regval1_ID[21] & ( regval1_ID[20] & ( (!regval2_ID[1] & (((regval1_ID[19]) # (\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[22]))) ) ) ) # ( !regval1_ID[21] & ( 
// regval1_ID[20] & ( (!regval2_ID[1] & (((regval1_ID[19]) # (\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (regval1_ID[22] & (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[21] & ( !regval1_ID[20] & ( (!regval2_ID[1] & 
// (((!\regval2_ID[0]~DUPLICATE_q  & regval1_ID[19])))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[22]))) ) ) ) # ( !regval1_ID[21] & ( !regval1_ID[20] & ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q  & regval1_ID[19])))) # 
// (regval2_ID[1] & (regval1_ID[22] & (\regval2_ID[0]~DUPLICATE_q ))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[22]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[19]),
	.datae(!regval1_ID[21]),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( regval2_ID[3] & ( \ShiftRight0~14_combout  & ( (!regval2_ID[2]) # (regval1_ID[31]) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~14_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~20_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~15_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~14_combout  & ( (regval2_ID[2] & regval1_ID[31]) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~14_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~20_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~15_combout )) ) ) )

	.dataa(!\ShiftRight0~15_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~20_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h11DD030311DDCFCF;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N48
cyclonev_lcell_comb \aluout_EX_r[19]~110 (
// Equation(s):
// \aluout_EX_r[19]~110_combout  = ( regval2_ID[3] & ( \ShiftLeft0~36_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~6_combout ))) # (regval2_ID[2] & (\ShiftLeft0~3_combout )) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~36_combout  & ( (\ShiftLeft0~37_combout ) # 
// (regval2_ID[2]) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~36_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~6_combout ))) # (regval2_ID[2] & (\ShiftLeft0~3_combout )) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~36_combout  & ( (!regval2_ID[2] & 
// \ShiftLeft0~37_combout ) ) ) )

	.dataa(!\ShiftLeft0~3_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~37_combout ),
	.datad(!\ShiftLeft0~6_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~110 .extended_lut = "off";
defparam \aluout_EX_r[19]~110 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \aluout_EX_r[19]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[19]~160 (
// Equation(s):
// \aluout_EX_r[19]~160_combout  = ( \aluout_EX[18]~4_combout  & ( \aluout_EX_r[19]~110_combout  & ( (!op2_ID[0] & ((regval1_ID[31]))) # (op2_ID[0] & (\ShiftLeft0~20_combout )) ) ) ) # ( !\aluout_EX[18]~4_combout  & ( \aluout_EX_r[19]~110_combout  & ( 
// (\ShiftRight0~41_combout ) # (op2_ID[0]) ) ) ) # ( \aluout_EX[18]~4_combout  & ( !\aluout_EX_r[19]~110_combout  & ( (!op2_ID[0] & ((regval1_ID[31]))) # (op2_ID[0] & (\ShiftLeft0~20_combout )) ) ) ) # ( !\aluout_EX[18]~4_combout  & ( 
// !\aluout_EX_r[19]~110_combout  & ( (!op2_ID[0] & \ShiftRight0~41_combout ) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\ShiftLeft0~20_combout ),
	.datac(!\ShiftRight0~41_combout ),
	.datad(!regval1_ID[31]),
	.datae(!\aluout_EX[18]~4_combout ),
	.dataf(!\aluout_EX_r[19]~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~160 .extended_lut = "off";
defparam \aluout_EX_r[19]~160 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \aluout_EX_r[19]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \aluout_EX_r[19]~113 (
// Equation(s):
// \aluout_EX_r[19]~113_combout  = ( \aluout_EX_r[20]~80_combout  & ( (!regval2_ID[19] & (!regval1_ID[19] & ((!\aluout_EX[18]~2_combout ) # (!\aluout_EX[18]~3_combout )))) ) ) # ( !\aluout_EX_r[20]~80_combout  & ( (!\aluout_EX[18]~2_combout ) # 
// (!\aluout_EX[18]~3_combout  $ (!regval2_ID[19] $ (!regval1_ID[19]))) ) )

	.dataa(!\aluout_EX[18]~2_combout ),
	.datab(!\aluout_EX[18]~3_combout ),
	.datac(!regval2_ID[19]),
	.datad(!regval1_ID[19]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[20]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~113 .extended_lut = "off";
defparam \aluout_EX_r[19]~113 .lut_mask = 64'hEBBEEBBEE000E000;
defparam \aluout_EX_r[19]~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N54
cyclonev_lcell_comb \aluout_EX_r[19]~161 (
// Equation(s):
// \aluout_EX_r[19]~161_combout  = ( op2_ID[4] & ( \aluout_EX_r[19]~113_combout  & ( (!\aluout_EX_r[19]~160_combout  & ((!\aluout_EX_r[16]~56_combout ) # ((!\aluout_EX_r[19]~112_combout ) # (!\op2_ID[5]~DUPLICATE_q )))) ) ) ) # ( !op2_ID[4] & ( 
// \aluout_EX_r[19]~113_combout  & ( (!\aluout_EX_r[16]~56_combout ) # ((!\aluout_EX_r[19]~112_combout ) # (!\op2_ID[5]~DUPLICATE_q )) ) ) )

	.dataa(!\aluout_EX_r[16]~56_combout ),
	.datab(!\aluout_EX_r[19]~112_combout ),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[19]~160_combout ),
	.datae(!op2_ID[4]),
	.dataf(!\aluout_EX_r[19]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~161 .extended_lut = "off";
defparam \aluout_EX_r[19]~161 .lut_mask = 64'h00000000FEFEFE00;
defparam \aluout_EX_r[19]~161 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \aluout_EX_r[19]~111 (
// Equation(s):
// \aluout_EX_r[19]~111_combout  = ( regval2_ID[19] & ( (!op2_ID[0] & (\op2_ID[5]~DUPLICATE_q  & (\aluout_EX_r[21]~60_combout  & !regval1_ID[19]))) ) ) # ( !regval2_ID[19] & ( (\aluout_EX_r[21]~60_combout  & (!regval1_ID[19] & ((\op2_ID[5]~DUPLICATE_q ) # 
// (op2_ID[0])))) ) )

	.dataa(!op2_ID[0]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[21]~60_combout ),
	.datad(!regval1_ID[19]),
	.datae(gnd),
	.dataf(!regval2_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~111 .extended_lut = "off";
defparam \aluout_EX_r[19]~111 .lut_mask = 64'h0700070002000200;
defparam \aluout_EX_r[19]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N48
cyclonev_lcell_comb \aluout_EX_r[19]~114 (
// Equation(s):
// \aluout_EX_r[19]~114_combout  = ( !\aluout_EX_r[19]~111_combout  & ( op2_ID[3] & ( (\aluout_EX_r[19]~161_combout  & ((!\Add2~45_sumout ) # (!\aluout_EX_r[20]~76_combout ))) ) ) ) # ( !\aluout_EX_r[19]~111_combout  & ( !op2_ID[3] & ( 
// (\aluout_EX_r[19]~161_combout  & ((!\Add1~45_sumout ) # (!\aluout_EX_r[20]~76_combout ))) ) ) )

	.dataa(!\aluout_EX_r[19]~161_combout ),
	.datab(!\Add2~45_sumout ),
	.datac(!\Add1~45_sumout ),
	.datad(!\aluout_EX_r[20]~76_combout ),
	.datae(!\aluout_EX_r[19]~111_combout ),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~114 .extended_lut = "off";
defparam \aluout_EX_r[19]~114 .lut_mask = 64'h5550000055440000;
defparam \aluout_EX_r[19]~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( regval1_ID[19] ) + ( immval_ID[15] ) + ( \Add3~82  ))
// \Add3~86  = CARRY(( regval1_ID[19] ) + ( immval_ID[15] ) + ( \Add3~82  ))

	.dataa(!immval_ID[15]),
	.datab(gnd),
	.datac(!regval1_ID[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \aluout_EX_r[19]~115 (
// Equation(s):
// \aluout_EX_r[19]~115_combout  = ( \aluout_EX_r[2]~1_combout  & ( immval_ID[15] & ( (!\aluout_EX[18]~1_combout  & ((\Add3~85_sumout ))) # (\aluout_EX[18]~1_combout  & (regval1_ID[19])) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & ( immval_ID[15] & ( 
// (!\aluout_EX[18]~1_combout  & ((!\aluout_EX_r[19]~114_combout ))) # (\aluout_EX[18]~1_combout  & (!regval1_ID[19])) ) ) ) # ( \aluout_EX_r[2]~1_combout  & ( !immval_ID[15] & ( (!\aluout_EX[18]~1_combout  & \Add3~85_sumout ) ) ) ) # ( 
// !\aluout_EX_r[2]~1_combout  & ( !immval_ID[15] & ( (!\aluout_EX[18]~1_combout  & ((!\aluout_EX_r[19]~114_combout ))) # (\aluout_EX[18]~1_combout  & (regval1_ID[19])) ) ) )

	.dataa(!regval1_ID[19]),
	.datab(!\aluout_EX[18]~1_combout ),
	.datac(!\aluout_EX_r[19]~114_combout ),
	.datad(!\Add3~85_sumout ),
	.datae(!\aluout_EX_r[2]~1_combout ),
	.dataf(!immval_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~115 .extended_lut = "off";
defparam \aluout_EX_r[19]~115 .lut_mask = 64'hD1D100CCE2E211DD;
defparam \aluout_EX_r[19]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N7
dffeas \aluout_EX[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[19]~115_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[19] .is_wysiwyg = "true";
defparam \aluout_EX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N25
dffeas \regval_MEM[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[19]~58_combout ),
	.asdata(aluout_EX[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[19] .is_wysiwyg = "true";
defparam \regval_MEM[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N51
cyclonev_lcell_comb \regs[0][19]~feeder (
// Equation(s):
// \regs[0][19]~feeder_combout  = regval_MEM[19]

	.dataa(!regval_MEM[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][19]~feeder .extended_lut = "off";
defparam \regs[0][19]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[0][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N52
dffeas \regs[0][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N54
cyclonev_lcell_comb \regs[14][19]~feeder (
// Equation(s):
// \regs[14][19]~feeder_combout  = ( regval_MEM[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][19]~feeder .extended_lut = "off";
defparam \regs[14][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N55
dffeas \regs[14][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \regs[6][19]~feeder (
// Equation(s):
// \regs[6][19]~feeder_combout  = ( regval_MEM[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][19]~feeder .extended_lut = "off";
defparam \regs[6][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N19
dffeas \regs[6][19] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N6
cyclonev_lcell_comb \regval1_ID~29 (
// Equation(s):
// \regval1_ID~29_combout  = ( \regs[8][19]~q  & ( \regs[6][19]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[0][19]~q ))) # (inst_FE[6] & (((!inst_FE[7]) # (\regs[14][19]~q )))) ) ) ) # ( !\regs[8][19]~q  & ( \regs[6][19]~q  & ( (!inst_FE[6] & 
// (\regs[0][19]~q  & (!inst_FE[7]))) # (inst_FE[6] & (((!inst_FE[7]) # (\regs[14][19]~q )))) ) ) ) # ( \regs[8][19]~q  & ( !\regs[6][19]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[0][19]~q ))) # (inst_FE[6] & (((inst_FE[7] & \regs[14][19]~q )))) ) ) ) # 
// ( !\regs[8][19]~q  & ( !\regs[6][19]~q  & ( (!inst_FE[6] & (\regs[0][19]~q  & (!inst_FE[7]))) # (inst_FE[6] & (((inst_FE[7] & \regs[14][19]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[0][19]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[14][19]~q ),
	.datae(!\regs[8][19]~q ),
	.dataf(!\regs[6][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~29 .extended_lut = "off";
defparam \regval1_ID~29 .lut_mask = 64'h20252A2F70757A7F;
defparam \regval1_ID~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N7
dffeas \regval1_ID[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[19] .is_wysiwyg = "true";
defparam \regval1_ID[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \aluout_EX_r[20]~79 (
// Equation(s):
// \aluout_EX_r[20]~79_combout  = ( op2_ID[0] & ( (regval1_ID[20] & (regval2_ID[20] & !op2_ID[3])) ) ) # ( !op2_ID[0] & ( (!regval2_ID[20] & ((op2_ID[3]))) # (regval2_ID[20] & (regval1_ID[20] & !op2_ID[3])) ) )

	.dataa(!regval1_ID[20]),
	.datab(!regval2_ID[20]),
	.datac(!op2_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~79 .extended_lut = "off";
defparam \aluout_EX_r[20]~79 .lut_mask = 64'h1C1C1C1C10101010;
defparam \aluout_EX_r[20]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N33
cyclonev_lcell_comb \aluout_EX_r[20]~81 (
// Equation(s):
// \aluout_EX_r[20]~81_combout  = ( \aluout_EX[18]~3_combout  & ( (!regval1_ID[20] & ((!regval2_ID[20] & ((!\aluout_EX[18]~2_combout ))) # (regval2_ID[20] & (!\aluout_EX_r[20]~80_combout )))) # (regval1_ID[20] & (!\aluout_EX_r[20]~80_combout  & 
// ((!regval2_ID[20]) # (!\aluout_EX[18]~2_combout )))) ) ) # ( !\aluout_EX[18]~3_combout  & ( (!\aluout_EX_r[20]~80_combout  & ((!\aluout_EX[18]~2_combout ) # (!regval1_ID[20] $ (regval2_ID[20])))) # (\aluout_EX_r[20]~80_combout  & (!regval1_ID[20] & 
// (!regval2_ID[20]))) ) )

	.dataa(!regval1_ID[20]),
	.datab(!regval2_ID[20]),
	.datac(!\aluout_EX_r[20]~80_combout ),
	.datad(!\aluout_EX[18]~2_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX[18]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~81 .extended_lut = "off";
defparam \aluout_EX_r[20]~81 .lut_mask = 64'hF898F898F860F860;
defparam \aluout_EX_r[20]~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[20]~77 (
// Equation(s):
// \aluout_EX_r[20]~77_combout  = ( regval2_ID[3] & ( \ShiftLeft0~27_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[2] & (\ShiftLeft0~15_combout )) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~27_combout  & ( (regval2_ID[2]) # 
// (\ShiftLeft0~28_combout ) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~27_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[2] & (\ShiftLeft0~15_combout )) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~27_combout  & ( 
// (\ShiftLeft0~28_combout  & !regval2_ID[2]) ) ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!\ShiftLeft0~29_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~77 .extended_lut = "off";
defparam \aluout_EX_r[20]~77 .lut_mask = 64'h444403CF777703CF;
defparam \aluout_EX_r[20]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N0
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( regval2_ID[2] & ( \ShiftRight0~31_combout  & ( (!regval2_ID[3]) # (regval1_ID[31]) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~31_combout  & ( (!regval2_ID[3] & ((\ShiftRight0~36_combout ))) # (regval2_ID[3] & 
// (\ShiftRight0~30_combout )) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~31_combout  & ( (regval1_ID[31] & regval2_ID[3]) ) ) ) # ( !regval2_ID[2] & ( !\ShiftRight0~31_combout  & ( (!regval2_ID[3] & ((\ShiftRight0~36_combout ))) # (regval2_ID[3] & 
// (\ShiftRight0~30_combout )) ) ) )

	.dataa(!\ShiftRight0~30_combout ),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~36_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h05F5030305F5F3F3;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y6_N12
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( \ShiftLeft0~14_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # (\ShiftLeft0~16_combout ))) ) ) # ( !\ShiftLeft0~14_combout  & ( (regval2_ID[2] & (\ShiftLeft0~16_combout  & !regval2_ID[3])) ) )

	.dataa(gnd),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~16_combout ),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h03000300CF00CF00;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[20]~162 (
// Equation(s):
// \aluout_EX_r[20]~162_combout  = ( op2_ID[0] & ( \ShiftLeft0~19_combout  & ( (\aluout_EX[18]~4_combout ) # (\aluout_EX_r[20]~77_combout ) ) ) ) # ( !op2_ID[0] & ( \ShiftLeft0~19_combout  & ( (!\aluout_EX[18]~4_combout  & (\ShiftRight0~39_combout )) # 
// (\aluout_EX[18]~4_combout  & ((regval1_ID[31]))) ) ) ) # ( op2_ID[0] & ( !\ShiftLeft0~19_combout  & ( (\aluout_EX_r[20]~77_combout  & !\aluout_EX[18]~4_combout ) ) ) ) # ( !op2_ID[0] & ( !\ShiftLeft0~19_combout  & ( (!\aluout_EX[18]~4_combout  & 
// (\ShiftRight0~39_combout )) # (\aluout_EX[18]~4_combout  & ((regval1_ID[31]))) ) ) )

	.dataa(!\aluout_EX_r[20]~77_combout ),
	.datab(!\aluout_EX[18]~4_combout ),
	.datac(!\ShiftRight0~39_combout ),
	.datad(!regval1_ID[31]),
	.datae(!op2_ID[0]),
	.dataf(!\ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~162 .extended_lut = "off";
defparam \aluout_EX_r[20]~162 .lut_mask = 64'h0C3F44440C3F7777;
defparam \aluout_EX_r[20]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N0
cyclonev_lcell_comb \aluout_EX_r[20]~205 (
// Equation(s):
// \aluout_EX_r[20]~205_combout  = ( !op2_ID[4] & ( \aluout_EX_r[20]~162_combout  & ( (\aluout_EX_r[20]~81_combout  & ((!\op2_ID[5]~DUPLICATE_q ) # ((!\aluout_EX_r[20]~79_combout ) # (\op2_ID[1]~DUPLICATE_q )))) ) ) ) # ( op2_ID[4] & ( 
// !\aluout_EX_r[20]~162_combout  & ( \aluout_EX_r[20]~81_combout  ) ) ) # ( !op2_ID[4] & ( !\aluout_EX_r[20]~162_combout  & ( (\aluout_EX_r[20]~81_combout  & ((!\op2_ID[5]~DUPLICATE_q ) # ((!\aluout_EX_r[20]~79_combout ) # (\op2_ID[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\op2_ID[5]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[20]~79_combout ),
	.datac(!\aluout_EX_r[20]~81_combout ),
	.datad(!\op2_ID[1]~DUPLICATE_q ),
	.datae(!op2_ID[4]),
	.dataf(!\aluout_EX_r[20]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~205 .extended_lut = "off";
defparam \aluout_EX_r[20]~205 .lut_mask = 64'h0E0F0F0F0E0F0000;
defparam \aluout_EX_r[20]~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N12
cyclonev_lcell_comb \aluout_EX_r[20]~82 (
// Equation(s):
// \aluout_EX_r[20]~82_combout  = ( \aluout_EX_r[20]~205_combout  & ( op2_ID[3] & ( (!\aluout_EX_r[20]~78_combout  & ((!\Add2~17_sumout ) # (!\aluout_EX_r[20]~76_combout ))) ) ) ) # ( \aluout_EX_r[20]~205_combout  & ( !op2_ID[3] & ( 
// (!\aluout_EX_r[20]~78_combout  & ((!\Add1~17_sumout ) # (!\aluout_EX_r[20]~76_combout ))) ) ) )

	.dataa(!\aluout_EX_r[20]~78_combout ),
	.datab(!\Add2~17_sumout ),
	.datac(!\Add1~17_sumout ),
	.datad(!\aluout_EX_r[20]~76_combout ),
	.datae(!\aluout_EX_r[20]~205_combout ),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~82 .extended_lut = "off";
defparam \aluout_EX_r[20]~82 .lut_mask = 64'h0000AAA00000AA88;
defparam \aluout_EX_r[20]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( regval1_ID[20] ) + ( immval_ID[15] ) + ( \Add3~86  ))
// \Add3~58  = CARRY(( regval1_ID[20] ) + ( immval_ID[15] ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(!immval_ID[15]),
	.datac(!regval1_ID[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \aluout_EX_r[20]~83 (
// Equation(s):
// \aluout_EX_r[20]~83_combout  = ( \Add3~57_sumout  & ( immval_ID[15] & ( (!\aluout_EX[18]~1_combout  & (((!\aluout_EX_r[20]~82_combout ) # (\aluout_EX_r[2]~1_combout )))) # (\aluout_EX[18]~1_combout  & (!regval1_ID[20] $ ((\aluout_EX_r[2]~1_combout )))) ) 
// ) ) # ( !\Add3~57_sumout  & ( immval_ID[15] & ( (!\aluout_EX[18]~1_combout  & (((!\aluout_EX_r[2]~1_combout  & !\aluout_EX_r[20]~82_combout )))) # (\aluout_EX[18]~1_combout  & (!regval1_ID[20] $ ((\aluout_EX_r[2]~1_combout )))) ) ) ) # ( \Add3~57_sumout  
// & ( !immval_ID[15] & ( (!\aluout_EX[18]~1_combout  & (((!\aluout_EX_r[20]~82_combout ) # (\aluout_EX_r[2]~1_combout )))) # (\aluout_EX[18]~1_combout  & (regval1_ID[20] & (!\aluout_EX_r[2]~1_combout ))) ) ) ) # ( !\Add3~57_sumout  & ( !immval_ID[15] & ( 
// (!\aluout_EX_r[2]~1_combout  & ((!\aluout_EX[18]~1_combout  & ((!\aluout_EX_r[20]~82_combout ))) # (\aluout_EX[18]~1_combout  & (regval1_ID[20])))) ) ) )

	.dataa(!regval1_ID[20]),
	.datab(!\aluout_EX[18]~1_combout ),
	.datac(!\aluout_EX_r[2]~1_combout ),
	.datad(!\aluout_EX_r[20]~82_combout ),
	.datae(!\Add3~57_sumout ),
	.dataf(!immval_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~83 .extended_lut = "off";
defparam \aluout_EX_r[20]~83 .lut_mask = 64'hD010DC1CE121ED2D;
defparam \aluout_EX_r[20]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \aluout_EX[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[20]~83_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[20] .is_wysiwyg = "true";
defparam \aluout_EX[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N1
dffeas \regval_MEM[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[20]~56_combout ),
	.asdata(aluout_EX[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[20] .is_wysiwyg = "true";
defparam \regval_MEM[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N37
dffeas \regs[0][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N28
dffeas \regs[14][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N2
dffeas \regs[6][20] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \regval1_ID~31 (
// Equation(s):
// \regval1_ID~31_combout  = ( inst_FE[6] & ( \regs[6][20]~q  & ( (!inst_FE[7]) # (\regs[14][20]~q ) ) ) ) # ( !inst_FE[6] & ( \regs[6][20]~q  & ( (!inst_FE[7] & (\regs[0][20]~q )) # (inst_FE[7] & ((\regs[8][20]~q ))) ) ) ) # ( inst_FE[6] & ( !\regs[6][20]~q 
//  & ( (inst_FE[7] & \regs[14][20]~q ) ) ) ) # ( !inst_FE[6] & ( !\regs[6][20]~q  & ( (!inst_FE[7] & (\regs[0][20]~q )) # (inst_FE[7] & ((\regs[8][20]~q ))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[0][20]~q ),
	.datac(!\regs[8][20]~q ),
	.datad(!\regs[14][20]~q ),
	.datae(!inst_FE[6]),
	.dataf(!\regs[6][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~31 .extended_lut = "off";
defparam \regval1_ID~31 .lut_mask = 64'h272700552727AAFF;
defparam \regval1_ID~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N34
dffeas \regval1_ID[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[20] .is_wysiwyg = "true";
defparam \regval1_ID[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( regval1_ID[21] ) + ( immval_ID[15] ) + ( \Add3~58  ))
// \Add3~62  = CARRY(( regval1_ID[21] ) + ( immval_ID[15] ) + ( \Add3~58  ))

	.dataa(!regval1_ID[21]),
	.datab(!immval_ID[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000CCCC00005555;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N39
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \ShiftLeft0~8_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # (\ShiftLeft0~10_combout ))) ) ) # ( !\ShiftLeft0~8_combout  & ( (regval2_ID[2] & (!regval2_ID[3] & \ShiftLeft0~10_combout )) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h040404048C8C8C8C;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N30
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( \ShiftRight0~23_combout  & ( \ShiftRight0~28_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & ((\ShiftRight0~22_combout ))) # (regval2_ID[2] & (regval1_ID[31]))) ) ) ) # ( !\ShiftRight0~23_combout  & ( 
// \ShiftRight0~28_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2])))) # (regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftRight0~22_combout ))) # (regval2_ID[2] & (regval1_ID[31])))) ) ) ) # ( \ShiftRight0~23_combout  & ( !\ShiftRight0~28_combout  & ( 
// (!regval2_ID[3] & (((regval2_ID[2])))) # (regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftRight0~22_combout ))) # (regval2_ID[2] & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~23_combout  & ( !\ShiftRight0~28_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & 
// ((\ShiftRight0~22_combout ))) # (regval2_ID[2] & (regval1_ID[31])))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~22_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \aluout_EX_r[22]~88 (
// Equation(s):
// \aluout_EX_r[22]~88_combout  = ( \ShiftLeft0~9_combout  & ( \ShiftLeft0~32_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftLeft0~34_combout )))) # (regval2_ID[3] & (((regval2_ID[2])) # (\ShiftLeft0~33_combout ))) ) ) ) # ( 
// !\ShiftLeft0~9_combout  & ( \ShiftLeft0~32_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftLeft0~34_combout )))) # (regval2_ID[3] & (\ShiftLeft0~33_combout  & (!regval2_ID[2]))) ) ) ) # ( \ShiftLeft0~9_combout  & ( !\ShiftLeft0~32_combout  & ( 
// (!regval2_ID[3] & (((regval2_ID[2] & \ShiftLeft0~34_combout )))) # (regval2_ID[3] & (((regval2_ID[2])) # (\ShiftLeft0~33_combout ))) ) ) ) # ( !\ShiftLeft0~9_combout  & ( !\ShiftLeft0~32_combout  & ( (!regval2_ID[3] & (((regval2_ID[2] & 
// \ShiftLeft0~34_combout )))) # (regval2_ID[3] & (\ShiftLeft0~33_combout  & (!regval2_ID[2]))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftLeft0~33_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~34_combout ),
	.datae(!\ShiftLeft0~9_combout ),
	.dataf(!\ShiftLeft0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~88 .extended_lut = "off";
defparam \aluout_EX_r[22]~88 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \aluout_EX_r[22]~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \aluout_EX_r[22]~89 (
// Equation(s):
// \aluout_EX_r[22]~89_combout  = ( regval1_ID[31] & ( \aluout_EX_r[22]~88_combout  & ( (!\aluout_EX[18]~4_combout  & (((op2_ID[0]) # (\ShiftRight0~37_combout )))) # (\aluout_EX[18]~4_combout  & (((!op2_ID[0])) # (\ShiftLeft0~18_combout ))) ) ) ) # ( 
// !regval1_ID[31] & ( \aluout_EX_r[22]~88_combout  & ( (!\aluout_EX[18]~4_combout  & (((op2_ID[0]) # (\ShiftRight0~37_combout )))) # (\aluout_EX[18]~4_combout  & (\ShiftLeft0~18_combout  & ((op2_ID[0])))) ) ) ) # ( regval1_ID[31] & ( 
// !\aluout_EX_r[22]~88_combout  & ( (!\aluout_EX[18]~4_combout  & (((\ShiftRight0~37_combout  & !op2_ID[0])))) # (\aluout_EX[18]~4_combout  & (((!op2_ID[0])) # (\ShiftLeft0~18_combout ))) ) ) ) # ( !regval1_ID[31] & ( !\aluout_EX_r[22]~88_combout  & ( 
// (!\aluout_EX[18]~4_combout  & (((\ShiftRight0~37_combout  & !op2_ID[0])))) # (\aluout_EX[18]~4_combout  & (\ShiftLeft0~18_combout  & ((op2_ID[0])))) ) ) )

	.dataa(!\aluout_EX[18]~4_combout ),
	.datab(!\ShiftLeft0~18_combout ),
	.datac(!\ShiftRight0~37_combout ),
	.datad(!op2_ID[0]),
	.datae(!regval1_ID[31]),
	.dataf(!\aluout_EX_r[22]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~89 .extended_lut = "off";
defparam \aluout_EX_r[22]~89 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \aluout_EX_r[22]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \aluout_EX_r[22]~90 (
// Equation(s):
// \aluout_EX_r[22]~90_combout  = ( \aluout_EX[18]~2_combout  & ( (!\aluout_EX[18]~3_combout  & ((!regval2_ID[22] & ((regval1_ID[22]) # (\aluout_EX_r[21]~61_combout ))) # (regval2_ID[22] & ((!regval1_ID[22]))))) # (\aluout_EX[18]~3_combout  & 
// ((!regval2_ID[22] $ (regval1_ID[22])))) ) ) # ( !\aluout_EX[18]~2_combout  & ( (\aluout_EX_r[21]~61_combout  & (!regval2_ID[22] & !regval1_ID[22])) ) )

	.dataa(!\aluout_EX_r[21]~61_combout ),
	.datab(!\aluout_EX[18]~3_combout ),
	.datac(!regval2_ID[22]),
	.datad(!regval1_ID[22]),
	.datae(gnd),
	.dataf(!\aluout_EX[18]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~90 .extended_lut = "off";
defparam \aluout_EX_r[22]~90 .lut_mask = 64'h500050007CC37CC3;
defparam \aluout_EX_r[22]~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N12
cyclonev_lcell_comb \aluout_EX_r[22]~165 (
// Equation(s):
// \aluout_EX_r[22]~165_combout  = ( \op2_ID[5]~DUPLICATE_q  & ( \Add1~25_sumout  & ( (\aluout_EX_r[21]~57_combout  & ((!op2_ID[0] & (regval2_ID[22] & regval1_ID[22])) # (op2_ID[0] & ((regval1_ID[22]) # (regval2_ID[22]))))) ) ) ) # ( !\op2_ID[5]~DUPLICATE_q  
// & ( \Add1~25_sumout  & ( (\aluout_EX_r[21]~57_combout  & ((!op2_ID[0]) # ((regval1_ID[22]) # (regval2_ID[22])))) ) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( !\Add1~25_sumout  & ( (\aluout_EX_r[21]~57_combout  & ((!op2_ID[0] & (regval2_ID[22] & regval1_ID[22])) 
// # (op2_ID[0] & ((regval1_ID[22]) # (regval2_ID[22]))))) ) ) ) # ( !\op2_ID[5]~DUPLICATE_q  & ( !\Add1~25_sumout  & ( (op2_ID[0] & (\aluout_EX_r[21]~57_combout  & ((regval1_ID[22]) # (regval2_ID[22])))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval2_ID[22]),
	.datac(!\aluout_EX_r[21]~57_combout ),
	.datad(!regval1_ID[22]),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~165 .extended_lut = "off";
defparam \aluout_EX_r[22]~165 .lut_mask = 64'h010501070B0F0107;
defparam \aluout_EX_r[22]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N6
cyclonev_lcell_comb \aluout_EX_r[22]~166 (
// Equation(s):
// \aluout_EX_r[22]~166_combout  = ( \aluout_EX_r[22]~165_combout  ) # ( !\aluout_EX_r[22]~165_combout  & ( ((\aluout_EX_r[22]~89_combout  & op2_ID[4])) # (\aluout_EX_r[22]~90_combout ) ) )

	.dataa(!\aluout_EX_r[22]~89_combout ),
	.datab(gnd),
	.datac(!op2_ID[4]),
	.datad(!\aluout_EX_r[22]~90_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[22]~165_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~166 .extended_lut = "off";
defparam \aluout_EX_r[22]~166 .lut_mask = 64'h05FF05FFFFFFFFFF;
defparam \aluout_EX_r[22]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N0
cyclonev_lcell_comb \aluout_EX_r[22]~197 (
// Equation(s):
// \aluout_EX_r[22]~197_combout  = ( !\op2_ID[5]~DUPLICATE_q  & ( ((!op2_ID[0] & (\aluout_EX_r[21]~60_combout  & (\Add2~25_sumout )))) # (\aluout_EX_r[22]~166_combout ) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( ((!op2_ID[0] & (\aluout_EX_r[21]~60_combout  & 
// ((!regval1_ID[22]) # (!regval2_ID[22]))))) # (\aluout_EX_r[22]~166_combout ) ) )

	.dataa(!op2_ID[0]),
	.datab(!\aluout_EX_r[21]~60_combout ),
	.datac(!regval1_ID[22]),
	.datad(!\aluout_EX_r[22]~166_combout ),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!regval2_ID[22]),
	.datag(!\Add2~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~197 .extended_lut = "on";
defparam \aluout_EX_r[22]~197 .lut_mask = 64'h02FF22FF02FF20FF;
defparam \aluout_EX_r[22]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \aluout_EX_r[22]~91 (
// Equation(s):
// \aluout_EX_r[22]~91_combout  = ( regval1_ID[22] & ( \aluout_EX_r[22]~197_combout  & ( (!\aluout_EX[18]~1_combout  & ((!\aluout_EX_r[2]~1_combout ) # ((\Add3~65_sumout )))) # (\aluout_EX[18]~1_combout  & (!\aluout_EX_r[2]~1_combout  $ ((immval_ID[15])))) ) 
// ) ) # ( !regval1_ID[22] & ( \aluout_EX_r[22]~197_combout  & ( (!\aluout_EX_r[2]~1_combout  & ((!\aluout_EX[18]~1_combout ) # ((immval_ID[15])))) # (\aluout_EX_r[2]~1_combout  & (!\aluout_EX[18]~1_combout  & ((\Add3~65_sumout )))) ) ) ) # ( regval1_ID[22] 
// & ( !\aluout_EX_r[22]~197_combout  & ( (!\aluout_EX[18]~1_combout  & (\aluout_EX_r[2]~1_combout  & ((\Add3~65_sumout )))) # (\aluout_EX[18]~1_combout  & (!\aluout_EX_r[2]~1_combout  $ ((immval_ID[15])))) ) ) ) # ( !regval1_ID[22] & ( 
// !\aluout_EX_r[22]~197_combout  & ( (!\aluout_EX_r[2]~1_combout  & (\aluout_EX[18]~1_combout  & (immval_ID[15]))) # (\aluout_EX_r[2]~1_combout  & (!\aluout_EX[18]~1_combout  & ((\Add3~65_sumout )))) ) ) )

	.dataa(!\aluout_EX_r[2]~1_combout ),
	.datab(!\aluout_EX[18]~1_combout ),
	.datac(!immval_ID[15]),
	.datad(!\Add3~65_sumout ),
	.datae(!regval1_ID[22]),
	.dataf(!\aluout_EX_r[22]~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~91 .extended_lut = "off";
defparam \aluout_EX_r[22]~91 .lut_mask = 64'h024621658ACEA9ED;
defparam \aluout_EX_r[22]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N13
dffeas \aluout_EX[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[22]~91_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[22] .is_wysiwyg = "true";
defparam \aluout_EX[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y8_N1
dffeas \regval_MEM[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[22]~10_combout ),
	.asdata(aluout_EX[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[22] .is_wysiwyg = "true";
defparam \regval_MEM[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N34
dffeas \regs[5][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N46
dffeas \regs[13][22] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N0
cyclonev_lcell_comb \regval2_ID~4 (
// Equation(s):
// \regval2_ID~4_combout  = ( inst_FE[2] & ( \regs[8][22]~q  & ( (!inst_FE[3] & (\regs[5][22]~q )) # (inst_FE[3] & ((\regs[13][22]~q ))) ) ) ) # ( !inst_FE[2] & ( \regs[8][22]~q  & ( (\regs[0][22]~q ) # (inst_FE[3]) ) ) ) # ( inst_FE[2] & ( !\regs[8][22]~q  
// & ( (!inst_FE[3] & (\regs[5][22]~q )) # (inst_FE[3] & ((\regs[13][22]~q ))) ) ) ) # ( !inst_FE[2] & ( !\regs[8][22]~q  & ( (!inst_FE[3] & \regs[0][22]~q ) ) ) )

	.dataa(!\regs[5][22]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[13][22]~q ),
	.datad(!\regs[0][22]~q ),
	.datae(!inst_FE[2]),
	.dataf(!\regs[8][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~4 .extended_lut = "off";
defparam \regval2_ID~4 .lut_mask = 64'h00CC474733FF4747;
defparam \regval2_ID~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N2
dffeas \regval2_ID[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[22]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N39
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !regval2_ID[6] & ( (!regval2_ID[5] & !\regval2_ID[22]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[5]),
	.datad(!\regval2_ID[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'hF000F00000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N36
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( \ShiftRight0~2_combout  & ( (\ShiftRight0~1_combout  & (\ShiftRight0~0_combout  & (\ShiftRight0~3_combout  & \ShiftRight0~4_combout ))) ) )

	.dataa(!\ShiftRight0~1_combout ),
	.datab(!\ShiftRight0~0_combout ),
	.datac(!\ShiftRight0~3_combout ),
	.datad(!\ShiftRight0~4_combout ),
	.datae(gnd),
	.dataf(!\ShiftRight0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'h0000000000010001;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N12
cyclonev_lcell_comb \aluout_EX_r[30]~121 (
// Equation(s):
// \aluout_EX_r[30]~121_combout  = ( regval1_ID[28] & ( regval1_ID[29] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])) # (regval1_ID[30]))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (regval1_ID[27])))) ) ) ) # ( !regval1_ID[28] & ( 
// regval1_ID[29] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[30] & (!regval2_ID[1]))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (regval1_ID[27])))) ) ) ) # ( regval1_ID[28] & ( !regval1_ID[29] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// (((regval2_ID[1])) # (regval1_ID[30]))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1] & regval1_ID[27])))) ) ) ) # ( !regval1_ID[28] & ( !regval1_ID[29] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[30] & (!regval2_ID[1]))) # 
// (\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1] & regval1_ID[27])))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[30]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[27]),
	.datae(!regval1_ID[28]),
	.dataf(!regval1_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~121 .extended_lut = "off";
defparam \aluout_EX_r[30]~121 .lut_mask = 64'h20252A2F70757A7F;
defparam \aluout_EX_r[30]~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \aluout_EX_r[30]~122 (
// Equation(s):
// \aluout_EX_r[30]~122_combout  = ( regval2_ID[3] & ( \aluout_EX_r[30]~121_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~32_combout ))) # (regval2_ID[2] & (\ShiftLeft0~34_combout )) ) ) ) # ( !regval2_ID[3] & ( \aluout_EX_r[30]~121_combout  & ( 
// (!regval2_ID[2]) # (\ShiftLeft0~38_combout ) ) ) ) # ( regval2_ID[3] & ( !\aluout_EX_r[30]~121_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~32_combout ))) # (regval2_ID[2] & (\ShiftLeft0~34_combout )) ) ) ) # ( !regval2_ID[3] & ( 
// !\aluout_EX_r[30]~121_combout  & ( (regval2_ID[2] & \ShiftLeft0~38_combout ) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~34_combout ),
	.datac(!\ShiftLeft0~32_combout ),
	.datad(!\ShiftLeft0~38_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\aluout_EX_r[30]~121_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~122 .extended_lut = "off";
defparam \aluout_EX_r[30]~122 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \aluout_EX_r[30]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[30]~123 (
// Equation(s):
// \aluout_EX_r[30]~123_combout  = ( \ShiftLeft0~40_combout  & ( \aluout_EX_r[30]~122_combout  & ( (!op2_ID[0] & ((regval1_ID[31]))) # (op2_ID[0] & (\ShiftRight0~5_combout )) ) ) ) # ( !\ShiftLeft0~40_combout  & ( \aluout_EX_r[30]~122_combout  & ( 
// (!op2_ID[0] & (((regval1_ID[31])))) # (op2_ID[0] & (\ShiftRight0~5_combout  & ((!regval2_ID[4])))) ) ) ) # ( \ShiftLeft0~40_combout  & ( !\aluout_EX_r[30]~122_combout  & ( (!op2_ID[0] & (((regval1_ID[31])))) # (op2_ID[0] & (\ShiftRight0~5_combout  & 
// ((regval2_ID[4])))) ) ) ) # ( !\ShiftLeft0~40_combout  & ( !\aluout_EX_r[30]~122_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!op2_ID[0]),
	.datac(!regval1_ID[31]),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftLeft0~40_combout ),
	.dataf(!\aluout_EX_r[30]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~123 .extended_lut = "off";
defparam \aluout_EX_r[30]~123 .lut_mask = 64'h0C0C0C1D1D0C1D1D;
defparam \aluout_EX_r[30]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \aluout_EX_r[30]~124 (
// Equation(s):
// \aluout_EX_r[30]~124_combout  = ( op2_ID[4] & ( \aluout_EX[30]~7_combout  & ( (\ShiftRight0~45_combout  & \aluout_EX_r[2]~2_combout ) ) ) ) # ( !op2_ID[4] & ( \aluout_EX[30]~7_combout  & ( (\aluout_EX_r[30]~184_combout  & \aluout_EX_r[2]~2_combout ) ) ) ) 
// # ( op2_ID[4] & ( !\aluout_EX[30]~7_combout  & ( (\aluout_EX_r[2]~2_combout  & \aluout_EX_r[30]~123_combout ) ) ) ) # ( !op2_ID[4] & ( !\aluout_EX[30]~7_combout  & ( (\aluout_EX_r[30]~184_combout  & \aluout_EX_r[2]~2_combout ) ) ) )

	.dataa(!\aluout_EX_r[30]~184_combout ),
	.datab(!\ShiftRight0~45_combout ),
	.datac(!\aluout_EX_r[2]~2_combout ),
	.datad(!\aluout_EX_r[30]~123_combout ),
	.datae(!op2_ID[4]),
	.dataf(!\aluout_EX[30]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~124 .extended_lut = "off";
defparam \aluout_EX_r[30]~124 .lut_mask = 64'h0505000F05050303;
defparam \aluout_EX_r[30]~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( regval1_ID[30] ) + ( immval_ID[15] ) + ( \Add3~98  ))
// \Add3~94  = CARRY(( regval1_ID[30] ) + ( immval_ID[15] ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(!immval_ID[15]),
	.datac(!regval1_ID[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \aluout_EX_r[30]~125 (
// Equation(s):
// \aluout_EX_r[30]~125_combout  = ( regval1_ID[30] & ( \Add3~93_sumout  & ( (!\aluout_EX_r[2]~0_combout  & (((\aluout_EX_r[2]~1_combout ) # (\aluout_EX_r[30]~124_combout )))) # (\aluout_EX_r[2]~0_combout  & (!immval_ID[15] $ (((\aluout_EX_r[2]~1_combout 
// ))))) ) ) ) # ( !regval1_ID[30] & ( \Add3~93_sumout  & ( (!\aluout_EX_r[2]~0_combout  & (((\aluout_EX_r[2]~1_combout ) # (\aluout_EX_r[30]~124_combout )))) # (\aluout_EX_r[2]~0_combout  & (immval_ID[15] & ((!\aluout_EX_r[2]~1_combout )))) ) ) ) # ( 
// regval1_ID[30] & ( !\Add3~93_sumout  & ( (!\aluout_EX_r[2]~0_combout  & (((\aluout_EX_r[30]~124_combout  & !\aluout_EX_r[2]~1_combout )))) # (\aluout_EX_r[2]~0_combout  & (!immval_ID[15] $ (((\aluout_EX_r[2]~1_combout ))))) ) ) ) # ( !regval1_ID[30] & ( 
// !\Add3~93_sumout  & ( (!\aluout_EX_r[2]~1_combout  & ((!\aluout_EX_r[2]~0_combout  & ((\aluout_EX_r[30]~124_combout ))) # (\aluout_EX_r[2]~0_combout  & (immval_ID[15])))) ) ) )

	.dataa(!\aluout_EX_r[2]~0_combout ),
	.datab(!immval_ID[15]),
	.datac(!\aluout_EX_r[30]~124_combout ),
	.datad(!\aluout_EX_r[2]~1_combout ),
	.datae(!regval1_ID[30]),
	.dataf(!\Add3~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~125 .extended_lut = "off";
defparam \aluout_EX_r[30]~125 .lut_mask = 64'h1B004E111BAA4EBB;
defparam \aluout_EX_r[30]~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \aluout_EX[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[30]~125_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[30] .is_wysiwyg = "true";
defparam \aluout_EX[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N31
dffeas \regval_MEM[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[30]~38_combout ),
	.asdata(aluout_EX[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[30] .is_wysiwyg = "true";
defparam \regval_MEM[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N36
cyclonev_lcell_comb \regs[14][30]~feeder (
// Equation(s):
// \regs[14][30]~feeder_combout  = ( regval_MEM[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][30]~feeder .extended_lut = "off";
defparam \regs[14][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N37
dffeas \regs[14][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N16
dffeas \regs[6][30] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \regval1_ID~11 (
// Equation(s):
// \regval1_ID~11_combout  = ( inst_FE[7] & ( \regs[8][30]~q  & ( (!inst_FE[6]) # (\regs[14][30]~q ) ) ) ) # ( !inst_FE[7] & ( \regs[8][30]~q  & ( (!inst_FE[6] & ((\regs[0][30]~q ))) # (inst_FE[6] & (\regs[6][30]~q )) ) ) ) # ( inst_FE[7] & ( !\regs[8][30]~q 
//  & ( (\regs[14][30]~q  & inst_FE[6]) ) ) ) # ( !inst_FE[7] & ( !\regs[8][30]~q  & ( (!inst_FE[6] & ((\regs[0][30]~q ))) # (inst_FE[6] & (\regs[6][30]~q )) ) ) )

	.dataa(!\regs[14][30]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[6][30]~q ),
	.datad(!\regs[0][30]~q ),
	.datae(!inst_FE[7]),
	.dataf(!\regs[8][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~11 .extended_lut = "off";
defparam \regval1_ID~11 .lut_mask = 64'h03CF111103CFDDDD;
defparam \regval1_ID~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N1
dffeas \regval1_ID[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[30] .is_wysiwyg = "true";
defparam \regval1_ID[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( regval1_ID[31] ) + ( immval_ID[15] ) + ( \Add3~94  ))

	.dataa(!regval1_ID[31]),
	.datab(!immval_ID[15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000CCCC00005555;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \aluout_EX_r[31]~116 (
// Equation(s):
// \aluout_EX_r[31]~116_combout  = ( op2_ID[3] & ( (!op2_ID[0] & ((!op2_ID[1] & ((!regval2_ID[31]) # (!regval1_ID[31]))) # (op2_ID[1] & (!regval2_ID[31] $ (regval1_ID[31]))))) # (op2_ID[0] & (!op2_ID[1] & (!regval2_ID[31] & !regval1_ID[31]))) ) ) # ( 
// !op2_ID[3] & ( (!regval2_ID[31] & (regval1_ID[31] & (!op2_ID[0] $ (!op2_ID[1])))) # (regval2_ID[31] & (!op2_ID[1] $ (((!op2_ID[0] & !regval1_ID[31]))))) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[1]),
	.datac(!regval2_ID[31]),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~116 .extended_lut = "off";
defparam \aluout_EX_r[31]~116 .lut_mask = 64'h066C066CE882E882;
defparam \aluout_EX_r[31]~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N21
cyclonev_lcell_comb \aluout_EX_r[31]~117 (
// Equation(s):
// \aluout_EX_r[31]~117_combout  = ( \aluout_EX_r[31]~116_combout  & ( (\op2_ID[5]~DUPLICATE_q  & (!op2_ID[4] & \Equal14~0_combout )) ) )

	.dataa(!\op2_ID[5]~DUPLICATE_q ),
	.datab(!op2_ID[4]),
	.datac(!\Equal14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[31]~116_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~117 .extended_lut = "off";
defparam \aluout_EX_r[31]~117 .lut_mask = 64'h0000000004040404;
defparam \aluout_EX_r[31]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N33
cyclonev_lcell_comb \aluout_EX_r[15]~118 (
// Equation(s):
// \aluout_EX_r[15]~118_combout  = ( op1_ID[5] & ( (!\op1_ID[4]~DUPLICATE_q  & (op1_ID[2] & (immval_ID[15] & !op1_ID[3]))) ) )

	.dataa(!\op1_ID[4]~DUPLICATE_q ),
	.datab(!op1_ID[2]),
	.datac(!immval_ID[15]),
	.datad(!op1_ID[3]),
	.datae(gnd),
	.dataf(!op1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~118 .extended_lut = "off";
defparam \aluout_EX_r[15]~118 .lut_mask = 64'h0000000002000200;
defparam \aluout_EX_r[15]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[31]~119 (
// Equation(s):
// \aluout_EX_r[31]~119_combout  = ( \aluout_EX_r[31]~117_combout  & ( \aluout_EX_r[15]~118_combout  ) ) # ( !\aluout_EX_r[31]~117_combout  & ( \aluout_EX_r[15]~118_combout  & ( (!\Equal14~0_combout  & (((\always4~0_combout  & \Add3~89_sumout )) # 
// (regval1_ID[31]))) ) ) ) # ( \aluout_EX_r[31]~117_combout  & ( !\aluout_EX_r[15]~118_combout  ) ) # ( !\aluout_EX_r[31]~117_combout  & ( !\aluout_EX_r[15]~118_combout  & ( (\always4~0_combout  & (\Add3~89_sumout  & !\Equal14~0_combout )) ) ) )

	.dataa(!\always4~0_combout ),
	.datab(!\Add3~89_sumout ),
	.datac(!regval1_ID[31]),
	.datad(!\Equal14~0_combout ),
	.datae(!\aluout_EX_r[31]~117_combout ),
	.dataf(!\aluout_EX_r[15]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~119 .extended_lut = "off";
defparam \aluout_EX_r[31]~119 .lut_mask = 64'h1100FFFF1F00FFFF;
defparam \aluout_EX_r[31]~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N31
dffeas \aluout_EX[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[31]~119_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[31] .is_wysiwyg = "true";
defparam \aluout_EX[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N19
dffeas \regval_MEM[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[31]~36_combout ),
	.asdata(aluout_EX[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[31] .is_wysiwyg = "true";
defparam \regval_MEM[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N3
cyclonev_lcell_comb \regs[8][31]~feeder (
// Equation(s):
// \regs[8][31]~feeder_combout  = ( regval_MEM[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][31]~feeder .extended_lut = "off";
defparam \regs[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N5
dffeas \regs[8][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N40
dffeas \regs[6][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y7_N0
cyclonev_lcell_comb \regs[14][31]~feeder (
// Equation(s):
// \regs[14][31]~feeder_combout  = ( regval_MEM[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][31]~feeder .extended_lut = "off";
defparam \regs[14][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y7_N1
dffeas \regs[14][31] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \regval1_ID~6 (
// Equation(s):
// \regval1_ID~6_combout  = ( inst_FE[7] & ( \regs[14][31]~q  & ( (inst_FE[6]) # (\regs[8][31]~q ) ) ) ) # ( !inst_FE[7] & ( \regs[14][31]~q  & ( (!inst_FE[6] & ((\regs[0][31]~q ))) # (inst_FE[6] & (\regs[6][31]~q )) ) ) ) # ( inst_FE[7] & ( !\regs[14][31]~q 
//  & ( (\regs[8][31]~q  & !inst_FE[6]) ) ) ) # ( !inst_FE[7] & ( !\regs[14][31]~q  & ( (!inst_FE[6] & ((\regs[0][31]~q ))) # (inst_FE[6] & (\regs[6][31]~q )) ) ) )

	.dataa(!\regs[8][31]~q ),
	.datab(!\regs[6][31]~q ),
	.datac(!\regs[0][31]~q ),
	.datad(!inst_FE[6]),
	.datae(!inst_FE[7]),
	.dataf(!\regs[14][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~6 .extended_lut = "off";
defparam \regval1_ID~6 .lut_mask = 64'h0F3355000F3355FF;
defparam \regval1_ID~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N13
dffeas \regval1_ID[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[31] .is_wysiwyg = "true";
defparam \regval1_ID[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N24
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( regval1_ID[14] & ( regval1_ID[17] & ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )) # (\regval1_ID[15]~DUPLICATE_q ))) # (regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[16])))) ) ) ) # ( !regval1_ID[14] & 
// ( regval1_ID[17] & ( (!regval2_ID[1] & (\regval1_ID[15]~DUPLICATE_q  & ((\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[16])))) ) ) ) # ( regval1_ID[14] & ( !regval1_ID[17] & ( (!regval2_ID[1] & 
// (((!\regval2_ID[0]~DUPLICATE_q )) # (\regval1_ID[15]~DUPLICATE_q ))) # (regval2_ID[1] & (((regval1_ID[16] & !\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[14] & ( !regval1_ID[17] & ( (!regval2_ID[1] & (\regval1_ID[15]~DUPLICATE_q  & 
// ((\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((regval1_ID[16] & !\regval2_ID[0]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval1_ID[15]~DUPLICATE_q ),
	.datac(!regval1_ID[16]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[14]),
	.dataf(!regval1_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h0522AF220577AF77;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N54
cyclonev_lcell_comb \aluout_EX_r[14]~139 (
// Equation(s):
// \aluout_EX_r[14]~139_combout  = ( \ShiftRight0~23_combout  & ( \ShiftRight0~27_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftRight0~26_combout ))) # (regval2_ID[3] & (((\ShiftRight0~28_combout ) # (regval2_ID[2])))) ) ) ) # ( 
// !\ShiftRight0~23_combout  & ( \ShiftRight0~27_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftRight0~26_combout ))) # (regval2_ID[3] & (((!regval2_ID[2] & \ShiftRight0~28_combout )))) ) ) ) # ( \ShiftRight0~23_combout  & ( 
// !\ShiftRight0~27_combout  & ( (!regval2_ID[3] & (\ShiftRight0~26_combout  & (regval2_ID[2]))) # (regval2_ID[3] & (((\ShiftRight0~28_combout ) # (regval2_ID[2])))) ) ) ) # ( !\ShiftRight0~23_combout  & ( !\ShiftRight0~27_combout  & ( (!regval2_ID[3] & 
// (\ShiftRight0~26_combout  & (regval2_ID[2]))) # (regval2_ID[3] & (((!regval2_ID[2] & \ShiftRight0~28_combout )))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftRight0~26_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~28_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~139 .extended_lut = "off";
defparam \aluout_EX_r[14]~139 .lut_mask = 64'h02520757A2F2A7F7;
defparam \aluout_EX_r[14]~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \aluout_EX_r[14]~140 (
// Equation(s):
// \aluout_EX_r[14]~140_combout  = ( op2_ID[0] & ( \ShiftRight0~45_combout  & ( (!regval2_ID[4] & (\ShiftRight0~5_combout  & \aluout_EX_r[14]~139_combout )) ) ) ) # ( !op2_ID[0] & ( \ShiftRight0~45_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31])) # 
// (\ShiftRight0~5_combout  & (((\aluout_EX_r[14]~139_combout ) # (regval2_ID[4])))) ) ) ) # ( op2_ID[0] & ( !\ShiftRight0~45_combout  & ( (!regval2_ID[4] & (\ShiftRight0~5_combout  & \aluout_EX_r[14]~139_combout )) ) ) ) # ( !op2_ID[0] & ( 
// !\ShiftRight0~45_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31])) # (\ShiftRight0~5_combout  & (((!regval2_ID[4] & \aluout_EX_r[14]~139_combout )))) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\aluout_EX_r[14]~139_combout ),
	.datae(!op2_ID[0]),
	.dataf(!\ShiftRight0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~140 .extended_lut = "off";
defparam \aluout_EX_r[14]~140 .lut_mask = 64'h505C000C535F000C;
defparam \aluout_EX_r[14]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \aluout_EX_r[2]~3 (
// Equation(s):
// \aluout_EX_r[2]~3_combout  = ( op2_ID[0] & ( \aluout_EX[30]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX[30]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~3 .extended_lut = "off";
defparam \aluout_EX_r[2]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \aluout_EX_r[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[14]~142 (
// Equation(s):
// \aluout_EX_r[14]~142_combout  = ( \aluout_EX_r[14]~140_combout  & ( \aluout_EX_r[2]~3_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & ((\aluout_EX_r[14]~141_combout ))) # (op2_ID[4] & (\ShiftLeft0~40_combout )))) ) ) ) # ( 
// !\aluout_EX_r[14]~140_combout  & ( \aluout_EX_r[2]~3_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & ((\aluout_EX_r[14]~141_combout ))) # (op2_ID[4] & (\ShiftLeft0~40_combout )))) ) ) ) # ( \aluout_EX_r[14]~140_combout  & ( 
// !\aluout_EX_r[2]~3_combout  & ( (\aluout_EX_r[2]~2_combout  & ((\aluout_EX_r[14]~141_combout ) # (op2_ID[4]))) ) ) ) # ( !\aluout_EX_r[14]~140_combout  & ( !\aluout_EX_r[2]~3_combout  & ( (\aluout_EX_r[2]~2_combout  & (!op2_ID[4] & 
// \aluout_EX_r[14]~141_combout )) ) ) )

	.dataa(!\aluout_EX_r[2]~2_combout ),
	.datab(!op2_ID[4]),
	.datac(!\ShiftLeft0~40_combout ),
	.datad(!\aluout_EX_r[14]~141_combout ),
	.datae(!\aluout_EX_r[14]~140_combout ),
	.dataf(!\aluout_EX_r[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~142 .extended_lut = "off";
defparam \aluout_EX_r[14]~142 .lut_mask = 64'h0044115501450145;
defparam \aluout_EX_r[14]~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \aluout_EX_r[14]~143 (
// Equation(s):
// \aluout_EX_r[14]~143_combout  = ( immval_ID[14] & ( \aluout_EX_r[2]~1_combout  & ( (!\aluout_EX_r[2]~0_combout  & ((\Add3~109_sumout ))) # (\aluout_EX_r[2]~0_combout  & (regval1_ID[14])) ) ) ) # ( !immval_ID[14] & ( \aluout_EX_r[2]~1_combout  & ( 
// (\Add3~109_sumout  & !\aluout_EX_r[2]~0_combout ) ) ) ) # ( immval_ID[14] & ( !\aluout_EX_r[2]~1_combout  & ( (!\aluout_EX_r[2]~0_combout  & ((\aluout_EX_r[14]~142_combout ))) # (\aluout_EX_r[2]~0_combout  & (!regval1_ID[14])) ) ) ) # ( !immval_ID[14] & ( 
// !\aluout_EX_r[2]~1_combout  & ( (!\aluout_EX_r[2]~0_combout  & ((\aluout_EX_r[14]~142_combout ))) # (\aluout_EX_r[2]~0_combout  & (regval1_ID[14])) ) ) )

	.dataa(!regval1_ID[14]),
	.datab(!\Add3~109_sumout ),
	.datac(!\aluout_EX_r[14]~142_combout ),
	.datad(!\aluout_EX_r[2]~0_combout ),
	.datae(!immval_ID[14]),
	.dataf(!\aluout_EX_r[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~143 .extended_lut = "off";
defparam \aluout_EX_r[14]~143 .lut_mask = 64'h0F550FAA33003355;
defparam \aluout_EX_r[14]~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N56
dffeas \aluout_EX[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[14]~143_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[14] .is_wysiwyg = "true";
defparam \aluout_EX[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[13]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006400000000000000058";
// synopsys translate_on

// Location: FF_X32_Y7_N47
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[13]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N45
cyclonev_lcell_comb \rd_val_MEM_w[13]~33 (
// Equation(s):
// \rd_val_MEM_w[13]~33_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem~0_q  & (((\dmem~14_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  & ( (!\dmem~0_q  & (((\dmem~14_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\dmem~14_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[13]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[13]~33 .extended_lut = "off";
defparam \rd_val_MEM_w[13]~33 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[13]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N20
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N12
cyclonev_lcell_comb \rd_val_MEM_w[13]~34 (
// Equation(s):
// \rd_val_MEM_w[13]~34_combout  = ( \Equal22~6_combout  & ( \dmem~41_combout  & ( (dmem_rtl_0_bypass[55] & !\Equal22~7_combout ) ) ) ) # ( !\Equal22~6_combout  & ( \dmem~41_combout  & ( dmem_rtl_0_bypass[55] ) ) ) # ( \Equal22~6_combout  & ( 
// !\dmem~41_combout  & ( (!\Equal22~7_combout  & ((!dmem_rtl_0_bypass[56] & ((dmem_rtl_0_bypass[55]))) # (dmem_rtl_0_bypass[56] & (\rd_val_MEM_w[13]~33_combout )))) ) ) ) # ( !\Equal22~6_combout  & ( !\dmem~41_combout  & ( (!dmem_rtl_0_bypass[56] & 
// ((dmem_rtl_0_bypass[55]))) # (dmem_rtl_0_bypass[56] & (\rd_val_MEM_w[13]~33_combout )) ) ) )

	.dataa(!dmem_rtl_0_bypass[56]),
	.datab(!\rd_val_MEM_w[13]~33_combout ),
	.datac(!dmem_rtl_0_bypass[55]),
	.datad(!\Equal22~7_combout ),
	.datae(!\Equal22~6_combout ),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[13]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[13]~34 .extended_lut = "off";
defparam \rd_val_MEM_w[13]~34 .lut_mask = 64'h1B1B1B000F0F0F00;
defparam \rd_val_MEM_w[13]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N13
dffeas \regval_MEM[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[13]~34_combout ),
	.asdata(aluout_EX[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[13] .is_wysiwyg = "true";
defparam \regval_MEM[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \regs[0][13]~feeder (
// Equation(s):
// \regs[0][13]~feeder_combout  = regval_MEM[13]

	.dataa(!regval_MEM[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][13]~feeder .extended_lut = "off";
defparam \regs[0][13]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N53
dffeas \regs[0][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N24
cyclonev_lcell_comb \regs[6][13]~feeder (
// Equation(s):
// \regs[6][13]~feeder_combout  = regval_MEM[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][13]~feeder .extended_lut = "off";
defparam \regs[6][13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N26
dffeas \regs[6][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N43
dffeas \regs[14][13] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N54
cyclonev_lcell_comb \regval1_ID~20 (
// Equation(s):
// \regval1_ID~20_combout  = ( \regs[8][13]~q  & ( \regs[14][13]~q  & ( ((!inst_FE[6] & (\regs[0][13]~q )) # (inst_FE[6] & ((\regs[6][13]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[8][13]~q  & ( \regs[14][13]~q  & ( (!inst_FE[6] & (\regs[0][13]~q  & 
// ((!inst_FE[7])))) # (inst_FE[6] & (((inst_FE[7]) # (\regs[6][13]~q )))) ) ) ) # ( \regs[8][13]~q  & ( !\regs[14][13]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[0][13]~q ))) # (inst_FE[6] & (((\regs[6][13]~q  & !inst_FE[7])))) ) ) ) # ( !\regs[8][13]~q 
//  & ( !\regs[14][13]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][13]~q )) # (inst_FE[6] & ((\regs[6][13]~q ))))) ) ) )

	.dataa(!\regs[0][13]~q ),
	.datab(!\regs[6][13]~q ),
	.datac(!inst_FE[6]),
	.datad(!inst_FE[7]),
	.datae(!\regs[8][13]~q ),
	.dataf(!\regs[14][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~20 .extended_lut = "off";
defparam \regval1_ID~20 .lut_mask = 64'h530053F0530F53FF;
defparam \regval1_ID~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N55
dffeas \regval1_ID[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[13]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N18
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( regval1_ID[14] & ( \regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1]) # (regval1_ID[16]) ) ) ) # ( !regval1_ID[14] & ( \regval2_ID[0]~DUPLICATE_q  & ( (regval1_ID[16] & regval2_ID[1]) ) ) ) # ( regval1_ID[14] & ( 
// !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[13]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[15])) ) ) ) # ( !regval1_ID[14] & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[13]~DUPLICATE_q ))) # (regval2_ID[1] & 
// (regval1_ID[15])) ) ) )

	.dataa(!regval1_ID[15]),
	.datab(!regval1_ID[16]),
	.datac(!\regval1_ID[13]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[14]),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h0F550F550033FF33;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[13]~144 (
// Equation(s):
// \aluout_EX_r[13]~144_combout  = ( regval2_ID[3] & ( \ShiftRight0~8_combout  & ( (regval2_ID[2]) # (\ShiftRight0~6_combout ) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~8_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~11_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~13_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~8_combout  & ( (\ShiftRight0~6_combout  & !regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~8_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~11_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~13_combout )) ) ) )

	.dataa(!\ShiftRight0~13_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!\ShiftRight0~11_combout ),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~144 .extended_lut = "off";
defparam \aluout_EX_r[13]~144 .lut_mask = 64'h0F5533000F5533FF;
defparam \aluout_EX_r[13]~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[13]~145 (
// Equation(s):
// \aluout_EX_r[13]~145_combout  = ( \ShiftRight0~46_combout  & ( \aluout_EX_r[13]~144_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4]) # (!op2_ID[0])))) ) ) ) # ( 
// !\ShiftRight0~46_combout  & ( \aluout_EX_r[13]~144_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4])))) ) ) ) # ( \ShiftRight0~46_combout  & ( !\aluout_EX_r[13]~144_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & (regval1_ID[31])) # (\ShiftRight0~5_combout  & ((regval2_ID[4]))))) ) ) ) # ( !\ShiftRight0~46_combout  & ( !\aluout_EX_r[13]~144_combout  & ( (regval1_ID[31] & (!\ShiftRight0~5_combout  & !op2_ID[0])) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~46_combout ),
	.dataf(!\aluout_EX_r[13]~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~145 .extended_lut = "off";
defparam \aluout_EX_r[13]~145 .lut_mask = 64'h500053005C0C5F0C;
defparam \aluout_EX_r[13]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N27
cyclonev_lcell_comb \aluout_EX_r[13]~146 (
// Equation(s):
// \aluout_EX_r[13]~146_combout  = ( \regval1_ID[13]~DUPLICATE_q  & ( regval2_ID[13] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3])) # (op2_ID[1] & (op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( regval2_ID[13] & ( 
// (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( \regval1_ID[13]~DUPLICATE_q  & ( !regval2_ID[13] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # 
// (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( !regval2_ID[13] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[0]),
	.datae(!\regval1_ID[13]~DUPLICATE_q ),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~146 .extended_lut = "off";
defparam \aluout_EX_r[13]~146 .lut_mask = 64'h0302122012202120;
defparam \aluout_EX_r[13]~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[13]~147 (
// Equation(s):
// \aluout_EX_r[13]~147_combout  = ( \aluout_EX_r[13]~146_combout  & ( \aluout_EX_r[2]~3_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4]) # (\ShiftLeft0~41_combout ))) ) ) ) # ( !\aluout_EX_r[13]~146_combout  & ( \aluout_EX_r[2]~3_combout  & ( 
// (\aluout_EX_r[2]~2_combout  & (op2_ID[4] & \ShiftLeft0~41_combout )) ) ) ) # ( \aluout_EX_r[13]~146_combout  & ( !\aluout_EX_r[2]~3_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4]) # (\aluout_EX_r[13]~145_combout ))) ) ) ) # ( 
// !\aluout_EX_r[13]~146_combout  & ( !\aluout_EX_r[2]~3_combout  & ( (\aluout_EX_r[2]~2_combout  & (op2_ID[4] & \aluout_EX_r[13]~145_combout )) ) ) )

	.dataa(!\aluout_EX_r[2]~2_combout ),
	.datab(!op2_ID[4]),
	.datac(!\ShiftLeft0~41_combout ),
	.datad(!\aluout_EX_r[13]~145_combout ),
	.datae(!\aluout_EX_r[13]~146_combout ),
	.dataf(!\aluout_EX_r[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~147 .extended_lut = "off";
defparam \aluout_EX_r[13]~147 .lut_mask = 64'h0011445501014545;
defparam \aluout_EX_r[13]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N45
cyclonev_lcell_comb \aluout_EX_r[13]~148 (
// Equation(s):
// \aluout_EX_r[13]~148_combout  = ( \aluout_EX_r[13]~147_combout  & ( \Add3~113_sumout  & ( (!\aluout_EX_r[2]~0_combout ) # ((!immval_ID[13] & (\regval1_ID[13]~DUPLICATE_q  & !\aluout_EX_r[2]~1_combout )) # (immval_ID[13] & (!\regval1_ID[13]~DUPLICATE_q  $ 
// (\aluout_EX_r[2]~1_combout )))) ) ) ) # ( !\aluout_EX_r[13]~147_combout  & ( \Add3~113_sumout  & ( (!\aluout_EX_r[2]~0_combout  & (((\aluout_EX_r[2]~1_combout )))) # (\aluout_EX_r[2]~0_combout  & ((!immval_ID[13] & (\regval1_ID[13]~DUPLICATE_q  & 
// !\aluout_EX_r[2]~1_combout )) # (immval_ID[13] & (!\regval1_ID[13]~DUPLICATE_q  $ (\aluout_EX_r[2]~1_combout ))))) ) ) ) # ( \aluout_EX_r[13]~147_combout  & ( !\Add3~113_sumout  & ( (!\aluout_EX_r[2]~0_combout  & (((!\aluout_EX_r[2]~1_combout )))) # 
// (\aluout_EX_r[2]~0_combout  & ((!immval_ID[13] & (\regval1_ID[13]~DUPLICATE_q  & !\aluout_EX_r[2]~1_combout )) # (immval_ID[13] & (!\regval1_ID[13]~DUPLICATE_q  $ (\aluout_EX_r[2]~1_combout ))))) ) ) ) # ( !\aluout_EX_r[13]~147_combout  & ( 
// !\Add3~113_sumout  & ( (\aluout_EX_r[2]~0_combout  & ((!immval_ID[13] & (\regval1_ID[13]~DUPLICATE_q  & !\aluout_EX_r[2]~1_combout )) # (immval_ID[13] & (!\regval1_ID[13]~DUPLICATE_q  $ (\aluout_EX_r[2]~1_combout ))))) ) ) )

	.dataa(!\aluout_EX_r[2]~0_combout ),
	.datab(!immval_ID[13]),
	.datac(!\regval1_ID[13]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[2]~1_combout ),
	.datae(!\aluout_EX_r[13]~147_combout ),
	.dataf(!\Add3~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~148 .extended_lut = "off";
defparam \aluout_EX_r[13]~148 .lut_mask = 64'h1401BE0114ABBEAB;
defparam \aluout_EX_r[13]~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N49
dffeas \aluout_EX[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[13]~148_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[13] .is_wysiwyg = "true";
defparam \aluout_EX[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[12]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[12]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000040";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \rd_val_MEM_w[12]~11 (
// Equation(s):
// \rd_val_MEM_w[12]~11_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~0_q  & (((\dmem~13_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  & ( (!\dmem~0_q  & (((\dmem~13_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~13_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[12]~11 .extended_lut = "off";
defparam \rd_val_MEM_w[12]~11 .lut_mask = 64'h01F101F10DFD0DFD;
defparam \rd_val_MEM_w[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N32
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N0
cyclonev_lcell_comb \rd_val_MEM_w[12]~12 (
// Equation(s):
// \rd_val_MEM_w[12]~12_combout  = ( !\Equal22~6_combout  & ( \Equal22~7_combout  & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[54] & (dmem_rtl_0_bypass[53])) # (dmem_rtl_0_bypass[54] & ((\rd_val_MEM_w[12]~11_combout ))))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[53])) ) ) ) # ( \Equal22~6_combout  & ( !\Equal22~7_combout  & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[54] & (dmem_rtl_0_bypass[53])) # (dmem_rtl_0_bypass[54] & ((\rd_val_MEM_w[12]~11_combout ))))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[53])) ) ) ) # ( !\Equal22~6_combout  & ( !\Equal22~7_combout  & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[54] & (dmem_rtl_0_bypass[53])) # (dmem_rtl_0_bypass[54] & ((\rd_val_MEM_w[12]~11_combout ))))) # (\dmem~41_combout  & 
// (dmem_rtl_0_bypass[53])) ) ) )

	.dataa(!dmem_rtl_0_bypass[53]),
	.datab(!\dmem~41_combout ),
	.datac(!\rd_val_MEM_w[12]~11_combout ),
	.datad(!dmem_rtl_0_bypass[54]),
	.datae(!\Equal22~6_combout ),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[12]~12 .extended_lut = "off";
defparam \rd_val_MEM_w[12]~12 .lut_mask = 64'h551D551D551D0000;
defparam \rd_val_MEM_w[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \regval_MEM[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[12]~12_combout ),
	.asdata(\aluout_EX[12]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[12] .is_wysiwyg = "true";
defparam \regval_MEM[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N24
cyclonev_lcell_comb \regs[8][12]~feeder (
// Equation(s):
// \regs[8][12]~feeder_combout  = regval_MEM[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][12]~feeder .extended_lut = "off";
defparam \regs[8][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[8][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N26
dffeas \regs[8][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N15
cyclonev_lcell_comb \regs[14][12]~feeder (
// Equation(s):
// \regs[14][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][12]~feeder .extended_lut = "off";
defparam \regs[14][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N16
dffeas \regs[14][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N9
cyclonev_lcell_comb \regs[6][12]~feeder (
// Equation(s):
// \regs[6][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][12]~feeder .extended_lut = "off";
defparam \regs[6][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N10
dffeas \regs[6][12] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \regval1_ID~27 (
// Equation(s):
// \regval1_ID~27_combout  = ( inst_FE[7] & ( inst_FE[6] & ( \regs[14][12]~q  ) ) ) # ( !inst_FE[7] & ( inst_FE[6] & ( \regs[6][12]~q  ) ) ) # ( inst_FE[7] & ( !inst_FE[6] & ( \regs[8][12]~q  ) ) ) # ( !inst_FE[7] & ( !inst_FE[6] & ( \regs[0][12]~q  ) ) )

	.dataa(!\regs[8][12]~q ),
	.datab(!\regs[14][12]~q ),
	.datac(!\regs[0][12]~q ),
	.datad(!\regs[6][12]~q ),
	.datae(!inst_FE[7]),
	.dataf(!inst_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~27 .extended_lut = "off";
defparam \regval1_ID~27 .lut_mask = 64'h0F0F555500FF3333;
defparam \regval1_ID~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N31
dffeas \regval1_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[12] .is_wysiwyg = "true";
defparam \regval1_ID[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[12]~151 (
// Equation(s):
// \aluout_EX_r[12]~151_combout  = ( regval1_ID[12] & ( regval2_ID[12] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & ((!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & op2_ID[3])))) ) ) ) # ( !regval1_ID[12] & ( regval2_ID[12] & ( (\op2_ID[5]~DUPLICATE_q  & 
// ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( regval1_ID[12] & ( !regval2_ID[12] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) 
// ) # ( !regval1_ID[12] & ( !regval2_ID[12] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(!regval1_ID[12]),
	.dataf(!regval2_ID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~151 .extended_lut = "off";
defparam \aluout_EX_r[12]~151 .lut_mask = 64'h0032122012202210;
defparam \aluout_EX_r[12]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N48
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \regval1_ID[15]~DUPLICATE_q  & ( regval2_ID[1] & ( (regval2_ID[0]) # (regval1_ID[14]) ) ) ) # ( !\regval1_ID[15]~DUPLICATE_q  & ( regval2_ID[1] & ( (regval1_ID[14] & !regval2_ID[0]) ) ) ) # ( \regval1_ID[15]~DUPLICATE_q  & ( 
// !regval2_ID[1] & ( (!regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))) # (regval2_ID[0] & (\regval1_ID[13]~DUPLICATE_q )) ) ) ) # ( !\regval1_ID[15]~DUPLICATE_q  & ( !regval2_ID[1] & ( (!regval2_ID[0] & ((\regval1_ID[12]~DUPLICATE_q ))) # (regval2_ID[0] & 
// (\regval1_ID[13]~DUPLICATE_q )) ) ) )

	.dataa(!\regval1_ID[13]~DUPLICATE_q ),
	.datab(!\regval1_ID[12]~DUPLICATE_q ),
	.datac(!regval1_ID[14]),
	.datad(!regval2_ID[0]),
	.datae(!\regval1_ID[15]~DUPLICATE_q ),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h335533550F000FFF;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[12]~149 (
// Equation(s):
// \aluout_EX_r[12]~149_combout  = ( regval2_ID[2] & ( \ShiftRight0~34_combout  & ( (!regval2_ID[3]) # (\ShiftRight0~31_combout ) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~34_combout  & ( (!regval2_ID[3] & ((\ShiftRight0~35_combout ))) # (regval2_ID[3] & 
// (\ShiftRight0~36_combout )) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~34_combout  & ( (\ShiftRight0~31_combout  & regval2_ID[3]) ) ) ) # ( !regval2_ID[2] & ( !\ShiftRight0~34_combout  & ( (!regval2_ID[3] & ((\ShiftRight0~35_combout ))) # (regval2_ID[3] & 
// (\ShiftRight0~36_combout )) ) ) )

	.dataa(!\ShiftRight0~31_combout ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~35_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~149 .extended_lut = "off";
defparam \aluout_EX_r[12]~149 .lut_mask = 64'h03F3050503F3F5F5;
defparam \aluout_EX_r[12]~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N45
cyclonev_lcell_comb \aluout_EX_r[12]~150 (
// Equation(s):
// \aluout_EX_r[12]~150_combout  = ( \ShiftRight0~47_combout  & ( \aluout_EX_r[12]~149_combout  & ( (!op2_ID[0] & (((\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (op2_ID[0] & (((!regval2_ID[4] & \ShiftRight0~5_combout )))) ) ) ) # ( 
// !\ShiftRight0~47_combout  & ( \aluout_EX_r[12]~149_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4])))) ) ) ) # ( \ShiftRight0~47_combout  & ( !\aluout_EX_r[12]~149_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & (regval1_ID[31])) # (\ShiftRight0~5_combout  & ((regval2_ID[4]))))) ) ) ) # ( !\ShiftRight0~47_combout  & ( !\aluout_EX_r[12]~149_combout  & ( (regval1_ID[31] & (!op2_ID[0] & !\ShiftRight0~5_combout )) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[4]),
	.datac(!op2_ID[0]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\aluout_EX_r[12]~149_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~150 .extended_lut = "off";
defparam \aluout_EX_r[12]~150 .lut_mask = 64'h5000503050CC50FC;
defparam \aluout_EX_r[12]~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[12]~152 (
// Equation(s):
// \aluout_EX_r[12]~152_combout  = ( \aluout_EX_r[12]~150_combout  & ( op2_ID[4] & ( (\aluout_EX_r[2]~2_combout  & ((!\aluout_EX_r[2]~3_combout ) # (\ShiftLeft0~42_combout ))) ) ) ) # ( !\aluout_EX_r[12]~150_combout  & ( op2_ID[4] & ( (\ShiftLeft0~42_combout 
//  & (\aluout_EX_r[2]~3_combout  & \aluout_EX_r[2]~2_combout )) ) ) ) # ( \aluout_EX_r[12]~150_combout  & ( !op2_ID[4] & ( (\aluout_EX_r[12]~151_combout  & \aluout_EX_r[2]~2_combout ) ) ) ) # ( !\aluout_EX_r[12]~150_combout  & ( !op2_ID[4] & ( 
// (\aluout_EX_r[12]~151_combout  & \aluout_EX_r[2]~2_combout ) ) ) )

	.dataa(!\aluout_EX_r[12]~151_combout ),
	.datab(!\ShiftLeft0~42_combout ),
	.datac(!\aluout_EX_r[2]~3_combout ),
	.datad(!\aluout_EX_r[2]~2_combout ),
	.datae(!\aluout_EX_r[12]~150_combout ),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~152 .extended_lut = "off";
defparam \aluout_EX_r[12]~152 .lut_mask = 64'h00550055000300F3;
defparam \aluout_EX_r[12]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N51
cyclonev_lcell_comb \aluout_EX_r[12]~153 (
// Equation(s):
// \aluout_EX_r[12]~153_combout  = ( immval_ID[15] & ( \Add3~117_sumout  & ( (!\aluout_EX_r[2]~0_combout  & (((\aluout_EX_r[2]~1_combout )) # (\aluout_EX_r[12]~152_combout ))) # (\aluout_EX_r[2]~0_combout  & ((!\regval1_ID[12]~DUPLICATE_q  $ 
// (\aluout_EX_r[2]~1_combout )))) ) ) ) # ( !immval_ID[15] & ( \Add3~117_sumout  & ( (!\aluout_EX_r[2]~0_combout  & (((\aluout_EX_r[2]~1_combout )) # (\aluout_EX_r[12]~152_combout ))) # (\aluout_EX_r[2]~0_combout  & (((\regval1_ID[12]~DUPLICATE_q  & 
// !\aluout_EX_r[2]~1_combout )))) ) ) ) # ( immval_ID[15] & ( !\Add3~117_sumout  & ( (!\aluout_EX_r[2]~0_combout  & (\aluout_EX_r[12]~152_combout  & ((!\aluout_EX_r[2]~1_combout )))) # (\aluout_EX_r[2]~0_combout  & ((!\regval1_ID[12]~DUPLICATE_q  $ 
// (\aluout_EX_r[2]~1_combout )))) ) ) ) # ( !immval_ID[15] & ( !\Add3~117_sumout  & ( (!\aluout_EX_r[2]~1_combout  & ((!\aluout_EX_r[2]~0_combout  & (\aluout_EX_r[12]~152_combout )) # (\aluout_EX_r[2]~0_combout  & ((\regval1_ID[12]~DUPLICATE_q ))))) ) ) )

	.dataa(!\aluout_EX_r[2]~0_combout ),
	.datab(!\aluout_EX_r[12]~152_combout ),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[2]~1_combout ),
	.datae(!immval_ID[15]),
	.dataf(!\Add3~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~153 .extended_lut = "off";
defparam \aluout_EX_r[12]~153 .lut_mask = 64'h2700720527AA72AF;
defparam \aluout_EX_r[12]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N4
dffeas \aluout_EX[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[12]~153_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[12]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[10]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000000000000000014";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[10]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y8_N50
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \rd_val_MEM_w[10]~15 (
// Equation(s):
// \rd_val_MEM_w[10]~15_combout  = ( \dmem~11_q  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ) ) ) ) # ( !\dmem~11_q  & ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( 
// (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  & \dmem~0_q ) ) ) ) # ( \dmem~11_q  & ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ) ) ) ) # ( !\dmem~11_q  & ( 
// !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & \dmem~0_q ) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~11_q ),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[10]~15 .extended_lut = "off";
defparam \rd_val_MEM_w[10]~15 .lut_mask = 64'h0033FF33000FFF0F;
defparam \rd_val_MEM_w[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N8
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N17
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \rd_val_MEM_w[10]~16 (
// Equation(s):
// \rd_val_MEM_w[10]~16_combout  = ( dmem_rtl_0_bypass[49] & ( \Equal22~7_combout  & ( (!\Equal22~6_combout  & (((!dmem_rtl_0_bypass[50]) # (\dmem~41_combout )) # (\rd_val_MEM_w[10]~15_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[49] & ( \Equal22~7_combout  & ( 
// (\rd_val_MEM_w[10]~15_combout  & (!\Equal22~6_combout  & (!\dmem~41_combout  & dmem_rtl_0_bypass[50]))) ) ) ) # ( dmem_rtl_0_bypass[49] & ( !\Equal22~7_combout  & ( ((!dmem_rtl_0_bypass[50]) # (\dmem~41_combout )) # (\rd_val_MEM_w[10]~15_combout ) ) ) ) # 
// ( !dmem_rtl_0_bypass[49] & ( !\Equal22~7_combout  & ( (\rd_val_MEM_w[10]~15_combout  & (!\dmem~41_combout  & dmem_rtl_0_bypass[50])) ) ) )

	.dataa(!\rd_val_MEM_w[10]~15_combout ),
	.datab(!\Equal22~6_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!dmem_rtl_0_bypass[50]),
	.datae(!dmem_rtl_0_bypass[49]),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[10]~16 .extended_lut = "off";
defparam \rd_val_MEM_w[10]~16 .lut_mask = 64'h0050FF5F0040CC4C;
defparam \rd_val_MEM_w[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N31
dffeas \regval_MEM[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[10]~16_combout ),
	.asdata(aluout_EX[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[10] .is_wysiwyg = "true";
defparam \regval_MEM[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N42
cyclonev_lcell_comb \regs[0][10]~feeder (
// Equation(s):
// \regs[0][10]~feeder_combout  = regval_MEM[10]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][10]~feeder .extended_lut = "off";
defparam \regs[0][10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N43
dffeas \regs[0][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N45
cyclonev_lcell_comb \regs[6][10]~feeder (
// Equation(s):
// \regs[6][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][10]~feeder .extended_lut = "off";
defparam \regs[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N47
dffeas \regs[6][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N39
cyclonev_lcell_comb \regs[14][10]~feeder (
// Equation(s):
// \regs[14][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][10]~feeder .extended_lut = "off";
defparam \regs[14][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N41
dffeas \regs[14][10] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \regval1_ID~26 (
// Equation(s):
// \regval1_ID~26_combout  = ( inst_FE[7] & ( \regs[14][10]~q  & ( (inst_FE[6]) # (\regs[8][10]~q ) ) ) ) # ( !inst_FE[7] & ( \regs[14][10]~q  & ( (!inst_FE[6] & (\regs[0][10]~q )) # (inst_FE[6] & ((\regs[6][10]~q ))) ) ) ) # ( inst_FE[7] & ( 
// !\regs[14][10]~q  & ( (\regs[8][10]~q  & !inst_FE[6]) ) ) ) # ( !inst_FE[7] & ( !\regs[14][10]~q  & ( (!inst_FE[6] & (\regs[0][10]~q )) # (inst_FE[6] & ((\regs[6][10]~q ))) ) ) )

	.dataa(!\regs[0][10]~q ),
	.datab(!\regs[8][10]~q ),
	.datac(!\regs[6][10]~q ),
	.datad(!inst_FE[6]),
	.datae(!inst_FE[7]),
	.dataf(!\regs[14][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~26 .extended_lut = "off";
defparam \regval1_ID~26 .lut_mask = 64'h550F3300550F33FF;
defparam \regval1_ID~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N32
dffeas \regval1_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[10] .is_wysiwyg = "true";
defparam \regval1_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( regval2_ID[1] & ( regval1_ID[7] & ( (regval1_ID[8]) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[10])) # (\regval2_ID[0]~DUPLICATE_q  & 
// ((\regval1_ID[9]~DUPLICATE_q ))) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q  & regval1_ID[8]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[10])) # (\regval2_ID[0]~DUPLICATE_q  
// & ((\regval1_ID[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[10]),
	.datac(!regval1_ID[8]),
	.datad(!\regval1_ID[9]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h22770A0A22775F5F;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( \ShiftLeft0~8_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~9_combout ))) # (regval2_ID[3] & (\ShiftLeft0~10_combout )))) # (regval2_ID[2] & (!regval2_ID[3])) ) ) # ( !\ShiftLeft0~8_combout  & ( 
// (!regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~9_combout ))) # (regval2_ID[3] & (\ShiftLeft0~10_combout )))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~10_combout ),
	.datad(!\ShiftLeft0~9_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h028A028A46CE46CE;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( \regval1_ID[13]~DUPLICATE_q  & ( regval1_ID[11] & ( ((!regval2_ID[1] & (regval1_ID[10])) # (regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q )))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( 
// regval1_ID[11] & ( (!regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[10]))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[12]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID[13]~DUPLICATE_q  & ( !regval1_ID[11] & ( (!regval2_ID[1] 
// & (regval1_ID[10] & (!\regval2_ID[0]~DUPLICATE_q ))) # (regval2_ID[1] & (((\regval1_ID[12]~DUPLICATE_q ) # (\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[13]~DUPLICATE_q  & ( !regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & 
// (regval1_ID[10])) # (regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[10]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!\regval1_ID[13]~DUPLICATE_q ),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h207025752A7A2F7F;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N0
cyclonev_lcell_comb \aluout_EX_r[10]~20 (
// Equation(s):
// \aluout_EX_r[10]~20_combout  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~27_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & (\ShiftRight0~26_combout )) # (regval2_ID[2] & ((\ShiftRight0~28_combout )))) ) ) ) # ( !\ShiftRight0~25_combout  & ( 
// \ShiftRight0~27_combout  & ( (!regval2_ID[2] & (\ShiftRight0~26_combout  & (regval2_ID[3]))) # (regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftRight0~28_combout )))) ) ) ) # ( \ShiftRight0~25_combout  & ( !\ShiftRight0~27_combout  & ( (!regval2_ID[2] & 
// (((!regval2_ID[3])) # (\ShiftRight0~26_combout ))) # (regval2_ID[2] & (((regval2_ID[3] & \ShiftRight0~28_combout )))) ) ) ) # ( !\ShiftRight0~25_combout  & ( !\ShiftRight0~27_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & (\ShiftRight0~26_combout )) # 
// (regval2_ID[2] & ((\ShiftRight0~28_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~26_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~28_combout ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~20 .extended_lut = "off";
defparam \aluout_EX_r[10]~20 .lut_mask = 64'h0207A2A75257F2F7;
defparam \aluout_EX_r[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[10]~21 (
// Equation(s):
// \aluout_EX_r[10]~21_combout  = ( \ShiftRight0~24_combout  & ( \aluout_EX_r[10]~20_combout  & ( (!\ShiftRight0~5_combout  & (!op2_ID[0] & ((regval1_ID[31])))) # (\ShiftRight0~5_combout  & ((!op2_ID[0]) # ((!regval2_ID[4])))) ) ) ) # ( 
// !\ShiftRight0~24_combout  & ( \aluout_EX_r[10]~20_combout  & ( (!\ShiftRight0~5_combout  & (!op2_ID[0] & ((regval1_ID[31])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4])))) ) ) ) # ( \ShiftRight0~24_combout  & ( !\aluout_EX_r[10]~20_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & ((regval1_ID[31]))) # (\ShiftRight0~5_combout  & (regval2_ID[4])))) ) ) ) # ( !\ShiftRight0~24_combout  & ( !\aluout_EX_r[10]~20_combout  & ( (!\ShiftRight0~5_combout  & (!op2_ID[0] & regval1_ID[31])) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!op2_ID[0]),
	.datac(!regval2_ID[4]),
	.datad(!regval1_ID[31]),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!\aluout_EX_r[10]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~21 .extended_lut = "off";
defparam \aluout_EX_r[10]~21 .lut_mask = 64'h0088048C50D854DC;
defparam \aluout_EX_r[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N57
cyclonev_lcell_comb \aluout_EX_r[10]~19 (
// Equation(s):
// \aluout_EX_r[10]~19_combout  = ( regval1_ID[10] & ( regval2_ID[10] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3])) # (op2_ID[1] & (op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !regval1_ID[10] & ( regval2_ID[10] & ( (\op2_ID[5]~DUPLICATE_q  & 
// ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( regval1_ID[10] & ( !regval2_ID[10] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) 
// ) # ( !regval1_ID[10] & ( !regval2_ID[10] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[0]),
	.datae(!regval1_ID[10]),
	.dataf(!regval2_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~19 .extended_lut = "off";
defparam \aluout_EX_r[10]~19 .lut_mask = 64'h0302122012202120;
defparam \aluout_EX_r[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N18
cyclonev_lcell_comb \aluout_EX_r[10]~22 (
// Equation(s):
// \aluout_EX_r[10]~22_combout  = ( \aluout_EX_r[2]~3_combout  & ( \aluout_EX_r[2]~2_combout  & ( (!op2_ID[4] & ((\aluout_EX_r[10]~19_combout ))) # (op2_ID[4] & (\ShiftLeft0~11_combout )) ) ) ) # ( !\aluout_EX_r[2]~3_combout  & ( \aluout_EX_r[2]~2_combout  & 
// ( (!op2_ID[4] & ((\aluout_EX_r[10]~19_combout ))) # (op2_ID[4] & (\aluout_EX_r[10]~21_combout )) ) ) )

	.dataa(!\ShiftLeft0~11_combout ),
	.datab(!op2_ID[4]),
	.datac(!\aluout_EX_r[10]~21_combout ),
	.datad(!\aluout_EX_r[10]~19_combout ),
	.datae(!\aluout_EX_r[2]~3_combout ),
	.dataf(!\aluout_EX_r[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~22 .extended_lut = "off";
defparam \aluout_EX_r[10]~22 .lut_mask = 64'h0000000003CF11DD;
defparam \aluout_EX_r[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[10]~23 (
// Equation(s):
// \aluout_EX_r[10]~23_combout  = ( regval1_ID[10] & ( \aluout_EX_r[2]~1_combout  & ( (!\aluout_EX_r[2]~0_combout  & (\Add3~13_sumout )) # (\aluout_EX_r[2]~0_combout  & ((immval_ID[10]))) ) ) ) # ( !regval1_ID[10] & ( \aluout_EX_r[2]~1_combout  & ( 
// (\Add3~13_sumout  & !\aluout_EX_r[2]~0_combout ) ) ) ) # ( regval1_ID[10] & ( !\aluout_EX_r[2]~1_combout  & ( (!\aluout_EX_r[2]~0_combout  & (\aluout_EX_r[10]~22_combout )) # (\aluout_EX_r[2]~0_combout  & ((!immval_ID[10]))) ) ) ) # ( !regval1_ID[10] & ( 
// !\aluout_EX_r[2]~1_combout  & ( (!\aluout_EX_r[2]~0_combout  & (\aluout_EX_r[10]~22_combout )) # (\aluout_EX_r[2]~0_combout  & ((immval_ID[10]))) ) ) )

	.dataa(!\aluout_EX_r[10]~22_combout ),
	.datab(!\Add3~13_sumout ),
	.datac(!immval_ID[10]),
	.datad(!\aluout_EX_r[2]~0_combout ),
	.datae(!regval1_ID[10]),
	.dataf(!\aluout_EX_r[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~23 .extended_lut = "off";
defparam \aluout_EX_r[10]~23 .lut_mask = 64'h550F55F03300330F;
defparam \aluout_EX_r[10]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \aluout_EX[10]~feeder (
// Equation(s):
// \aluout_EX[10]~feeder_combout  = ( \aluout_EX_r[10]~23_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[10]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[10]~feeder .extended_lut = "off";
defparam \aluout_EX[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N10
dffeas \aluout_EX[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[10] .is_wysiwyg = "true";
defparam \aluout_EX[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[9]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y6_N2
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[9]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N0
cyclonev_lcell_comb \rd_val_MEM_w[9]~17 (
// Equation(s):
// \rd_val_MEM_w[9]~17_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q  & (((\dmem~10_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q  & (((\dmem~10_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\dmem~10_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[9]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[9]~17 .extended_lut = "off";
defparam \rd_val_MEM_w[9]~17 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[9]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N8
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N36
cyclonev_lcell_comb \rd_val_MEM_w[9]~18 (
// Equation(s):
// \rd_val_MEM_w[9]~18_combout  = ( \dmem~41_combout  & ( \Equal22~7_combout  & ( (dmem_rtl_0_bypass[47] & !\Equal22~6_combout ) ) ) ) # ( !\dmem~41_combout  & ( \Equal22~7_combout  & ( (!\Equal22~6_combout  & ((!dmem_rtl_0_bypass[48] & 
// (dmem_rtl_0_bypass[47])) # (dmem_rtl_0_bypass[48] & ((\rd_val_MEM_w[9]~17_combout ))))) ) ) ) # ( \dmem~41_combout  & ( !\Equal22~7_combout  & ( dmem_rtl_0_bypass[47] ) ) ) # ( !\dmem~41_combout  & ( !\Equal22~7_combout  & ( (!dmem_rtl_0_bypass[48] & 
// (dmem_rtl_0_bypass[47])) # (dmem_rtl_0_bypass[48] & ((\rd_val_MEM_w[9]~17_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[47]),
	.datab(!\rd_val_MEM_w[9]~17_combout ),
	.datac(!\Equal22~6_combout ),
	.datad(!dmem_rtl_0_bypass[48]),
	.datae(!\dmem~41_combout ),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[9]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[9]~18 .extended_lut = "off";
defparam \rd_val_MEM_w[9]~18 .lut_mask = 64'h5533555550305050;
defparam \rd_val_MEM_w[9]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N37
dffeas \regval_MEM[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[9]~18_combout ),
	.asdata(aluout_EX[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[9] .is_wysiwyg = "true";
defparam \regval_MEM[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N28
dffeas \regs[6][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N45
cyclonev_lcell_comb \regs[14][9]~feeder (
// Equation(s):
// \regs[14][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][9]~feeder .extended_lut = "off";
defparam \regs[14][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N46
dffeas \regs[14][9] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N54
cyclonev_lcell_comb \regval1_ID~24 (
// Equation(s):
// \regval1_ID~24_combout  = ( \regs[14][9]~q  & ( \regs[8][9]~q  & ( ((!inst_FE[6] & ((\regs[0][9]~q ))) # (inst_FE[6] & (\regs[6][9]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[14][9]~q  & ( \regs[8][9]~q  & ( (!inst_FE[6] & (((\regs[0][9]~q ) # (inst_FE[7])))) 
// # (inst_FE[6] & (\regs[6][9]~q  & (!inst_FE[7]))) ) ) ) # ( \regs[14][9]~q  & ( !\regs[8][9]~q  & ( (!inst_FE[6] & (((!inst_FE[7] & \regs[0][9]~q )))) # (inst_FE[6] & (((inst_FE[7])) # (\regs[6][9]~q ))) ) ) ) # ( !\regs[14][9]~q  & ( !\regs[8][9]~q  & ( 
// (!inst_FE[7] & ((!inst_FE[6] & ((\regs[0][9]~q ))) # (inst_FE[6] & (\regs[6][9]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[6][9]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[0][9]~q ),
	.datae(!\regs[14][9]~q ),
	.dataf(!\regs[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~24 .extended_lut = "off";
defparam \regval1_ID~24 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \regval1_ID~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N55
dffeas \regval1_ID[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( regval2_ID[1] & ( regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[12]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[9]~DUPLICATE_q ))) # 
// (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[10])) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[11] & ( (\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[12]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// ((\regval1_ID[9]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[10])) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[10]),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!\regval1_ID[9]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h11BB050511BBAFAF;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[9]~25 (
// Equation(s):
// \aluout_EX_r[9]~25_combout  = ( regval2_ID[3] & ( \ShiftRight0~6_combout  & ( (\ShiftRight0~13_combout ) # (regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~6_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~12_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~11_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~6_combout  & ( (!regval2_ID[2] & \ShiftRight0~13_combout ) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~6_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~12_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~11_combout )) ) ) )

	.dataa(!\ShiftRight0~11_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!\ShiftRight0~12_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~25 .extended_lut = "off";
defparam \aluout_EX_r[9]~25 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \aluout_EX_r[9]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[9]~26 (
// Equation(s):
// \aluout_EX_r[9]~26_combout  = ( \ShiftRight0~29_combout  & ( \aluout_EX_r[9]~25_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & (!op2_ID[0]))) # (\ShiftRight0~5_combout  & (((!op2_ID[0]) # (!regval2_ID[4])))) ) ) ) # ( !\ShiftRight0~29_combout  
// & ( \aluout_EX_r[9]~25_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & (!op2_ID[0]))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4])))) ) ) ) # ( \ShiftRight0~29_combout  & ( !\aluout_EX_r[9]~25_combout  & ( (!op2_ID[0] & 
// ((!\ShiftRight0~5_combout  & (regval1_ID[31])) # (\ShiftRight0~5_combout  & ((regval2_ID[4]))))) ) ) ) # ( !\ShiftRight0~29_combout  & ( !\aluout_EX_r[9]~25_combout  & ( (regval1_ID[31] & (!\ShiftRight0~5_combout  & !op2_ID[0])) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftRight0~29_combout ),
	.dataf(!\aluout_EX_r[9]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~26 .extended_lut = "off";
defparam \aluout_EX_r[9]~26 .lut_mask = 64'h4040407073407370;
defparam \aluout_EX_r[9]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \aluout_EX_r[9]~24 (
// Equation(s):
// \aluout_EX_r[9]~24_combout  = ( \regval1_ID[9]~DUPLICATE_q  & ( regval2_ID[9] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3])) # (op2_ID[1] & (op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !\regval1_ID[9]~DUPLICATE_q  & ( regval2_ID[9] & ( 
// (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( \regval1_ID[9]~DUPLICATE_q  & ( !regval2_ID[9] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # 
// (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !\regval1_ID[9]~DUPLICATE_q  & ( !regval2_ID[9] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[0]),
	.datae(!\regval1_ID[9]~DUPLICATE_q ),
	.dataf(!regval2_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~24 .extended_lut = "off";
defparam \aluout_EX_r[9]~24 .lut_mask = 64'h0302122012202120;
defparam \aluout_EX_r[9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[9]~27 (
// Equation(s):
// \aluout_EX_r[9]~27_combout  = ( \aluout_EX_r[2]~3_combout  & ( \ShiftLeft0~13_combout  & ( (\aluout_EX_r[2]~2_combout  & ((\aluout_EX_r[9]~24_combout ) # (op2_ID[4]))) ) ) ) # ( !\aluout_EX_r[2]~3_combout  & ( \ShiftLeft0~13_combout  & ( 
// (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & ((\aluout_EX_r[9]~24_combout ))) # (op2_ID[4] & (\aluout_EX_r[9]~26_combout )))) ) ) ) # ( \aluout_EX_r[2]~3_combout  & ( !\ShiftLeft0~13_combout  & ( (!op2_ID[4] & (\aluout_EX_r[2]~2_combout  & 
// \aluout_EX_r[9]~24_combout )) ) ) ) # ( !\aluout_EX_r[2]~3_combout  & ( !\ShiftLeft0~13_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & ((\aluout_EX_r[9]~24_combout ))) # (op2_ID[4] & (\aluout_EX_r[9]~26_combout )))) ) ) )

	.dataa(!op2_ID[4]),
	.datab(!\aluout_EX_r[9]~26_combout ),
	.datac(!\aluout_EX_r[2]~2_combout ),
	.datad(!\aluout_EX_r[9]~24_combout ),
	.datae(!\aluout_EX_r[2]~3_combout ),
	.dataf(!\ShiftLeft0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~27 .extended_lut = "off";
defparam \aluout_EX_r[9]~27 .lut_mask = 64'h010B000A010B050F;
defparam \aluout_EX_r[9]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N3
cyclonev_lcell_comb \aluout_EX_r[9]~28 (
// Equation(s):
// \aluout_EX_r[9]~28_combout  = ( \Add3~17_sumout  & ( \aluout_EX_r[9]~27_combout  & ( (!\aluout_EX_r[2]~0_combout ) # ((!immval_ID[11] & (\regval1_ID[9]~DUPLICATE_q  & !\aluout_EX_r[2]~1_combout )) # (immval_ID[11] & (!\regval1_ID[9]~DUPLICATE_q  $ 
// (\aluout_EX_r[2]~1_combout )))) ) ) ) # ( !\Add3~17_sumout  & ( \aluout_EX_r[9]~27_combout  & ( (!immval_ID[11] & (!\aluout_EX_r[2]~1_combout  & ((!\aluout_EX_r[2]~0_combout ) # (\regval1_ID[9]~DUPLICATE_q )))) # (immval_ID[11] & 
// (!\aluout_EX_r[2]~1_combout  $ (((\aluout_EX_r[2]~0_combout  & \regval1_ID[9]~DUPLICATE_q ))))) ) ) ) # ( \Add3~17_sumout  & ( !\aluout_EX_r[9]~27_combout  & ( (!\aluout_EX_r[2]~0_combout  & (((\aluout_EX_r[2]~1_combout )))) # (\aluout_EX_r[2]~0_combout  
// & ((!immval_ID[11] & (\regval1_ID[9]~DUPLICATE_q  & !\aluout_EX_r[2]~1_combout )) # (immval_ID[11] & (!\regval1_ID[9]~DUPLICATE_q  $ (\aluout_EX_r[2]~1_combout ))))) ) ) ) # ( !\Add3~17_sumout  & ( !\aluout_EX_r[9]~27_combout  & ( 
// (\aluout_EX_r[2]~0_combout  & ((!immval_ID[11] & (\regval1_ID[9]~DUPLICATE_q  & !\aluout_EX_r[2]~1_combout )) # (immval_ID[11] & (!\regval1_ID[9]~DUPLICATE_q  $ (\aluout_EX_r[2]~1_combout ))))) ) ) )

	.dataa(!immval_ID[11]),
	.datab(!\aluout_EX_r[2]~0_combout ),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[2]~1_combout ),
	.datae(!\Add3~17_sumout ),
	.dataf(!\aluout_EX_r[9]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~28 .extended_lut = "off";
defparam \aluout_EX_r[9]~28 .lut_mask = 64'h120112CDDE01DECD;
defparam \aluout_EX_r[9]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y5_N34
dffeas \aluout_EX[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[9]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[9] .is_wysiwyg = "true";
defparam \aluout_EX[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[7]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000085E0000000000000020";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[7]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y6_N9
cyclonev_lcell_comb \rd_val_MEM_w[7]~21 (
// Equation(s):
// \rd_val_MEM_w[7]~21_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & (((\dmem~8_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & ( (!\dmem~0_q  & (((\dmem~8_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\dmem~8_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[7]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[7]~21 .extended_lut = "off";
defparam \rd_val_MEM_w[7]~21 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[7]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N47
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N17
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N42
cyclonev_lcell_comb \rd_val_MEM_w[7]~22 (
// Equation(s):
// \rd_val_MEM_w[7]~22_combout  = ( !\Equal22~6_combout  & ( \Equal22~7_combout  & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[44] & ((dmem_rtl_0_bypass[43]))) # (dmem_rtl_0_bypass[44] & (\rd_val_MEM_w[7]~21_combout )))) # (\dmem~41_combout  & 
// (((dmem_rtl_0_bypass[43])))) ) ) ) # ( \Equal22~6_combout  & ( !\Equal22~7_combout  & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[44] & ((dmem_rtl_0_bypass[43]))) # (dmem_rtl_0_bypass[44] & (\rd_val_MEM_w[7]~21_combout )))) # (\dmem~41_combout  & 
// (((dmem_rtl_0_bypass[43])))) ) ) ) # ( !\Equal22~6_combout  & ( !\Equal22~7_combout  & ( (!\dmem~41_combout  & ((!dmem_rtl_0_bypass[44] & ((dmem_rtl_0_bypass[43]))) # (dmem_rtl_0_bypass[44] & (\rd_val_MEM_w[7]~21_combout )))) # (\dmem~41_combout  & 
// (((dmem_rtl_0_bypass[43])))) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\rd_val_MEM_w[7]~21_combout ),
	.datac(!dmem_rtl_0_bypass[43]),
	.datad(!dmem_rtl_0_bypass[44]),
	.datae(!\Equal22~6_combout ),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[7]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[7]~22 .extended_lut = "off";
defparam \rd_val_MEM_w[7]~22 .lut_mask = 64'h0F270F270F270000;
defparam \rd_val_MEM_w[7]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N43
dffeas \regval_MEM[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[7]~22_combout ),
	.asdata(aluout_EX[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[7] .is_wysiwyg = "true";
defparam \regval_MEM[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N41
dffeas \regs[8][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N27
cyclonev_lcell_comb \regs[6][7]~feeder (
// Equation(s):
// \regs[6][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][7]~feeder .extended_lut = "off";
defparam \regs[6][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N29
dffeas \regs[6][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N21
cyclonev_lcell_comb \regs[14][7]~feeder (
// Equation(s):
// \regs[14][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][7]~feeder .extended_lut = "off";
defparam \regs[14][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N23
dffeas \regs[14][7] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N46
dffeas \regs[0][7]~DUPLICATE (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N30
cyclonev_lcell_comb \regval1_ID~17 (
// Equation(s):
// \regval1_ID~17_combout  = ( \regs[14][7]~q  & ( \regs[0][7]~DUPLICATE_q  & ( (!inst_FE[7] & (((!inst_FE[6]) # (\regs[6][7]~q )))) # (inst_FE[7] & (((inst_FE[6])) # (\regs[8][7]~q ))) ) ) ) # ( !\regs[14][7]~q  & ( \regs[0][7]~DUPLICATE_q  & ( (!inst_FE[7] 
// & (((!inst_FE[6]) # (\regs[6][7]~q )))) # (inst_FE[7] & (\regs[8][7]~q  & ((!inst_FE[6])))) ) ) ) # ( \regs[14][7]~q  & ( !\regs[0][7]~DUPLICATE_q  & ( (!inst_FE[7] & (((\regs[6][7]~q  & inst_FE[6])))) # (inst_FE[7] & (((inst_FE[6])) # (\regs[8][7]~q ))) 
// ) ) ) # ( !\regs[14][7]~q  & ( !\regs[0][7]~DUPLICATE_q  & ( (!inst_FE[7] & (((\regs[6][7]~q  & inst_FE[6])))) # (inst_FE[7] & (\regs[8][7]~q  & ((!inst_FE[6])))) ) ) )

	.dataa(!\regs[8][7]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[6][7]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[14][7]~q ),
	.dataf(!\regs[0][7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~17 .extended_lut = "off";
defparam \regval1_ID~17 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regval1_ID~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \regval1_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval1_ID~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[7] .is_wysiwyg = "true";
defparam \regval1_ID[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N51
cyclonev_lcell_comb \aluout_EX_r[7]~11 (
// Equation(s):
// \aluout_EX_r[7]~11_combout  = ( regval2_ID[7] & ( regval1_ID[7] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3])) # (op2_ID[1] & (op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !regval2_ID[7] & ( regval1_ID[7] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & 
// (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( regval2_ID[7] & ( !regval1_ID[7] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( 
// !regval2_ID[7] & ( !regval1_ID[7] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[0]),
	.datae(!regval2_ID[7]),
	.dataf(!regval1_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~11 .extended_lut = "off";
defparam \aluout_EX_r[7]~11 .lut_mask = 64'h0302122012202120;
defparam \aluout_EX_r[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N36
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( regval1_ID[17] & ( regval2_ID[1] & ( (!regval2_ID[0]) # (regval1_ID[18]) ) ) ) # ( !regval1_ID[17] & ( regval2_ID[1] & ( (regval1_ID[18] & regval2_ID[0]) ) ) ) # ( regval1_ID[17] & ( !regval2_ID[1] & ( (!regval2_ID[0] & 
// ((\regval1_ID[15]~DUPLICATE_q ))) # (regval2_ID[0] & (regval1_ID[16])) ) ) ) # ( !regval1_ID[17] & ( !regval2_ID[1] & ( (!regval2_ID[0] & ((\regval1_ID[15]~DUPLICATE_q ))) # (regval2_ID[0] & (regval1_ID[16])) ) ) )

	.dataa(!regval1_ID[16]),
	.datab(!\regval1_ID[15]~DUPLICATE_q ),
	.datac(!regval1_ID[18]),
	.datad(!regval2_ID[0]),
	.datae(!regval1_ID[17]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h33553355000FFF0F;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N0
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( regval2_ID[1] & ( regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[13]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[14]))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[11] & ( 
// (!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[12]~DUPLICATE_q ) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[13]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[14]))) ) ) ) # ( !regval2_ID[1] & 
// ( !regval1_ID[11] & ( (\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[12]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID[13]~DUPLICATE_q ),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!regval1_ID[14]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h03034477CFCF4477;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N56
dffeas \regval1_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[9] .is_wysiwyg = "true";
defparam \regval1_ID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N30
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[8] & ( (!regval2_ID[1]) # (regval1_ID[10]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[8] & ( (!regval2_ID[1] & ((regval1_ID[7]))) # (regval2_ID[1] & (regval1_ID[9])) ) ) ) 
// # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[8] & ( (regval2_ID[1] & regval1_ID[10]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[8] & ( (!regval2_ID[1] & ((regval1_ID[7]))) # (regval2_ID[1] & (regval1_ID[9])) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[10]),
	.datac(!regval1_ID[9]),
	.datad(!regval1_ID[7]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h05AF111105AFBBBB;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[7]~9 (
// Equation(s):
// \aluout_EX_r[7]~9_combout  = ( \ShiftRight0~19_combout  & ( \ShiftRight0~17_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & (\ShiftRight0~18_combout )) # (regval2_ID[2] & ((\ShiftRight0~20_combout )))) ) ) ) # ( !\ShiftRight0~19_combout  & ( 
// \ShiftRight0~17_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftRight0~18_combout ))) # (regval2_ID[2] & (((regval2_ID[3] & \ShiftRight0~20_combout )))) ) ) ) # ( \ShiftRight0~19_combout  & ( !\ShiftRight0~17_combout  & ( (!regval2_ID[2] & 
// (\ShiftRight0~18_combout  & (regval2_ID[3]))) # (regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftRight0~20_combout )))) ) ) ) # ( !\ShiftRight0~19_combout  & ( !\ShiftRight0~17_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & (\ShiftRight0~18_combout )) # 
// (regval2_ID[2] & ((\ShiftRight0~20_combout ))))) ) ) )

	.dataa(!\ShiftRight0~18_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~20_combout ),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~9 .extended_lut = "off";
defparam \aluout_EX_r[7]~9 .lut_mask = 64'h04073437C4C7F4F7;
defparam \aluout_EX_r[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[7]~10 (
// Equation(s):
// \aluout_EX_r[7]~10_combout  = ( \ShiftRight0~16_combout  & ( \aluout_EX_r[7]~9_combout  & ( (!op2_ID[0] & (((\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (op2_ID[0] & (((!regval2_ID[4] & \ShiftRight0~5_combout )))) ) ) ) # ( !\ShiftRight0~16_combout  
// & ( \aluout_EX_r[7]~9_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4])))) ) ) ) # ( \ShiftRight0~16_combout  & ( !\aluout_EX_r[7]~9_combout  & ( (!op2_ID[0] & 
// ((!\ShiftRight0~5_combout  & (regval1_ID[31])) # (\ShiftRight0~5_combout  & ((regval2_ID[4]))))) ) ) ) # ( !\ShiftRight0~16_combout  & ( !\aluout_EX_r[7]~9_combout  & ( (regval1_ID[31] & (!op2_ID[0] & !\ShiftRight0~5_combout )) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[4]),
	.datac(!op2_ID[0]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\aluout_EX_r[7]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~10 .extended_lut = "off";
defparam \aluout_EX_r[7]~10 .lut_mask = 64'h5000503050CC50FC;
defparam \aluout_EX_r[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[7]~12 (
// Equation(s):
// \aluout_EX_r[7]~12_combout  = ( \aluout_EX_r[2]~3_combout  & ( \ShiftLeft0~5_combout  & ( (\aluout_EX_r[2]~2_combout  & ((\aluout_EX_r[7]~11_combout ) # (op2_ID[4]))) ) ) ) # ( !\aluout_EX_r[2]~3_combout  & ( \ShiftLeft0~5_combout  & ( 
// (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & (\aluout_EX_r[7]~11_combout )) # (op2_ID[4] & ((\aluout_EX_r[7]~10_combout ))))) ) ) ) # ( \aluout_EX_r[2]~3_combout  & ( !\ShiftLeft0~5_combout  & ( (!op2_ID[4] & (\aluout_EX_r[7]~11_combout  & 
// \aluout_EX_r[2]~2_combout )) ) ) ) # ( !\aluout_EX_r[2]~3_combout  & ( !\ShiftLeft0~5_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & (\aluout_EX_r[7]~11_combout )) # (op2_ID[4] & ((\aluout_EX_r[7]~10_combout ))))) ) ) )

	.dataa(!op2_ID[4]),
	.datab(!\aluout_EX_r[7]~11_combout ),
	.datac(!\aluout_EX_r[2]~2_combout ),
	.datad(!\aluout_EX_r[7]~10_combout ),
	.datae(!\aluout_EX_r[2]~3_combout ),
	.dataf(!\ShiftLeft0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~12 .extended_lut = "off";
defparam \aluout_EX_r[7]~12 .lut_mask = 64'h0207020202070707;
defparam \aluout_EX_r[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[7]~13 (
// Equation(s):
// \aluout_EX_r[7]~13_combout  = ( \aluout_EX_r[2]~1_combout  & ( \aluout_EX_r[7]~12_combout  & ( (!\aluout_EX_r[2]~0_combout  & (((\Add3~5_sumout )))) # (\aluout_EX_r[2]~0_combout  & (regval1_ID[7] & (immval_ID[11]))) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & 
// ( \aluout_EX_r[7]~12_combout  & ( (!\aluout_EX_r[2]~0_combout ) # (!regval1_ID[7] $ (!immval_ID[11])) ) ) ) # ( \aluout_EX_r[2]~1_combout  & ( !\aluout_EX_r[7]~12_combout  & ( (!\aluout_EX_r[2]~0_combout  & (((\Add3~5_sumout )))) # 
// (\aluout_EX_r[2]~0_combout  & (regval1_ID[7] & (immval_ID[11]))) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & ( !\aluout_EX_r[7]~12_combout  & ( (\aluout_EX_r[2]~0_combout  & (!regval1_ID[7] $ (!immval_ID[11]))) ) ) )

	.dataa(!regval1_ID[7]),
	.datab(!\aluout_EX_r[2]~0_combout ),
	.datac(!immval_ID[11]),
	.datad(!\Add3~5_sumout ),
	.datae(!\aluout_EX_r[2]~1_combout ),
	.dataf(!\aluout_EX_r[7]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~13 .extended_lut = "off";
defparam \aluout_EX_r[7]~13 .lut_mask = 64'h121201CDDEDE01CD;
defparam \aluout_EX_r[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N47
dffeas \aluout_EX[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[7]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[7] .is_wysiwyg = "true";
defparam \aluout_EX[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[6]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[6]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000020";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \rd_val_MEM_w[6]~7 (
// Equation(s):
// \rd_val_MEM_w[6]~7_combout  = ( \dmem~7_q  & ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) ) # ( !\dmem~7_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) ) ) # ( \dmem~7_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~7_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem~7_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[6]~7 .extended_lut = "off";
defparam \rd_val_MEM_w[6]~7 .lut_mask = 64'h0101ABAB5151FBFB;
defparam \rd_val_MEM_w[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N36
cyclonev_lcell_comb \rd_val_MEM_w[6]~8 (
// Equation(s):
// \rd_val_MEM_w[6]~8_combout  = ( \dmem~41_combout  & ( \rd_val_MEM_w[6]~7_combout  & ( (dmem_rtl_0_bypass[41] & ((!\Equal22~6_combout ) # (!\Equal22~7_combout ))) ) ) ) # ( !\dmem~41_combout  & ( \rd_val_MEM_w[6]~7_combout  & ( (!dmem_rtl_0_bypass[41] & 
// (dmem_rtl_0_bypass[42] & ((!\Equal22~6_combout ) # (!\Equal22~7_combout )))) # (dmem_rtl_0_bypass[41] & ((!\Equal22~6_combout ) # ((!\Equal22~7_combout )))) ) ) ) # ( \dmem~41_combout  & ( !\rd_val_MEM_w[6]~7_combout  & ( (dmem_rtl_0_bypass[41] & 
// ((!\Equal22~6_combout ) # (!\Equal22~7_combout ))) ) ) ) # ( !\dmem~41_combout  & ( !\rd_val_MEM_w[6]~7_combout  & ( (dmem_rtl_0_bypass[41] & (!dmem_rtl_0_bypass[42] & ((!\Equal22~6_combout ) # (!\Equal22~7_combout )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[41]),
	.datab(!\Equal22~6_combout ),
	.datac(!\Equal22~7_combout ),
	.datad(!dmem_rtl_0_bypass[42]),
	.datae(!\dmem~41_combout ),
	.dataf(!\rd_val_MEM_w[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[6]~8 .extended_lut = "off";
defparam \rd_val_MEM_w[6]~8 .lut_mask = 64'h5400545454FC5454;
defparam \rd_val_MEM_w[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N37
dffeas \regval_MEM[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[6]~8_combout ),
	.asdata(aluout_EX[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[6] .is_wysiwyg = "true";
defparam \regval_MEM[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N52
dffeas \regs[0][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N25
dffeas \regs[6][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N20
dffeas \regs[14][6] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N48
cyclonev_lcell_comb \regval1_ID~18 (
// Equation(s):
// \regval1_ID~18_combout  = ( inst_FE[7] & ( \regs[14][6]~q  & ( (\regs[8][6]~q ) # (inst_FE[6]) ) ) ) # ( !inst_FE[7] & ( \regs[14][6]~q  & ( (!inst_FE[6] & (\regs[0][6]~q )) # (inst_FE[6] & ((\regs[6][6]~q ))) ) ) ) # ( inst_FE[7] & ( !\regs[14][6]~q  & ( 
// (!inst_FE[6] & \regs[8][6]~q ) ) ) ) # ( !inst_FE[7] & ( !\regs[14][6]~q  & ( (!inst_FE[6] & (\regs[0][6]~q )) # (inst_FE[6] & ((\regs[6][6]~q ))) ) ) )

	.dataa(!\regs[0][6]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[8][6]~q ),
	.datad(!\regs[6][6]~q ),
	.datae(!inst_FE[7]),
	.dataf(!\regs[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~18 .extended_lut = "off";
defparam \regval1_ID~18 .lut_mask = 64'h44770C0C44773F3F;
defparam \regval1_ID~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N49
dffeas \regval1_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[6] .is_wysiwyg = "true";
defparam \regval1_ID[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[6]~36 (
// Equation(s):
// \aluout_EX_r[6]~36_combout  = ( regval1_ID[6] & ( regval2_ID[6] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & ((!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & op2_ID[3])))) ) ) ) # ( !regval1_ID[6] & ( regval2_ID[6] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] 
// & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( regval1_ID[6] & ( !regval2_ID[6] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( 
// !regval1_ID[6] & ( !regval2_ID[6] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(!regval1_ID[6]),
	.dataf(!regval2_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~36 .extended_lut = "off";
defparam \aluout_EX_r[6]~36 .lut_mask = 64'h0032122012202210;
defparam \aluout_EX_r[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( regval2_ID[1] & ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[9]~DUPLICATE_q  ) ) ) # ( !regval2_ID[1] & ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[7] ) ) ) # ( regval2_ID[1] & ( !\regval2_ID[0]~DUPLICATE_q  & ( 
// regval1_ID[8] ) ) ) # ( !regval2_ID[1] & ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[6] ) ) )

	.dataa(!\regval1_ID[9]~DUPLICATE_q ),
	.datab(!regval1_ID[7]),
	.datac(!regval1_ID[8]),
	.datad(!regval1_ID[6]),
	.datae(!regval2_ID[1]),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h00FF0F0F33335555;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N36
cyclonev_lcell_comb \aluout_EX_r[6]~34 (
// Equation(s):
// \aluout_EX_r[6]~34_combout  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~27_combout  & ( (!regval2_ID[2] & (((\ShiftRight0~38_combout ) # (regval2_ID[3])))) # (regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftRight0~26_combout ))) ) ) ) # ( 
// !\ShiftRight0~25_combout  & ( \ShiftRight0~27_combout  & ( (!regval2_ID[2] & (((\ShiftRight0~38_combout ) # (regval2_ID[3])))) # (regval2_ID[2] & (\ShiftRight0~26_combout  & (regval2_ID[3]))) ) ) ) # ( \ShiftRight0~25_combout  & ( !\ShiftRight0~27_combout 
//  & ( (!regval2_ID[2] & (((!regval2_ID[3] & \ShiftRight0~38_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftRight0~26_combout ))) ) ) ) # ( !\ShiftRight0~25_combout  & ( !\ShiftRight0~27_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3] & 
// \ShiftRight0~38_combout )))) # (regval2_ID[2] & (\ShiftRight0~26_combout  & (regval2_ID[3]))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~26_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~38_combout ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~34 .extended_lut = "off";
defparam \aluout_EX_r[6]~34 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \aluout_EX_r[6]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N39
cyclonev_lcell_comb \aluout_EX_r[6]~35 (
// Equation(s):
// \aluout_EX_r[6]~35_combout  = ( \ShiftRight0~37_combout  & ( \aluout_EX_r[6]~34_combout  & ( (!op2_ID[0] & (((\ShiftRight0~5_combout ) # (regval1_ID[31])))) # (op2_ID[0] & (!regval2_ID[4] & ((\ShiftRight0~5_combout )))) ) ) ) # ( !\ShiftRight0~37_combout  
// & ( \aluout_EX_r[6]~34_combout  & ( (!\ShiftRight0~5_combout  & (((regval1_ID[31] & !op2_ID[0])))) # (\ShiftRight0~5_combout  & (!regval2_ID[4])) ) ) ) # ( \ShiftRight0~37_combout  & ( !\aluout_EX_r[6]~34_combout  & ( (!op2_ID[0] & 
// ((!\ShiftRight0~5_combout  & ((regval1_ID[31]))) # (\ShiftRight0~5_combout  & (regval2_ID[4])))) ) ) ) # ( !\ShiftRight0~37_combout  & ( !\aluout_EX_r[6]~34_combout  & ( (regval1_ID[31] & (!op2_ID[0] & !\ShiftRight0~5_combout )) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!regval1_ID[31]),
	.datac(!op2_ID[0]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~37_combout ),
	.dataf(!\aluout_EX_r[6]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~35 .extended_lut = "off";
defparam \aluout_EX_r[6]~35 .lut_mask = 64'h3000305030AA30FA;
defparam \aluout_EX_r[6]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N30
cyclonev_lcell_comb \aluout_EX_r[6]~37 (
// Equation(s):
// \aluout_EX_r[6]~37_combout  = ( \aluout_EX_r[2]~3_combout  & ( \aluout_EX_r[2]~2_combout  & ( (!op2_ID[4] & ((\aluout_EX_r[6]~36_combout ))) # (op2_ID[4] & (\ShiftLeft0~18_combout )) ) ) ) # ( !\aluout_EX_r[2]~3_combout  & ( \aluout_EX_r[2]~2_combout  & ( 
// (!op2_ID[4] & (\aluout_EX_r[6]~36_combout )) # (op2_ID[4] & ((\aluout_EX_r[6]~35_combout ))) ) ) )

	.dataa(!\ShiftLeft0~18_combout ),
	.datab(!op2_ID[4]),
	.datac(!\aluout_EX_r[6]~36_combout ),
	.datad(!\aluout_EX_r[6]~35_combout ),
	.datae(!\aluout_EX_r[2]~3_combout ),
	.dataf(!\aluout_EX_r[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~37 .extended_lut = "off";
defparam \aluout_EX_r[6]~37 .lut_mask = 64'h000000000C3F1D1D;
defparam \aluout_EX_r[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N6
cyclonev_lcell_comb \aluout_EX_r[6]~38 (
// Equation(s):
// \aluout_EX_r[6]~38_combout  = ( \Add3~25_sumout  & ( \aluout_EX_r[2]~1_combout  & ( (!\aluout_EX_r[2]~0_combout ) # ((regval1_ID[6] & immval_ID[6])) ) ) ) # ( !\Add3~25_sumout  & ( \aluout_EX_r[2]~1_combout  & ( (regval1_ID[6] & (immval_ID[6] & 
// \aluout_EX_r[2]~0_combout )) ) ) ) # ( \Add3~25_sumout  & ( !\aluout_EX_r[2]~1_combout  & ( (!\aluout_EX_r[2]~0_combout  & (((\aluout_EX_r[6]~37_combout )))) # (\aluout_EX_r[2]~0_combout  & (!regval1_ID[6] $ (((!immval_ID[6]))))) ) ) ) # ( 
// !\Add3~25_sumout  & ( !\aluout_EX_r[2]~1_combout  & ( (!\aluout_EX_r[2]~0_combout  & (((\aluout_EX_r[6]~37_combout )))) # (\aluout_EX_r[2]~0_combout  & (!regval1_ID[6] $ (((!immval_ID[6]))))) ) ) )

	.dataa(!regval1_ID[6]),
	.datab(!\aluout_EX_r[6]~37_combout ),
	.datac(!immval_ID[6]),
	.datad(!\aluout_EX_r[2]~0_combout ),
	.datae(!\Add3~25_sumout ),
	.dataf(!\aluout_EX_r[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~38 .extended_lut = "off";
defparam \aluout_EX_r[6]~38 .lut_mask = 64'h335A335A0005FF05;
defparam \aluout_EX_r[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N4
dffeas \aluout_EX[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[6]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[6] .is_wysiwyg = "true";
defparam \aluout_EX[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[8]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X32_Y7_N35
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[8]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005480000000000000014";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N33
cyclonev_lcell_comb \rd_val_MEM_w[8]~19 (
// Equation(s):
// \rd_val_MEM_w[8]~19_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout )))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datad(!\dmem~9_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[8]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[8]~19 .extended_lut = "off";
defparam \rd_val_MEM_w[8]~19 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[8]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N13
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N0
cyclonev_lcell_comb \rd_val_MEM_w[8]~20 (
// Equation(s):
// \rd_val_MEM_w[8]~20_combout  = ( \Equal22~6_combout  & ( dmem_rtl_0_bypass[46] & ( (!\Equal22~7_combout  & ((!\dmem~41_combout  & ((\rd_val_MEM_w[8]~19_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[45])))) ) ) ) # ( !\Equal22~6_combout  & ( 
// dmem_rtl_0_bypass[46] & ( (!\dmem~41_combout  & ((\rd_val_MEM_w[8]~19_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[45])) ) ) ) # ( \Equal22~6_combout  & ( !dmem_rtl_0_bypass[46] & ( (dmem_rtl_0_bypass[45] & !\Equal22~7_combout ) ) ) ) # ( 
// !\Equal22~6_combout  & ( !dmem_rtl_0_bypass[46] & ( dmem_rtl_0_bypass[45] ) ) )

	.dataa(!dmem_rtl_0_bypass[45]),
	.datab(!\Equal22~7_combout ),
	.datac(!\rd_val_MEM_w[8]~19_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal22~6_combout ),
	.dataf(!dmem_rtl_0_bypass[46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[8]~20 .extended_lut = "off";
defparam \rd_val_MEM_w[8]~20 .lut_mask = 64'h555544440F550C44;
defparam \rd_val_MEM_w[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N1
dffeas \regval_MEM[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[8]~20_combout ),
	.asdata(\aluout_EX[8]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[8] .is_wysiwyg = "true";
defparam \regval_MEM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N37
dffeas \regs[8][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \regs[5][8]~feeder (
// Equation(s):
// \regs[5][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[5][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[5][8]~feeder .extended_lut = "off";
defparam \regs[5][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[5][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N14
dffeas \regs[5][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[5][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N48
cyclonev_lcell_comb \regs[13][8]~feeder (
// Equation(s):
// \regs[13][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[13][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[13][8]~feeder .extended_lut = "off";
defparam \regs[13][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[13][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N50
dffeas \regs[13][8] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \regval2_ID~9 (
// Equation(s):
// \regval2_ID~9_combout  = ( \regs[0][8]~q  & ( \regs[13][8]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[8][8]~q ))) # (inst_FE[2] & (((inst_FE[3]) # (\regs[5][8]~q )))) ) ) ) # ( !\regs[0][8]~q  & ( \regs[13][8]~q  & ( (!inst_FE[2] & (\regs[8][8]~q  & 
// ((inst_FE[3])))) # (inst_FE[2] & (((inst_FE[3]) # (\regs[5][8]~q )))) ) ) ) # ( \regs[0][8]~q  & ( !\regs[13][8]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[8][8]~q ))) # (inst_FE[2] & (((\regs[5][8]~q  & !inst_FE[3])))) ) ) ) # ( !\regs[0][8]~q  & ( 
// !\regs[13][8]~q  & ( (!inst_FE[2] & (\regs[8][8]~q  & ((inst_FE[3])))) # (inst_FE[2] & (((\regs[5][8]~q  & !inst_FE[3])))) ) ) )

	.dataa(!\regs[8][8]~q ),
	.datab(!\regs[5][8]~q ),
	.datac(!inst_FE[2]),
	.datad(!inst_FE[3]),
	.datae(!\regs[0][8]~q ),
	.dataf(!\regs[13][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~9 .extended_lut = "off";
defparam \regval2_ID~9 .lut_mask = 64'h0350F350035FF35F;
defparam \regval2_ID~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N31
dffeas \regval2_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[8] .is_wysiwyg = "true";
defparam \regval2_ID[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \aluout_EX_r[8]~29 (
// Equation(s):
// \aluout_EX_r[8]~29_combout  = ( regval2_ID[8] & ( regval1_ID[8] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & ((!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & op2_ID[3])))) ) ) ) # ( !regval2_ID[8] & ( regval1_ID[8] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] 
// & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( regval2_ID[8] & ( !regval1_ID[8] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( 
// !regval2_ID[8] & ( !regval1_ID[8] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(!regval2_ID[8]),
	.dataf(!regval1_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~29 .extended_lut = "off";
defparam \aluout_EX_r[8]~29 .lut_mask = 64'h0032122012202210;
defparam \aluout_EX_r[8]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( regval2_ID[1] & ( regval1_ID[11] & ( (regval1_ID[10]) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[8])) # (\regval2_ID[0]~DUPLICATE_q  & 
// ((\regval1_ID[9]~DUPLICATE_q ))) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & regval1_ID[10]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[11] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[8])) # 
// (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[10]),
	.datac(!regval1_ID[8]),
	.datad(!\regval1_ID[9]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h0A5F22220A5F7777;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[8]~30 (
// Equation(s):
// \aluout_EX_r[8]~30_combout  = ( regval2_ID[2] & ( \ShiftRight0~34_combout  & ( (!regval2_ID[3] & ((\ShiftRight0~35_combout ))) # (regval2_ID[3] & (\ShiftRight0~36_combout )) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~34_combout  & ( (regval2_ID[3]) # 
// (\ShiftRight0~33_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~34_combout  & ( (!regval2_ID[3] & ((\ShiftRight0~35_combout ))) # (regval2_ID[3] & (\ShiftRight0~36_combout )) ) ) ) # ( !regval2_ID[2] & ( !\ShiftRight0~34_combout  & ( 
// (\ShiftRight0~33_combout  & !regval2_ID[3]) ) ) )

	.dataa(!\ShiftRight0~33_combout ),
	.datab(!\ShiftRight0~36_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~35_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~30 .extended_lut = "off";
defparam \aluout_EX_r[8]~30 .lut_mask = 64'h505003F35F5F03F3;
defparam \aluout_EX_r[8]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N33
cyclonev_lcell_comb \aluout_EX_r[8]~31 (
// Equation(s):
// \aluout_EX_r[8]~31_combout  = ( \aluout_EX_r[8]~30_combout  & ( regval1_ID[31] & ( (!\ShiftRight0~5_combout  & (((!op2_ID[0])))) # (\ShiftRight0~5_combout  & ((!regval2_ID[4]) # ((\ShiftRight0~32_combout  & !op2_ID[0])))) ) ) ) # ( 
// !\aluout_EX_r[8]~30_combout  & ( regval1_ID[31] & ( (!op2_ID[0] & ((!\ShiftRight0~5_combout ) # ((\ShiftRight0~32_combout  & regval2_ID[4])))) ) ) ) # ( \aluout_EX_r[8]~30_combout  & ( !regval1_ID[31] & ( (\ShiftRight0~5_combout  & ((!regval2_ID[4]) # 
// ((\ShiftRight0~32_combout  & !op2_ID[0])))) ) ) ) # ( !\aluout_EX_r[8]~30_combout  & ( !regval1_ID[31] & ( (\ShiftRight0~32_combout  & (regval2_ID[4] & (!op2_ID[0] & \ShiftRight0~5_combout ))) ) ) )

	.dataa(!\ShiftRight0~32_combout ),
	.datab(!regval2_ID[4]),
	.datac(!op2_ID[0]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\aluout_EX_r[8]~30_combout ),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~31 .extended_lut = "off";
defparam \aluout_EX_r[8]~31 .lut_mask = 64'h001000DCF010F0DC;
defparam \aluout_EX_r[8]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[8]~32 (
// Equation(s):
// \aluout_EX_r[8]~32_combout  = ( \ShiftLeft0~17_combout  & ( \aluout_EX_r[8]~31_combout  & ( (\aluout_EX_r[2]~2_combout  & ((\aluout_EX_r[8]~29_combout ) # (op2_ID[4]))) ) ) ) # ( !\ShiftLeft0~17_combout  & ( \aluout_EX_r[8]~31_combout  & ( 
// (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & (\aluout_EX_r[8]~29_combout )) # (op2_ID[4] & ((!\aluout_EX_r[2]~3_combout ))))) ) ) ) # ( \ShiftLeft0~17_combout  & ( !\aluout_EX_r[8]~31_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & 
// (\aluout_EX_r[8]~29_combout )) # (op2_ID[4] & ((\aluout_EX_r[2]~3_combout ))))) ) ) ) # ( !\ShiftLeft0~17_combout  & ( !\aluout_EX_r[8]~31_combout  & ( (!op2_ID[4] & (\aluout_EX_r[8]~29_combout  & \aluout_EX_r[2]~2_combout )) ) ) )

	.dataa(!op2_ID[4]),
	.datab(!\aluout_EX_r[8]~29_combout ),
	.datac(!\aluout_EX_r[2]~3_combout ),
	.datad(!\aluout_EX_r[2]~2_combout ),
	.datae(!\ShiftLeft0~17_combout ),
	.dataf(!\aluout_EX_r[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~32 .extended_lut = "off";
defparam \aluout_EX_r[8]~32 .lut_mask = 64'h0022002700720077;
defparam \aluout_EX_r[8]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[8]~33 (
// Equation(s):
// \aluout_EX_r[8]~33_combout  = ( regval1_ID[8] & ( \aluout_EX_r[2]~0_combout  & ( !immval_ID[8] $ (\aluout_EX_r[2]~1_combout ) ) ) ) # ( !regval1_ID[8] & ( \aluout_EX_r[2]~0_combout  & ( (immval_ID[8] & !\aluout_EX_r[2]~1_combout ) ) ) ) # ( regval1_ID[8] 
// & ( !\aluout_EX_r[2]~0_combout  & ( (!\aluout_EX_r[2]~1_combout  & (\aluout_EX_r[8]~32_combout )) # (\aluout_EX_r[2]~1_combout  & ((\Add3~21_sumout ))) ) ) ) # ( !regval1_ID[8] & ( !\aluout_EX_r[2]~0_combout  & ( (!\aluout_EX_r[2]~1_combout  & 
// (\aluout_EX_r[8]~32_combout )) # (\aluout_EX_r[2]~1_combout  & ((\Add3~21_sumout ))) ) ) )

	.dataa(!\aluout_EX_r[8]~32_combout ),
	.datab(!immval_ID[8]),
	.datac(!\Add3~21_sumout ),
	.datad(!\aluout_EX_r[2]~1_combout ),
	.datae(!regval1_ID[8]),
	.dataf(!\aluout_EX_r[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~33 .extended_lut = "off";
defparam \aluout_EX_r[8]~33 .lut_mask = 64'h550F550F3300CC33;
defparam \aluout_EX_r[8]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \aluout_EX[8]~feeder (
// Equation(s):
// \aluout_EX[8]~feeder_combout  = ( \aluout_EX_r[8]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[8]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[8]~feeder .extended_lut = "off";
defparam \aluout_EX[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N44
dffeas \aluout_EX[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[8] .is_wysiwyg = "true";
defparam \aluout_EX[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[13]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[13]~feeder_combout  = aluout_EX[8]

	.dataa(gnd),
	.datab(!aluout_EX[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \dmem_rtl_0_bypass[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N13
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[9]~28_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[11]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[11]~feeder_combout  = ( aluout_EX[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N16
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N19
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[7]~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N35
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N59
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[8]~33_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N33
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[14] & ( (dmem_rtl_0_bypass[13] & (dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[11] $ (dmem_rtl_0_bypass[12])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[14] & ( 
// (dmem_rtl_0_bypass[13] & (!dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[11] $ (dmem_rtl_0_bypass[12])))) ) ) ) # ( dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[14] & ( (!dmem_rtl_0_bypass[13] & (dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[11] $ 
// (dmem_rtl_0_bypass[12])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[14] & ( (!dmem_rtl_0_bypass[13] & (!dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[11] $ (dmem_rtl_0_bypass[12])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[13]),
	.datab(!dmem_rtl_0_bypass[16]),
	.datac(!dmem_rtl_0_bypass[11]),
	.datad(!dmem_rtl_0_bypass[12]),
	.datae(!dmem_rtl_0_bypass[15]),
	.dataf(!dmem_rtl_0_bypass[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'h8008200240041001;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N58
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[6]~38_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N47
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N38
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[5]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N22
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N20
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N49
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[4]~43_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y6_N18
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[10] & (dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7])))) ) ) ) # ( !dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[6] & ( 
// (!dmem_rtl_0_bypass[10] & (dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7])))) ) ) ) # ( dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[6] & ( (dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[8] $ 
// (dmem_rtl_0_bypass[7])))) ) ) ) # ( !dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[6] & ( (!dmem_rtl_0_bypass[10] & (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[8] $ (dmem_rtl_0_bypass[7])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[10]),
	.datab(!dmem_rtl_0_bypass[5]),
	.datac(!dmem_rtl_0_bypass[8]),
	.datad(!dmem_rtl_0_bypass[7]),
	.datae(!dmem_rtl_0_bypass[9]),
	.dataf(!dmem_rtl_0_bypass[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'h8008400420021001;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[4]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[4]~feeder_combout  = ( \aluout_EX_r[3]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N55
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N26
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N22
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y6_N26
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N22
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N24
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( dmem_rtl_0_bypass[0] & ( (!dmem_rtl_0_bypass[4] & (!dmem_rtl_0_bypass[3] & (!dmem_rtl_0_bypass[2] $ (dmem_rtl_0_bypass[1])))) # (dmem_rtl_0_bypass[4] & (dmem_rtl_0_bypass[3] & (!dmem_rtl_0_bypass[2] $ (dmem_rtl_0_bypass[1])))) ) )

	.dataa(!dmem_rtl_0_bypass[4]),
	.datab(!dmem_rtl_0_bypass[2]),
	.datac(!dmem_rtl_0_bypass[3]),
	.datad(!dmem_rtl_0_bypass[1]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'h0000000084218421;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N35
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[14]~143_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N59
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N55
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N8
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~138_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N56
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[13]~148_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[27] & ( dmem_rtl_0_bypass[24] & ( (dmem_rtl_0_bypass[23] & (dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) ) # ( !dmem_rtl_0_bypass[27] & ( dmem_rtl_0_bypass[24] & ( 
// (dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) ) # ( dmem_rtl_0_bypass[27] & ( !dmem_rtl_0_bypass[24] & ( (!dmem_rtl_0_bypass[23] & (dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[26] $ 
// (dmem_rtl_0_bypass[25])))) ) ) ) # ( !dmem_rtl_0_bypass[27] & ( !dmem_rtl_0_bypass[24] & ( (!dmem_rtl_0_bypass[23] & (!dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[26]),
	.datab(!dmem_rtl_0_bypass[25]),
	.datac(!dmem_rtl_0_bypass[23]),
	.datad(!dmem_rtl_0_bypass[28]),
	.datae(!dmem_rtl_0_bypass[27]),
	.dataf(!dmem_rtl_0_bypass[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h9000009009000009;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N9
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( \dmem~36_combout  & ( (\dmem~37_combout  & (\dmem~38_combout  & (\dmem~40_combout  & \dmem~39_combout ))) ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~40_combout ),
	.datad(!\dmem~39_combout ),
	.datae(gnd),
	.dataf(!\dmem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h0000000000010001;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y7_N2
dffeas \regval2_EX[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[4] .is_wysiwyg = "true";
defparam \regval2_EX[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[4]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y7_N26
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[4]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \rd_val_MEM_w[4]~5 (
// Equation(s):
// \rd_val_MEM_w[4]~5_combout  = ( \dmem~5_q  & ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( !\dmem~5_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ))) ) ) ) # ( \dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( !\dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~5_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[4]~5 .extended_lut = "off";
defparam \rd_val_MEM_w[4]~5 .lut_mask = 64'h0003FF0300CFFFCF;
defparam \rd_val_MEM_w[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N32
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N16
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \rd_val_MEM_w[4]~6 (
// Equation(s):
// \rd_val_MEM_w[4]~6_combout  = ( dmem_rtl_0_bypass[37] & ( \Equal22~7_combout  & ( (!\Equal22~6_combout  & (((!dmem_rtl_0_bypass[38]) # (\rd_val_MEM_w[4]~5_combout )) # (\dmem~41_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( \Equal22~7_combout  & ( 
// (!\dmem~41_combout  & (!\Equal22~6_combout  & (\rd_val_MEM_w[4]~5_combout  & dmem_rtl_0_bypass[38]))) ) ) ) # ( dmem_rtl_0_bypass[37] & ( !\Equal22~7_combout  & ( ((!dmem_rtl_0_bypass[38]) # (\rd_val_MEM_w[4]~5_combout )) # (\dmem~41_combout ) ) ) ) # ( 
// !dmem_rtl_0_bypass[37] & ( !\Equal22~7_combout  & ( (!\dmem~41_combout  & (\rd_val_MEM_w[4]~5_combout  & dmem_rtl_0_bypass[38])) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal22~6_combout ),
	.datac(!\rd_val_MEM_w[4]~5_combout ),
	.datad(!dmem_rtl_0_bypass[38]),
	.datae(!dmem_rtl_0_bypass[37]),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[4]~6 .extended_lut = "off";
defparam \rd_val_MEM_w[4]~6 .lut_mask = 64'h000AFF5F0008CC4C;
defparam \rd_val_MEM_w[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N1
dffeas \regval_MEM[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[4]~6_combout ),
	.asdata(aluout_EX[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[4] .is_wysiwyg = "true";
defparam \regval_MEM[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N16
dffeas \regs[8][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N7
dffeas \regs[6][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N18
cyclonev_lcell_comb \regs[14][4]~feeder (
// Equation(s):
// \regs[14][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][4]~feeder .extended_lut = "off";
defparam \regs[14][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N19
dffeas \regs[14][4] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N18
cyclonev_lcell_comb \regval1_ID~2 (
// Equation(s):
// \regval1_ID~2_combout  = ( inst_FE[7] & ( inst_FE[6] & ( \regs[14][4]~q  ) ) ) # ( !inst_FE[7] & ( inst_FE[6] & ( \regs[6][4]~q  ) ) ) # ( inst_FE[7] & ( !inst_FE[6] & ( \regs[8][4]~q  ) ) ) # ( !inst_FE[7] & ( !inst_FE[6] & ( \regs[0][4]~q  ) ) )

	.dataa(!\regs[8][4]~q ),
	.datab(!\regs[6][4]~q ),
	.datac(!\regs[0][4]~q ),
	.datad(!\regs[14][4]~q ),
	.datae(!inst_FE[7]),
	.dataf(!inst_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~2 .extended_lut = "off";
defparam \regval1_ID~2 .lut_mask = 64'h0F0F5555333300FF;
defparam \regval1_ID~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N19
dffeas \regval1_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[4] .is_wysiwyg = "true";
defparam \regval1_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N9
cyclonev_lcell_comb \aluout_EX_r[4]~41 (
// Equation(s):
// \aluout_EX_r[4]~41_combout  = ( regval1_ID[4] & ( regval2_ID[4] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3])) # (op2_ID[1] & (op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !regval1_ID[4] & ( regval2_ID[4] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & 
// (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( regval1_ID[4] & ( !regval2_ID[4] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( 
// !regval1_ID[4] & ( !regval2_ID[4] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[0]),
	.datae(!regval1_ID[4]),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~41 .extended_lut = "off";
defparam \aluout_EX_r[4]~41 .lut_mask = 64'h0302122012202120;
defparam \aluout_EX_r[4]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( regval1_ID[5] & ( regval1_ID[7] & ( ((!regval2_ID[1] & ((regval1_ID[4]))) # (regval2_ID[1] & (regval1_ID[6]))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[5] & ( regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// ((!regval2_ID[1] & ((regval1_ID[4]))) # (regval2_ID[1] & (regval1_ID[6])))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])))) ) ) ) # ( regval1_ID[5] & ( !regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((regval1_ID[4]))) # 
// (regval2_ID[1] & (regval1_ID[6])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])))) ) ) ) # ( !regval1_ID[5] & ( !regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((regval1_ID[4]))) # (regval2_ID[1] & (regval1_ID[6])))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[6]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[4]),
	.datae(!regval1_ID[5]),
	.dataf(!regval1_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h02A252F207A757F7;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[4]~39 (
// Equation(s):
// \aluout_EX_r[4]~39_combout  = ( regval2_ID[2] & ( \ShiftRight0~34_combout  & ( (regval2_ID[3]) # (\ShiftRight0~33_combout ) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~34_combout  & ( (!regval2_ID[3] & (\ShiftRight0~40_combout )) # (regval2_ID[3] & 
// ((\ShiftRight0~35_combout ))) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~34_combout  & ( (\ShiftRight0~33_combout  & !regval2_ID[3]) ) ) ) # ( !regval2_ID[2] & ( !\ShiftRight0~34_combout  & ( (!regval2_ID[3] & (\ShiftRight0~40_combout )) # (regval2_ID[3] & 
// ((\ShiftRight0~35_combout ))) ) ) )

	.dataa(!\ShiftRight0~33_combout ),
	.datab(!\ShiftRight0~40_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~35_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~39 .extended_lut = "off";
defparam \aluout_EX_r[4]~39 .lut_mask = 64'h303F5050303F5F5F;
defparam \aluout_EX_r[4]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N48
cyclonev_lcell_comb \aluout_EX_r[4]~40 (
// Equation(s):
// \aluout_EX_r[4]~40_combout  = ( \ShiftRight0~39_combout  & ( \aluout_EX_r[4]~39_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4]) # (!op2_ID[0])))) ) ) ) # ( 
// !\ShiftRight0~39_combout  & ( \aluout_EX_r[4]~39_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4])))) ) ) ) # ( \ShiftRight0~39_combout  & ( !\aluout_EX_r[4]~39_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & (regval1_ID[31])) # (\ShiftRight0~5_combout  & ((regval2_ID[4]))))) ) ) ) # ( !\ShiftRight0~39_combout  & ( !\aluout_EX_r[4]~39_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & !op2_ID[0])) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[4]),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~39_combout ),
	.dataf(!\aluout_EX_r[4]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~40 .extended_lut = "off";
defparam \aluout_EX_r[4]~40 .lut_mask = 64'h2200270072507750;
defparam \aluout_EX_r[4]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[4]~42 (
// Equation(s):
// \aluout_EX_r[4]~42_combout  = ( \ShiftLeft0~19_combout  & ( \aluout_EX_r[4]~40_combout  & ( (\aluout_EX_r[2]~2_combout  & ((op2_ID[4]) # (\aluout_EX_r[4]~41_combout ))) ) ) ) # ( !\ShiftLeft0~19_combout  & ( \aluout_EX_r[4]~40_combout  & ( 
// (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & (\aluout_EX_r[4]~41_combout )) # (op2_ID[4] & ((!\aluout_EX_r[2]~3_combout ))))) ) ) ) # ( \ShiftLeft0~19_combout  & ( !\aluout_EX_r[4]~40_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & 
// (\aluout_EX_r[4]~41_combout )) # (op2_ID[4] & ((\aluout_EX_r[2]~3_combout ))))) ) ) ) # ( !\ShiftLeft0~19_combout  & ( !\aluout_EX_r[4]~40_combout  & ( (\aluout_EX_r[4]~41_combout  & (!op2_ID[4] & \aluout_EX_r[2]~2_combout )) ) ) )

	.dataa(!\aluout_EX_r[4]~41_combout ),
	.datab(!op2_ID[4]),
	.datac(!\aluout_EX_r[2]~3_combout ),
	.datad(!\aluout_EX_r[2]~2_combout ),
	.datae(!\ShiftLeft0~19_combout ),
	.dataf(!\aluout_EX_r[4]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~42 .extended_lut = "off";
defparam \aluout_EX_r[4]~42 .lut_mask = 64'h0044004700740077;
defparam \aluout_EX_r[4]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[4]~43 (
// Equation(s):
// \aluout_EX_r[4]~43_combout  = ( immval_ID[6] & ( \aluout_EX_r[4]~42_combout  & ( (!\aluout_EX_r[2]~0_combout  & (((!\aluout_EX_r[2]~1_combout )) # (\Add3~29_sumout ))) # (\aluout_EX_r[2]~0_combout  & ((!regval1_ID[4] $ (\aluout_EX_r[2]~1_combout )))) ) ) 
// ) # ( !immval_ID[6] & ( \aluout_EX_r[4]~42_combout  & ( (!\aluout_EX_r[2]~0_combout  & (((!\aluout_EX_r[2]~1_combout )) # (\Add3~29_sumout ))) # (\aluout_EX_r[2]~0_combout  & (((regval1_ID[4] & !\aluout_EX_r[2]~1_combout )))) ) ) ) # ( immval_ID[6] & ( 
// !\aluout_EX_r[4]~42_combout  & ( (!\aluout_EX_r[2]~0_combout  & (\Add3~29_sumout  & ((\aluout_EX_r[2]~1_combout )))) # (\aluout_EX_r[2]~0_combout  & ((!regval1_ID[4] $ (\aluout_EX_r[2]~1_combout )))) ) ) ) # ( !immval_ID[6] & ( !\aluout_EX_r[4]~42_combout 
//  & ( (!\aluout_EX_r[2]~0_combout  & (\Add3~29_sumout  & ((\aluout_EX_r[2]~1_combout )))) # (\aluout_EX_r[2]~0_combout  & (((regval1_ID[4] & !\aluout_EX_r[2]~1_combout )))) ) ) )

	.dataa(!\aluout_EX_r[2]~0_combout ),
	.datab(!\Add3~29_sumout ),
	.datac(!regval1_ID[4]),
	.datad(!\aluout_EX_r[2]~1_combout ),
	.datae(!immval_ID[6]),
	.dataf(!\aluout_EX_r[4]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~43 .extended_lut = "off";
defparam \aluout_EX_r[4]~43 .lut_mask = 64'h05225027AF22FA27;
defparam \aluout_EX_r[4]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N14
dffeas \aluout_EX[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[4]~43_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[4] .is_wysiwyg = "true";
defparam \aluout_EX[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[3]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007F0000000000000000";
// synopsys translate_on

// Location: FF_X26_Y7_N35
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[3]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N33
cyclonev_lcell_comb \rd_val_MEM_w[3]~0 (
// Equation(s):
// \rd_val_MEM_w[3]~0_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0_q  & (((\dmem~4_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # 
// ( !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0_q  & (((\dmem~4_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\dmem~4_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~0 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~0 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N52
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N8
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N15
cyclonev_lcell_comb \rd_val_MEM_w[3]~1 (
// Equation(s):
// \rd_val_MEM_w[3]~1_combout  = ( \dmem~40_combout  & ( dmem_rtl_0_bypass[36] & ( (!\dmem~36_combout ) # ((!\dmem~38_combout ) # ((!\dmem~39_combout ) # (!\dmem~37_combout ))) ) ) ) # ( !\dmem~40_combout  & ( dmem_rtl_0_bypass[36] ) )

	.dataa(!\dmem~36_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~39_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!dmem_rtl_0_bypass[36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~1 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~1 .lut_mask = 64'h00000000FFFFFFFE;
defparam \rd_val_MEM_w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N0
cyclonev_lcell_comb \rd_val_MEM_w[3]~2 (
// Equation(s):
// \rd_val_MEM_w[3]~2_combout  = ( \Equal22~7_combout  & ( \rd_val_MEM_w[3]~1_combout  & ( (!\Equal22~6_combout  & ((\rd_val_MEM_w[3]~0_combout ))) # (\Equal22~6_combout  & (!\KEY[3]~input_o )) ) ) ) # ( !\Equal22~7_combout  & ( \rd_val_MEM_w[3]~1_combout  & 
// ( \rd_val_MEM_w[3]~0_combout  ) ) ) # ( \Equal22~7_combout  & ( !\rd_val_MEM_w[3]~1_combout  & ( (!\Equal22~6_combout  & ((dmem_rtl_0_bypass[35]))) # (\Equal22~6_combout  & (!\KEY[3]~input_o )) ) ) ) # ( !\Equal22~7_combout  & ( 
// !\rd_val_MEM_w[3]~1_combout  & ( dmem_rtl_0_bypass[35] ) ) )

	.dataa(!\KEY[3]~input_o ),
	.datab(!\Equal22~6_combout ),
	.datac(!\rd_val_MEM_w[3]~0_combout ),
	.datad(!dmem_rtl_0_bypass[35]),
	.datae(!\Equal22~7_combout ),
	.dataf(!\rd_val_MEM_w[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~2 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~2 .lut_mask = 64'h00FF22EE0F0F2E2E;
defparam \rd_val_MEM_w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N1
dffeas \regval_MEM[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[3]~2_combout ),
	.asdata(aluout_EX[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[3] .is_wysiwyg = "true";
defparam \regval_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N24
cyclonev_lcell_comb \regs[0][3]~feeder (
// Equation(s):
// \regs[0][3]~feeder_combout  = ( regval_MEM[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][3]~feeder .extended_lut = "off";
defparam \regs[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N26
dffeas \regs[0][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N10
dffeas \regs[6][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N38
dffeas \regs[14][3] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N12
cyclonev_lcell_comb \regval1_ID~1 (
// Equation(s):
// \regval1_ID~1_combout  = ( \regs[8][3]~q  & ( \regs[14][3]~q  & ( ((!inst_FE[6] & (\regs[0][3]~q )) # (inst_FE[6] & ((\regs[6][3]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[8][3]~q  & ( \regs[14][3]~q  & ( (!inst_FE[6] & (\regs[0][3]~q  & ((!inst_FE[7])))) # 
// (inst_FE[6] & (((inst_FE[7]) # (\regs[6][3]~q )))) ) ) ) # ( \regs[8][3]~q  & ( !\regs[14][3]~q  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regs[0][3]~q ))) # (inst_FE[6] & (((\regs[6][3]~q  & !inst_FE[7])))) ) ) ) # ( !\regs[8][3]~q  & ( !\regs[14][3]~q  & ( 
// (!inst_FE[7] & ((!inst_FE[6] & (\regs[0][3]~q )) # (inst_FE[6] & ((\regs[6][3]~q ))))) ) ) )

	.dataa(!\regs[0][3]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[6][3]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[8][3]~q ),
	.dataf(!\regs[14][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~1 .extended_lut = "off";
defparam \regval1_ID~1 .lut_mask = 64'h470047CC473347FF;
defparam \regval1_ID~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N14
dffeas \regval1_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[3] .is_wysiwyg = "true";
defparam \regval1_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[3]~47 (
// Equation(s):
// \aluout_EX_r[3]~47_combout  = ( regval2_ID[3] & ( regval1_ID[3] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & ((!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & op2_ID[3])))) ) ) ) # ( !regval2_ID[3] & ( regval1_ID[3] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] 
// & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( regval2_ID[3] & ( !regval1_ID[3] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( 
// !regval2_ID[3] & ( !regval1_ID[3] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(!regval2_ID[3]),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~47 .extended_lut = "off";
defparam \aluout_EX_r[3]~47 .lut_mask = 64'h0032122012202210;
defparam \aluout_EX_r[3]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[3]~44 (
// Equation(s):
// \aluout_EX_r[3]~44_combout  = ( regval2_ID[1] & ( regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[5])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[6]))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q ) # 
// (regval1_ID[4]) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[3] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[5])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[6]))) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[3] & ( (\regval2_ID[0]~DUPLICATE_q  & 
// regval1_ID[4]) ) ) )

	.dataa(!regval1_ID[5]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[4]),
	.datad(!regval1_ID[6]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~44 .extended_lut = "off";
defparam \aluout_EX_r[3]~44 .lut_mask = 64'h03034477CFCF4477;
defparam \aluout_EX_r[3]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N30
cyclonev_lcell_comb \aluout_EX_r[3]~45 (
// Equation(s):
// \aluout_EX_r[3]~45_combout  = ( regval2_ID[3] & ( \ShiftRight0~18_combout  & ( (\ShiftRight0~19_combout ) # (regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~18_combout  & ( (!regval2_ID[2] & ((\aluout_EX_r[3]~44_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~17_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~18_combout  & ( (!regval2_ID[2] & \ShiftRight0~19_combout ) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~18_combout  & ( (!regval2_ID[2] & ((\aluout_EX_r[3]~44_combout ))) # 
// (regval2_ID[2] & (\ShiftRight0~17_combout )) ) ) )

	.dataa(!\ShiftRight0~17_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\aluout_EX_r[3]~44_combout ),
	.datad(!\ShiftRight0~19_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~45 .extended_lut = "off";
defparam \aluout_EX_r[3]~45 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \aluout_EX_r[3]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N45
cyclonev_lcell_comb \aluout_EX_r[3]~46 (
// Equation(s):
// \aluout_EX_r[3]~46_combout  = ( \ShiftRight0~41_combout  & ( \aluout_EX_r[3]~45_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4]) # (!op2_ID[0])))) ) ) ) # ( 
// !\ShiftRight0~41_combout  & ( \aluout_EX_r[3]~45_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4])))) ) ) ) # ( \ShiftRight0~41_combout  & ( !\aluout_EX_r[3]~45_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & (regval1_ID[31])) # (\ShiftRight0~5_combout  & ((regval2_ID[4]))))) ) ) ) # ( !\ShiftRight0~41_combout  & ( !\aluout_EX_r[3]~45_combout  & ( (regval1_ID[31] & (!\ShiftRight0~5_combout  & !op2_ID[0])) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~41_combout ),
	.dataf(!\aluout_EX_r[3]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~46 .extended_lut = "off";
defparam \aluout_EX_r[3]~46 .lut_mask = 64'h500053005C0C5F0C;
defparam \aluout_EX_r[3]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[3]~48 (
// Equation(s):
// \aluout_EX_r[3]~48_combout  = ( \ShiftLeft0~20_combout  & ( \aluout_EX_r[3]~46_combout  & ( (\aluout_EX_r[2]~2_combout  & ((\aluout_EX_r[3]~47_combout ) # (op2_ID[4]))) ) ) ) # ( !\ShiftLeft0~20_combout  & ( \aluout_EX_r[3]~46_combout  & ( 
// (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & ((\aluout_EX_r[3]~47_combout ))) # (op2_ID[4] & (!\aluout_EX_r[2]~3_combout )))) ) ) ) # ( \ShiftLeft0~20_combout  & ( !\aluout_EX_r[3]~46_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & 
// ((\aluout_EX_r[3]~47_combout ))) # (op2_ID[4] & (\aluout_EX_r[2]~3_combout )))) ) ) ) # ( !\ShiftLeft0~20_combout  & ( !\aluout_EX_r[3]~46_combout  & ( (!op2_ID[4] & (\aluout_EX_r[3]~47_combout  & \aluout_EX_r[2]~2_combout )) ) ) )

	.dataa(!\aluout_EX_r[2]~3_combout ),
	.datab(!op2_ID[4]),
	.datac(!\aluout_EX_r[3]~47_combout ),
	.datad(!\aluout_EX_r[2]~2_combout ),
	.datae(!\ShiftLeft0~20_combout ),
	.dataf(!\aluout_EX_r[3]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~48 .extended_lut = "off";
defparam \aluout_EX_r[3]~48 .lut_mask = 64'h000C001D002E003F;
defparam \aluout_EX_r[3]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N15
cyclonev_lcell_comb \aluout_EX_r[3]~49 (
// Equation(s):
// \aluout_EX_r[3]~49_combout  = ( \aluout_EX_r[2]~0_combout  & ( \Add3~33_sumout  & ( (!\aluout_EX_r[2]~1_combout  & (!regval1_ID[3] $ (!immval_ID[11]))) # (\aluout_EX_r[2]~1_combout  & (regval1_ID[3] & immval_ID[11])) ) ) ) # ( !\aluout_EX_r[2]~0_combout  
// & ( \Add3~33_sumout  & ( (\aluout_EX_r[3]~48_combout ) # (\aluout_EX_r[2]~1_combout ) ) ) ) # ( \aluout_EX_r[2]~0_combout  & ( !\Add3~33_sumout  & ( (!\aluout_EX_r[2]~1_combout  & (!regval1_ID[3] $ (!immval_ID[11]))) # (\aluout_EX_r[2]~1_combout  & 
// (regval1_ID[3] & immval_ID[11])) ) ) ) # ( !\aluout_EX_r[2]~0_combout  & ( !\Add3~33_sumout  & ( (!\aluout_EX_r[2]~1_combout  & \aluout_EX_r[3]~48_combout ) ) ) )

	.dataa(!\aluout_EX_r[2]~1_combout ),
	.datab(!regval1_ID[3]),
	.datac(!\aluout_EX_r[3]~48_combout ),
	.datad(!immval_ID[11]),
	.datae(!\aluout_EX_r[2]~0_combout ),
	.dataf(!\Add3~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~49 .extended_lut = "off";
defparam \aluout_EX_r[3]~49 .lut_mask = 64'h0A0A22995F5F2299;
defparam \aluout_EX_r[3]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \aluout_EX[3]~feeder (
// Equation(s):
// \aluout_EX[3]~feeder_combout  = ( \aluout_EX_r[3]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[3]~feeder .extended_lut = "off";
defparam \aluout_EX[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N52
dffeas \aluout_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[3] .is_wysiwyg = "true";
defparam \aluout_EX[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[2]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000038";
// synopsys translate_on

// Location: FF_X26_Y7_N32
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[2]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \rd_val_MEM_w[2]~59 (
// Equation(s):
// \rd_val_MEM_w[2]~59_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & (((\dmem~3_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & (((\dmem~3_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\dmem~3_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~59 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~59 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[2]~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y8_N20
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N19
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \rd_val_MEM_w[2]~60 (
// Equation(s):
// \rd_val_MEM_w[2]~60_combout  = ( \dmem~40_combout  & ( dmem_rtl_0_bypass[34] & ( (!\dmem~36_combout ) # ((!\dmem~38_combout ) # ((!\dmem~37_combout ) # (!\dmem~39_combout ))) ) ) ) # ( !\dmem~40_combout  & ( dmem_rtl_0_bypass[34] ) )

	.dataa(!\dmem~36_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~37_combout ),
	.datad(!\dmem~39_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!dmem_rtl_0_bypass[34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~60 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~60 .lut_mask = 64'h00000000FFFFFFFE;
defparam \rd_val_MEM_w[2]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \rd_val_MEM_w[2]~61 (
// Equation(s):
// \rd_val_MEM_w[2]~61_combout  = ( \Equal22~7_combout  & ( \Equal22~6_combout  & ( !\KEY[2]~input_o  ) ) ) # ( !\Equal22~7_combout  & ( \Equal22~6_combout  & ( (!\rd_val_MEM_w[2]~60_combout  & ((dmem_rtl_0_bypass[33]))) # (\rd_val_MEM_w[2]~60_combout  & 
// (\rd_val_MEM_w[2]~59_combout )) ) ) ) # ( \Equal22~7_combout  & ( !\Equal22~6_combout  & ( (!\rd_val_MEM_w[2]~60_combout  & ((dmem_rtl_0_bypass[33]))) # (\rd_val_MEM_w[2]~60_combout  & (\rd_val_MEM_w[2]~59_combout )) ) ) ) # ( !\Equal22~7_combout  & ( 
// !\Equal22~6_combout  & ( (!\rd_val_MEM_w[2]~60_combout  & ((dmem_rtl_0_bypass[33]))) # (\rd_val_MEM_w[2]~60_combout  & (\rd_val_MEM_w[2]~59_combout )) ) ) )

	.dataa(!\rd_val_MEM_w[2]~59_combout ),
	.datab(!dmem_rtl_0_bypass[33]),
	.datac(!\KEY[2]~input_o ),
	.datad(!\rd_val_MEM_w[2]~60_combout ),
	.datae(!\Equal22~7_combout ),
	.dataf(!\Equal22~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~61 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~61 .lut_mask = 64'h335533553355F0F0;
defparam \rd_val_MEM_w[2]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N37
dffeas \regval_MEM[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[2]~61_combout ),
	.asdata(\aluout_EX[2]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[2] .is_wysiwyg = "true";
defparam \regval_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \regs[0][2]~feeder (
// Equation(s):
// \regs[0][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][2]~feeder .extended_lut = "off";
defparam \regs[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N40
dffeas \regs[0][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N40
dffeas \regs[14][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N42
cyclonev_lcell_comb \regs[6][2]~feeder (
// Equation(s):
// \regs[6][2]~feeder_combout  = regval_MEM[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][2]~feeder .extended_lut = "off";
defparam \regs[6][2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N43
dffeas \regs[6][2] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N48
cyclonev_lcell_comb \regval1_ID~3 (
// Equation(s):
// \regval1_ID~3_combout  = ( \regs[6][2]~q  & ( inst_FE[7] & ( (!inst_FE[6] & (\regs[8][2]~q )) # (inst_FE[6] & ((\regs[14][2]~q ))) ) ) ) # ( !\regs[6][2]~q  & ( inst_FE[7] & ( (!inst_FE[6] & (\regs[8][2]~q )) # (inst_FE[6] & ((\regs[14][2]~q ))) ) ) ) # ( 
// \regs[6][2]~q  & ( !inst_FE[7] & ( (inst_FE[6]) # (\regs[0][2]~q ) ) ) ) # ( !\regs[6][2]~q  & ( !inst_FE[7] & ( (\regs[0][2]~q  & !inst_FE[6]) ) ) )

	.dataa(!\regs[0][2]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[8][2]~q ),
	.datad(!\regs[14][2]~q ),
	.datae(!\regs[6][2]~q ),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~3 .extended_lut = "off";
defparam \regval1_ID~3 .lut_mask = 64'h444477770C3F0C3F;
defparam \regval1_ID~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N49
dffeas \regval1_ID[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[2]~53 (
// Equation(s):
// \aluout_EX_r[2]~53_combout  = ( regval2_ID[2] & ( \regval1_ID[2]~DUPLICATE_q  & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & ((!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & op2_ID[3])))) ) ) ) # ( !regval2_ID[2] & ( \regval1_ID[2]~DUPLICATE_q  & ( 
// (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( regval2_ID[2] & ( !\regval1_ID[2]~DUPLICATE_q  & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # 
// (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( !regval2_ID[2] & ( !\regval1_ID[2]~DUPLICATE_q  & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(!regval2_ID[2]),
	.dataf(!\regval1_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~53 .extended_lut = "off";
defparam \aluout_EX_r[2]~53 .lut_mask = 64'h0032122012202210;
defparam \aluout_EX_r[2]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y7_N18
cyclonev_lcell_comb \aluout_EX_r[2]~50 (
// Equation(s):
// \aluout_EX_r[2]~50_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[2] & ( (!regval2_ID[1] & ((regval1_ID[3]))) # (regval2_ID[1] & (regval1_ID[5])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[2] & ( (!regval2_ID[1]) # (regval1_ID[4]) ) ) 
// ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[2] & ( (!regval2_ID[1] & ((regval1_ID[3]))) # (regval2_ID[1] & (regval1_ID[5])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[2] & ( (regval2_ID[1] & regval1_ID[4]) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[5]),
	.datac(!regval1_ID[4]),
	.datad(!regval1_ID[3]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~50 .extended_lut = "off";
defparam \aluout_EX_r[2]~50 .lut_mask = 64'h050511BBAFAF11BB;
defparam \aluout_EX_r[2]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y5_N48
cyclonev_lcell_comb \aluout_EX_r[2]~51 (
// Equation(s):
// \aluout_EX_r[2]~51_combout  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~27_combout  & ( ((!regval2_ID[2] & (\aluout_EX_r[2]~50_combout )) # (regval2_ID[2] & ((\ShiftRight0~38_combout )))) # (regval2_ID[3]) ) ) ) # ( !\ShiftRight0~25_combout  & ( 
// \ShiftRight0~27_combout  & ( (!regval2_ID[2] & (\aluout_EX_r[2]~50_combout  & (!regval2_ID[3]))) # (regval2_ID[2] & (((\ShiftRight0~38_combout ) # (regval2_ID[3])))) ) ) ) # ( \ShiftRight0~25_combout  & ( !\ShiftRight0~27_combout  & ( (!regval2_ID[2] & 
// (((regval2_ID[3])) # (\aluout_EX_r[2]~50_combout ))) # (regval2_ID[2] & (((!regval2_ID[3] & \ShiftRight0~38_combout )))) ) ) ) # ( !\ShiftRight0~25_combout  & ( !\ShiftRight0~27_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & (\aluout_EX_r[2]~50_combout 
// )) # (regval2_ID[2] & ((\ShiftRight0~38_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\aluout_EX_r[2]~50_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~38_combout ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~51 .extended_lut = "off";
defparam \aluout_EX_r[2]~51 .lut_mask = 64'h20702A7A25752F7F;
defparam \aluout_EX_r[2]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[2]~52 (
// Equation(s):
// \aluout_EX_r[2]~52_combout  = ( \ShiftRight0~42_combout  & ( op2_ID[0] & ( (\aluout_EX_r[2]~51_combout  & (\ShiftRight0~5_combout  & !regval2_ID[4])) ) ) ) # ( !\ShiftRight0~42_combout  & ( op2_ID[0] & ( (\aluout_EX_r[2]~51_combout  & 
// (\ShiftRight0~5_combout  & !regval2_ID[4])) ) ) ) # ( \ShiftRight0~42_combout  & ( !op2_ID[0] & ( (!\ShiftRight0~5_combout  & (((regval1_ID[31])))) # (\ShiftRight0~5_combout  & (((regval2_ID[4])) # (\aluout_EX_r[2]~51_combout ))) ) ) ) # ( 
// !\ShiftRight0~42_combout  & ( !op2_ID[0] & ( (!\ShiftRight0~5_combout  & (((regval1_ID[31])))) # (\ShiftRight0~5_combout  & (\aluout_EX_r[2]~51_combout  & (!regval2_ID[4]))) ) ) )

	.dataa(!\aluout_EX_r[2]~51_combout ),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!regval2_ID[4]),
	.datad(!regval1_ID[31]),
	.datae(!\ShiftRight0~42_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~52 .extended_lut = "off";
defparam \aluout_EX_r[2]~52 .lut_mask = 64'h10DC13DF10101010;
defparam \aluout_EX_r[2]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[2]~54 (
// Equation(s):
// \aluout_EX_r[2]~54_combout  = ( \aluout_EX_r[2]~3_combout  & ( \aluout_EX_r[2]~2_combout  & ( (!op2_ID[4] & ((\aluout_EX_r[2]~53_combout ))) # (op2_ID[4] & (\ShiftLeft0~21_combout )) ) ) ) # ( !\aluout_EX_r[2]~3_combout  & ( \aluout_EX_r[2]~2_combout  & ( 
// (!op2_ID[4] & (\aluout_EX_r[2]~53_combout )) # (op2_ID[4] & ((\aluout_EX_r[2]~52_combout ))) ) ) )

	.dataa(!\ShiftLeft0~21_combout ),
	.datab(!op2_ID[4]),
	.datac(!\aluout_EX_r[2]~53_combout ),
	.datad(!\aluout_EX_r[2]~52_combout ),
	.datae(!\aluout_EX_r[2]~3_combout ),
	.dataf(!\aluout_EX_r[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~54 .extended_lut = "off";
defparam \aluout_EX_r[2]~54 .lut_mask = 64'h000000000C3F1D1D;
defparam \aluout_EX_r[2]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y7_N27
cyclonev_lcell_comb \aluout_EX_r[2]~55 (
// Equation(s):
// \aluout_EX_r[2]~55_combout  = ( regval1_ID[2] & ( \aluout_EX_r[2]~54_combout  & ( (!\aluout_EX_r[2]~0_combout  & ((!\aluout_EX_r[2]~1_combout ) # ((\Add3~37_sumout )))) # (\aluout_EX_r[2]~0_combout  & (!\aluout_EX_r[2]~1_combout  $ (((immval_ID[2]))))) ) 
// ) ) # ( !regval1_ID[2] & ( \aluout_EX_r[2]~54_combout  & ( (!\aluout_EX_r[2]~1_combout  & (((!\aluout_EX_r[2]~0_combout ) # (immval_ID[2])))) # (\aluout_EX_r[2]~1_combout  & (\Add3~37_sumout  & (!\aluout_EX_r[2]~0_combout ))) ) ) ) # ( regval1_ID[2] & ( 
// !\aluout_EX_r[2]~54_combout  & ( (!\aluout_EX_r[2]~0_combout  & (\aluout_EX_r[2]~1_combout  & (\Add3~37_sumout ))) # (\aluout_EX_r[2]~0_combout  & (!\aluout_EX_r[2]~1_combout  $ (((immval_ID[2]))))) ) ) ) # ( !regval1_ID[2] & ( !\aluout_EX_r[2]~54_combout 
//  & ( (!\aluout_EX_r[2]~1_combout  & (((\aluout_EX_r[2]~0_combout  & immval_ID[2])))) # (\aluout_EX_r[2]~1_combout  & (\Add3~37_sumout  & (!\aluout_EX_r[2]~0_combout ))) ) ) )

	.dataa(!\aluout_EX_r[2]~1_combout ),
	.datab(!\Add3~37_sumout ),
	.datac(!\aluout_EX_r[2]~0_combout ),
	.datad(!immval_ID[2]),
	.datae(!regval1_ID[2]),
	.dataf(!\aluout_EX_r[2]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~55 .extended_lut = "off";
defparam \aluout_EX_r[2]~55 .lut_mask = 64'h101A1A15B0BABAB5;
defparam \aluout_EX_r[2]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N49
dffeas \aluout_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~55_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[2] .is_wysiwyg = "true";
defparam \aluout_EX[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[15]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X46_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[15]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004400000000000000050";
// synopsys translate_on

// Location: FF_X29_Y7_N44
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \rd_val_MEM_w[15]~29 (
// Equation(s):
// \rd_val_MEM_w[15]~29_combout  = ( \dmem~16_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ))) ) ) # ( !\dmem~16_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(!\dmem~16_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[15]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[15]~29 .extended_lut = "off";
defparam \rd_val_MEM_w[15]~29 .lut_mask = 64'h001DFF1D001DFF1D;
defparam \rd_val_MEM_w[15]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N8
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N40
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y7_N36
cyclonev_lcell_comb \rd_val_MEM_w[15]~30 (
// Equation(s):
// \rd_val_MEM_w[15]~30_combout  = ( !\Equal22~6_combout  & ( \Equal22~7_combout  & ( (!dmem_rtl_0_bypass[60] & (((dmem_rtl_0_bypass[59])))) # (dmem_rtl_0_bypass[60] & ((!\dmem~41_combout  & (\rd_val_MEM_w[15]~29_combout )) # (\dmem~41_combout  & 
// ((dmem_rtl_0_bypass[59]))))) ) ) ) # ( \Equal22~6_combout  & ( !\Equal22~7_combout  & ( (!dmem_rtl_0_bypass[60] & (((dmem_rtl_0_bypass[59])))) # (dmem_rtl_0_bypass[60] & ((!\dmem~41_combout  & (\rd_val_MEM_w[15]~29_combout )) # (\dmem~41_combout  & 
// ((dmem_rtl_0_bypass[59]))))) ) ) ) # ( !\Equal22~6_combout  & ( !\Equal22~7_combout  & ( (!dmem_rtl_0_bypass[60] & (((dmem_rtl_0_bypass[59])))) # (dmem_rtl_0_bypass[60] & ((!\dmem~41_combout  & (\rd_val_MEM_w[15]~29_combout )) # (\dmem~41_combout  & 
// ((dmem_rtl_0_bypass[59]))))) ) ) )

	.dataa(!\rd_val_MEM_w[15]~29_combout ),
	.datab(!dmem_rtl_0_bypass[60]),
	.datac(!dmem_rtl_0_bypass[59]),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal22~6_combout ),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[15]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[15]~30 .extended_lut = "off";
defparam \rd_val_MEM_w[15]~30 .lut_mask = 64'h1D0F1D0F1D0F0000;
defparam \rd_val_MEM_w[15]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y7_N37
dffeas \regval_MEM[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[15]~30_combout ),
	.asdata(aluout_EX[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[15] .is_wysiwyg = "true";
defparam \regval_MEM[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N6
cyclonev_lcell_comb \regs[6][15]~feeder (
// Equation(s):
// \regs[6][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][15]~feeder .extended_lut = "off";
defparam \regs[6][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N8
dffeas \regs[6][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N42
cyclonev_lcell_comb \regs[14][15]~feeder (
// Equation(s):
// \regs[14][15]~feeder_combout  = regval_MEM[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][15]~feeder .extended_lut = "off";
defparam \regs[14][15]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[14][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N44
dffeas \regs[14][15] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \regval1_ID~21 (
// Equation(s):
// \regval1_ID~21_combout  = ( inst_FE[6] & ( inst_FE[7] & ( \regs[14][15]~q  ) ) ) # ( !inst_FE[6] & ( inst_FE[7] & ( \regs[8][15]~q  ) ) ) # ( inst_FE[6] & ( !inst_FE[7] & ( \regs[6][15]~q  ) ) ) # ( !inst_FE[6] & ( !inst_FE[7] & ( \regs[0][15]~q  ) ) )

	.dataa(!\regs[6][15]~q ),
	.datab(!\regs[8][15]~q ),
	.datac(!\regs[14][15]~q ),
	.datad(!\regs[0][15]~q ),
	.datae(!inst_FE[6]),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~21 .extended_lut = "off";
defparam \regval1_ID~21 .lut_mask = 64'h00FF555533330F0F;
defparam \regval1_ID~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N14
dffeas \regval1_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[15] .is_wysiwyg = "true";
defparam \regval1_ID[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( op2_ID[0] & ( (!\op2_ID[1]~DUPLICATE_q  & (!op2_ID[3] $ (((!regval1_ID[15] & !regval2_ID[15]))))) ) ) # ( !op2_ID[0] & ( !op2_ID[3] $ (((!regval1_ID[15] & ((!regval2_ID[15]) # (!\op2_ID[1]~DUPLICATE_q ))) # (regval1_ID[15] & 
// (!regval2_ID[15] $ (\op2_ID[1]~DUPLICATE_q ))))) ) )

	.dataa(!op2_ID[3]),
	.datab(!regval1_ID[15]),
	.datac(!regval2_ID[15]),
	.datad(!\op2_ID[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h566956696A006A00;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \aluout_EX_r[15]~137 (
// Equation(s):
// \aluout_EX_r[15]~137_combout  = ( \Selector17~0_combout  & ( (\Equal14~0_combout  & (\op2_ID[5]~DUPLICATE_q  & !op2_ID[4])) ) )

	.dataa(gnd),
	.datab(!\Equal14~0_combout ),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(!op2_ID[4]),
	.datae(gnd),
	.dataf(!\Selector17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~137 .extended_lut = "off";
defparam \aluout_EX_r[15]~137 .lut_mask = 64'h0000000003000300;
defparam \aluout_EX_r[15]~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \aluout_EX_r[15]~138 (
// Equation(s):
// \aluout_EX_r[15]~138_combout  = ( \Add3~105_sumout  & ( \aluout_EX_r[15]~118_combout  & ( ((!\Equal14~0_combout  & ((\regval1_ID[15]~DUPLICATE_q ) # (\always4~0_combout )))) # (\aluout_EX_r[15]~137_combout ) ) ) ) # ( !\Add3~105_sumout  & ( 
// \aluout_EX_r[15]~118_combout  & ( ((\regval1_ID[15]~DUPLICATE_q  & !\Equal14~0_combout )) # (\aluout_EX_r[15]~137_combout ) ) ) ) # ( \Add3~105_sumout  & ( !\aluout_EX_r[15]~118_combout  & ( ((\always4~0_combout  & !\Equal14~0_combout )) # 
// (\aluout_EX_r[15]~137_combout ) ) ) ) # ( !\Add3~105_sumout  & ( !\aluout_EX_r[15]~118_combout  & ( \aluout_EX_r[15]~137_combout  ) ) )

	.dataa(!\aluout_EX_r[15]~137_combout ),
	.datab(!\always4~0_combout ),
	.datac(!\regval1_ID[15]~DUPLICATE_q ),
	.datad(!\Equal14~0_combout ),
	.datae(!\Add3~105_sumout ),
	.dataf(!\aluout_EX_r[15]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~138 .extended_lut = "off";
defparam \aluout_EX_r[15]~138 .lut_mask = 64'h555577555F557F55;
defparam \aluout_EX_r[15]~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N29
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y4_N35
dffeas \regval2_EX[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[5] .is_wysiwyg = "true";
defparam \regval2_EX[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[5]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X26_Y6_N32
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[5]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000020";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N30
cyclonev_lcell_comb \rd_val_MEM_w[5]~3 (
// Equation(s):
// \rd_val_MEM_w[5]~3_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q  & (((\dmem~6_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout )))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\dmem~0_q  & (((\dmem~6_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\dmem~6_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[5]~3 .extended_lut = "off";
defparam \rd_val_MEM_w[5]~3 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N4
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N0
cyclonev_lcell_comb \rd_val_MEM_w[5]~4 (
// Equation(s):
// \rd_val_MEM_w[5]~4_combout  = ( dmem_rtl_0_bypass[40] & ( \Equal22~7_combout  & ( (!\Equal22~6_combout  & ((!\dmem~41_combout  & (\rd_val_MEM_w[5]~3_combout )) # (\dmem~41_combout  & ((dmem_rtl_0_bypass[39]))))) ) ) ) # ( !dmem_rtl_0_bypass[40] & ( 
// \Equal22~7_combout  & ( (!\Equal22~6_combout  & dmem_rtl_0_bypass[39]) ) ) ) # ( dmem_rtl_0_bypass[40] & ( !\Equal22~7_combout  & ( (!\dmem~41_combout  & (\rd_val_MEM_w[5]~3_combout )) # (\dmem~41_combout  & ((dmem_rtl_0_bypass[39]))) ) ) ) # ( 
// !dmem_rtl_0_bypass[40] & ( !\Equal22~7_combout  & ( dmem_rtl_0_bypass[39] ) ) )

	.dataa(!\Equal22~6_combout ),
	.datab(!\rd_val_MEM_w[5]~3_combout ),
	.datac(!dmem_rtl_0_bypass[39]),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[40]),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[5]~4 .extended_lut = "off";
defparam \rd_val_MEM_w[5]~4 .lut_mask = 64'h0F0F330F0A0A220A;
defparam \rd_val_MEM_w[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y6_N1
dffeas \regval_MEM[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[5]~4_combout ),
	.asdata(aluout_EX[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[5] .is_wysiwyg = "true";
defparam \regval_MEM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N31
dffeas \regs[8][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N47
dffeas \regs[14][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N9
cyclonev_lcell_comb \regs[6][5]~feeder (
// Equation(s):
// \regs[6][5]~feeder_combout  = regval_MEM[5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][5]~feeder .extended_lut = "off";
defparam \regs[6][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N11
dffeas \regs[6][5] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N0
cyclonev_lcell_comb \regval1_ID~0 (
// Equation(s):
// \regval1_ID~0_combout  = ( \regs[0][5]~q  & ( \regs[6][5]~q  & ( (!inst_FE[7]) # ((!inst_FE[6] & (\regs[8][5]~q )) # (inst_FE[6] & ((\regs[14][5]~q )))) ) ) ) # ( !\regs[0][5]~q  & ( \regs[6][5]~q  & ( (!inst_FE[6] & (inst_FE[7] & (\regs[8][5]~q ))) # 
// (inst_FE[6] & ((!inst_FE[7]) # ((\regs[14][5]~q )))) ) ) ) # ( \regs[0][5]~q  & ( !\regs[6][5]~q  & ( (!inst_FE[6] & ((!inst_FE[7]) # ((\regs[8][5]~q )))) # (inst_FE[6] & (inst_FE[7] & ((\regs[14][5]~q )))) ) ) ) # ( !\regs[0][5]~q  & ( !\regs[6][5]~q  & 
// ( (inst_FE[7] & ((!inst_FE[6] & (\regs[8][5]~q )) # (inst_FE[6] & ((\regs[14][5]~q ))))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!inst_FE[7]),
	.datac(!\regs[8][5]~q ),
	.datad(!\regs[14][5]~q ),
	.datae(!\regs[0][5]~q ),
	.dataf(!\regs[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~0 .extended_lut = "off";
defparam \regval1_ID~0 .lut_mask = 64'h02138A9B4657CEDF;
defparam \regval1_ID~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y3_N1
dffeas \regval1_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[5] .is_wysiwyg = "true";
defparam \regval1_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N39
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \ShiftLeft0~0_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # (\ShiftLeft0~1_combout ))) ) ) # ( !\ShiftLeft0~0_combout  & ( (\ShiftLeft0~1_combout  & (regval2_ID[2] & !regval2_ID[3])) ) )

	.dataa(!\ShiftLeft0~1_combout ),
	.datab(!regval2_ID[2]),
	.datac(gnd),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h11001100DD00DD00;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N12
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( regval2_ID[3] & ( \ShiftRight0~7_combout  & ( (!regval2_ID[2]) # (regval1_ID[31]) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~7_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~6_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~8_combout )) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~7_combout  & ( (regval1_ID[31] & regval2_ID[2]) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~7_combout  & ( (!regval2_ID[2] & ((\ShiftRight0~6_combout ))) # (regval2_ID[2] & 
// (\ShiftRight0~8_combout )) ) ) )

	.dataa(!\ShiftRight0~8_combout ),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!regval1_ID[31]),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h3355000F3355FF0F;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N30
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( regval1_ID[6] & ( \regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1]) # (regval1_ID[8]) ) ) ) # ( !regval1_ID[6] & ( \regval2_ID[0]~DUPLICATE_q  & ( (regval2_ID[1] & regval1_ID[8]) ) ) ) # ( regval1_ID[6] & ( 
// !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[5])) # (regval2_ID[1] & ((regval1_ID[7]))) ) ) ) # ( !regval1_ID[6] & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[5])) # (regval2_ID[1] & ((regval1_ID[7]))) ) ) )

	.dataa(!regval1_ID[5]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[8]),
	.datad(!regval1_ID[7]),
	.datae(!regval1_ID[6]),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h447744770303CFCF;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N30
cyclonev_lcell_comb \aluout_EX_r[5]~4 (
// Equation(s):
// \aluout_EX_r[5]~4_combout  = ( regval2_ID[3] & ( \ShiftRight0~10_combout  & ( (!regval2_ID[2] & (\ShiftRight0~11_combout )) # (regval2_ID[2] & ((\ShiftRight0~13_combout ))) ) ) ) # ( !regval2_ID[3] & ( \ShiftRight0~10_combout  & ( (!regval2_ID[2]) # 
// (\ShiftRight0~12_combout ) ) ) ) # ( regval2_ID[3] & ( !\ShiftRight0~10_combout  & ( (!regval2_ID[2] & (\ShiftRight0~11_combout )) # (regval2_ID[2] & ((\ShiftRight0~13_combout ))) ) ) ) # ( !regval2_ID[3] & ( !\ShiftRight0~10_combout  & ( 
// (\ShiftRight0~12_combout  & regval2_ID[2]) ) ) )

	.dataa(!\ShiftRight0~11_combout ),
	.datab(!\ShiftRight0~12_combout ),
	.datac(!\ShiftRight0~13_combout ),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftRight0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~4 .extended_lut = "off";
defparam \aluout_EX_r[5]~4 .lut_mask = 64'h0033550FFF33550F;
defparam \aluout_EX_r[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N39
cyclonev_lcell_comb \aluout_EX_r[5]~5 (
// Equation(s):
// \aluout_EX_r[5]~5_combout  = ( \ShiftRight0~9_combout  & ( \aluout_EX_r[5]~4_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4]) # (!op2_ID[0])))) ) ) ) # ( !\ShiftRight0~9_combout  & 
// ( \aluout_EX_r[5]~4_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4])))) ) ) ) # ( \ShiftRight0~9_combout  & ( !\aluout_EX_r[5]~4_combout  & ( (!op2_ID[0] & 
// ((!\ShiftRight0~5_combout  & (regval1_ID[31])) # (\ShiftRight0~5_combout  & ((regval2_ID[4]))))) ) ) ) # ( !\ShiftRight0~9_combout  & ( !\aluout_EX_r[5]~4_combout  & ( (regval1_ID[31] & (!\ShiftRight0~5_combout  & !op2_ID[0])) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!regval2_ID[4]),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~9_combout ),
	.dataf(!\aluout_EX_r[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~5 .extended_lut = "off";
defparam \aluout_EX_r[5]~5 .lut_mask = 64'h4400470074307730;
defparam \aluout_EX_r[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N15
cyclonev_lcell_comb \aluout_EX_r[5]~6 (
// Equation(s):
// \aluout_EX_r[5]~6_combout  = ( regval2_ID[5] & ( regval1_ID[5] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3])) # (op2_ID[1] & (op2_ID[3] & !op2_ID[0])))) ) ) ) # ( !regval2_ID[5] & ( regval1_ID[5] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & 
// (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( regval2_ID[5] & ( !regval1_ID[5] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[3] $ (!op2_ID[0]))) # (op2_ID[1] & (!op2_ID[3] & !op2_ID[0])))) ) ) ) # ( 
// !regval2_ID[5] & ( !regval1_ID[5] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(!op2_ID[0]),
	.datae(!regval2_ID[5]),
	.dataf(!regval1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~6 .extended_lut = "off";
defparam \aluout_EX_r[5]~6 .lut_mask = 64'h0302122012202120;
defparam \aluout_EX_r[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[5]~7 (
// Equation(s):
// \aluout_EX_r[5]~7_combout  = ( \aluout_EX_r[2]~2_combout  & ( op2_ID[4] & ( (!\aluout_EX_r[2]~3_combout  & ((\aluout_EX_r[5]~5_combout ))) # (\aluout_EX_r[2]~3_combout  & (\ShiftLeft0~2_combout )) ) ) ) # ( \aluout_EX_r[2]~2_combout  & ( !op2_ID[4] & ( 
// \aluout_EX_r[5]~6_combout  ) ) )

	.dataa(!\ShiftLeft0~2_combout ),
	.datab(!\aluout_EX_r[5]~5_combout ),
	.datac(!\aluout_EX_r[2]~3_combout ),
	.datad(!\aluout_EX_r[5]~6_combout ),
	.datae(!\aluout_EX_r[2]~2_combout ),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~7 .extended_lut = "off";
defparam \aluout_EX_r[5]~7 .lut_mask = 64'h000000FF00003535;
defparam \aluout_EX_r[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N15
cyclonev_lcell_comb \aluout_EX_r[5]~8 (
// Equation(s):
// \aluout_EX_r[5]~8_combout  = ( immval_ID[5] & ( \aluout_EX_r[2]~0_combout  & ( !\aluout_EX_r[2]~1_combout  $ (regval1_ID[5]) ) ) ) # ( !immval_ID[5] & ( \aluout_EX_r[2]~0_combout  & ( (!\aluout_EX_r[2]~1_combout  & regval1_ID[5]) ) ) ) # ( immval_ID[5] & 
// ( !\aluout_EX_r[2]~0_combout  & ( (!\aluout_EX_r[2]~1_combout  & ((\aluout_EX_r[5]~7_combout ))) # (\aluout_EX_r[2]~1_combout  & (\Add3~1_sumout )) ) ) ) # ( !immval_ID[5] & ( !\aluout_EX_r[2]~0_combout  & ( (!\aluout_EX_r[2]~1_combout  & 
// ((\aluout_EX_r[5]~7_combout ))) # (\aluout_EX_r[2]~1_combout  & (\Add3~1_sumout )) ) ) )

	.dataa(!\Add3~1_sumout ),
	.datab(!\aluout_EX_r[2]~1_combout ),
	.datac(!\aluout_EX_r[5]~7_combout ),
	.datad(!regval1_ID[5]),
	.datae(!immval_ID[5]),
	.dataf(!\aluout_EX_r[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~8 .extended_lut = "off";
defparam \aluout_EX_r[5]~8 .lut_mask = 64'h1D1D1D1D00CCCC33;
defparam \aluout_EX_r[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N38
dffeas \aluout_EX[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[5]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[5] .is_wysiwyg = "true";
defparam \aluout_EX[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N24
cyclonev_lcell_comb \Equal22~7 (
// Equation(s):
// \Equal22~7_combout  = (!aluout_EX[5] & aluout_EX[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_EX[5]),
	.datad(!aluout_EX[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal22~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal22~7 .extended_lut = "off";
defparam \Equal22~7 .lut_mask = 64'h00F000F000F000F0;
defparam \Equal22~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N32
dffeas \regval2_EX[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[11] .is_wysiwyg = "true";
defparam \regval2_EX[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N56
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[11]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y8_N47
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[11]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004400000000000000050";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \rd_val_MEM_w[11]~13 (
// Equation(s):
// \rd_val_MEM_w[11]~13_combout  = ( \dmem~12_q  & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )) ) ) ) # ( !\dmem~12_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ))) ) ) ) # ( \dmem~12_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )) ) ) ) # ( !\dmem~12_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\dmem~12_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[11]~13 .extended_lut = "off";
defparam \rd_val_MEM_w[11]~13 .lut_mask = 64'h0003CCCF3033FCFF;
defparam \rd_val_MEM_w[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y8_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y8_N37
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N6
cyclonev_lcell_comb \rd_val_MEM_w[11]~14 (
// Equation(s):
// \rd_val_MEM_w[11]~14_combout  = ( \Equal22~6_combout  & ( dmem_rtl_0_bypass[52] & ( (!\Equal22~7_combout  & ((!\dmem~41_combout  & ((\rd_val_MEM_w[11]~13_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[51])))) ) ) ) # ( !\Equal22~6_combout  & ( 
// dmem_rtl_0_bypass[52] & ( (!\dmem~41_combout  & ((\rd_val_MEM_w[11]~13_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[51])) ) ) ) # ( \Equal22~6_combout  & ( !dmem_rtl_0_bypass[52] & ( (!\Equal22~7_combout  & dmem_rtl_0_bypass[51]) ) ) ) # ( 
// !\Equal22~6_combout  & ( !dmem_rtl_0_bypass[52] & ( dmem_rtl_0_bypass[51] ) ) )

	.dataa(!\Equal22~7_combout ),
	.datab(!dmem_rtl_0_bypass[51]),
	.datac(!\rd_val_MEM_w[11]~13_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal22~6_combout ),
	.dataf(!dmem_rtl_0_bypass[52]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[11]~14 .extended_lut = "off";
defparam \rd_val_MEM_w[11]~14 .lut_mask = 64'h333322220F330A22;
defparam \rd_val_MEM_w[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N7
dffeas \regval_MEM[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[11]~14_combout ),
	.asdata(aluout_EX[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[11] .is_wysiwyg = "true";
defparam \regval_MEM[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N25
dffeas \regs[8][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N44
dffeas \regs[14][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N8
dffeas \regs[6][11] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N30
cyclonev_lcell_comb \regval1_ID~25 (
// Equation(s):
// \regval1_ID~25_combout  = ( inst_FE[6] & ( \regs[6][11]~q  & ( (!inst_FE[7]) # (\regs[14][11]~q ) ) ) ) # ( !inst_FE[6] & ( \regs[6][11]~q  & ( (!inst_FE[7] & ((\regs[0][11]~q ))) # (inst_FE[7] & (\regs[8][11]~q )) ) ) ) # ( inst_FE[6] & ( !\regs[6][11]~q 
//  & ( (inst_FE[7] & \regs[14][11]~q ) ) ) ) # ( !inst_FE[6] & ( !\regs[6][11]~q  & ( (!inst_FE[7] & ((\regs[0][11]~q ))) # (inst_FE[7] & (\regs[8][11]~q )) ) ) )

	.dataa(!\regs[8][11]~q ),
	.datab(!\regs[0][11]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[14][11]~q ),
	.datae(!inst_FE[6]),
	.dataf(!\regs[6][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~25 .extended_lut = "off";
defparam \regval1_ID~25 .lut_mask = 64'h3535000F3535F0FF;
defparam \regval1_ID~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N31
dffeas \regval1_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[11] .is_wysiwyg = "true";
defparam \regval1_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N54
cyclonev_lcell_comb \aluout_EX_r[11]~16 (
// Equation(s):
// \aluout_EX_r[11]~16_combout  = ( regval1_ID[11] & ( regval2_ID[11] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & ((!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & op2_ID[3])))) ) ) ) # ( !regval1_ID[11] & ( regval2_ID[11] & ( (\op2_ID[5]~DUPLICATE_q  & 
// ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) ) # ( regval1_ID[11] & ( !regval2_ID[11] & ( (\op2_ID[5]~DUPLICATE_q  & ((!op2_ID[1] & (!op2_ID[0] $ (!op2_ID[3]))) # (op2_ID[1] & (!op2_ID[0] & !op2_ID[3])))) ) ) 
// ) # ( !regval1_ID[11] & ( !regval2_ID[11] & ( (\op2_ID[5]~DUPLICATE_q  & (op2_ID[3] & ((!op2_ID[1]) # (!op2_ID[0])))) ) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[5]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[3]),
	.datae(!regval1_ID[11]),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~16 .extended_lut = "off";
defparam \aluout_EX_r[11]~16 .lut_mask = 64'h0032122012202210;
defparam \aluout_EX_r[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[11]~14 (
// Equation(s):
// \aluout_EX_r[11]~14_combout  = ( \ShiftRight0~19_combout  & ( \ShiftRight0~18_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & ((\ShiftRight0~20_combout ))) # (regval2_ID[2] & (\ShiftRight0~15_combout ))) ) ) ) # ( !\ShiftRight0~19_combout  & ( 
// \ShiftRight0~18_combout  & ( (!regval2_ID[2] & (((regval2_ID[3] & \ShiftRight0~20_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftRight0~15_combout ))) ) ) ) # ( \ShiftRight0~19_combout  & ( !\ShiftRight0~18_combout  & ( (!regval2_ID[2] & 
// (((!regval2_ID[3]) # (\ShiftRight0~20_combout )))) # (regval2_ID[2] & (\ShiftRight0~15_combout  & (regval2_ID[3]))) ) ) ) # ( !\ShiftRight0~19_combout  & ( !\ShiftRight0~18_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftRight0~20_combout ))) # 
// (regval2_ID[2] & (\ShiftRight0~15_combout )))) ) ) )

	.dataa(!\ShiftRight0~15_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~20_combout ),
	.datae(!\ShiftRight0~19_combout ),
	.dataf(!\ShiftRight0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~14 .extended_lut = "off";
defparam \aluout_EX_r[11]~14 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \aluout_EX_r[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y6_N51
cyclonev_lcell_comb \aluout_EX_r[11]~15 (
// Equation(s):
// \aluout_EX_r[11]~15_combout  = ( \ShiftRight0~21_combout  & ( \aluout_EX_r[11]~14_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & (!op2_ID[0]))) # (\ShiftRight0~5_combout  & (((!op2_ID[0]) # (!regval2_ID[4])))) ) ) ) # ( 
// !\ShiftRight0~21_combout  & ( \aluout_EX_r[11]~14_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & (!op2_ID[0]))) # (\ShiftRight0~5_combout  & (((!regval2_ID[4])))) ) ) ) # ( \ShiftRight0~21_combout  & ( !\aluout_EX_r[11]~14_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & (regval1_ID[31])) # (\ShiftRight0~5_combout  & ((regval2_ID[4]))))) ) ) ) # ( !\ShiftRight0~21_combout  & ( !\aluout_EX_r[11]~14_combout  & ( (!\ShiftRight0~5_combout  & (regval1_ID[31] & !op2_ID[0])) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!regval1_ID[31]),
	.datac(!op2_ID[0]),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\aluout_EX_r[11]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~15 .extended_lut = "off";
defparam \aluout_EX_r[11]~15 .lut_mask = 64'h2020207075207570;
defparam \aluout_EX_r[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N42
cyclonev_lcell_comb \aluout_EX_r[11]~17 (
// Equation(s):
// \aluout_EX_r[11]~17_combout  = ( \aluout_EX_r[2]~3_combout  & ( \aluout_EX_r[11]~15_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & (\aluout_EX_r[11]~16_combout )) # (op2_ID[4] & ((\ShiftLeft0~7_combout ))))) ) ) ) # ( !\aluout_EX_r[2]~3_combout 
//  & ( \aluout_EX_r[11]~15_combout  & ( (\aluout_EX_r[2]~2_combout  & ((\aluout_EX_r[11]~16_combout ) # (op2_ID[4]))) ) ) ) # ( \aluout_EX_r[2]~3_combout  & ( !\aluout_EX_r[11]~15_combout  & ( (\aluout_EX_r[2]~2_combout  & ((!op2_ID[4] & 
// (\aluout_EX_r[11]~16_combout )) # (op2_ID[4] & ((\ShiftLeft0~7_combout ))))) ) ) ) # ( !\aluout_EX_r[2]~3_combout  & ( !\aluout_EX_r[11]~15_combout  & ( (!op2_ID[4] & (\aluout_EX_r[2]~2_combout  & \aluout_EX_r[11]~16_combout )) ) ) )

	.dataa(!op2_ID[4]),
	.datab(!\aluout_EX_r[2]~2_combout ),
	.datac(!\aluout_EX_r[11]~16_combout ),
	.datad(!\ShiftLeft0~7_combout ),
	.datae(!\aluout_EX_r[2]~3_combout ),
	.dataf(!\aluout_EX_r[11]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~17 .extended_lut = "off";
defparam \aluout_EX_r[11]~17 .lut_mask = 64'h0202021313130213;
defparam \aluout_EX_r[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y6_N21
cyclonev_lcell_comb \aluout_EX_r[11]~18 (
// Equation(s):
// \aluout_EX_r[11]~18_combout  = ( \Add3~9_sumout  & ( \aluout_EX_r[11]~17_combout  & ( (!\aluout_EX_r[2]~0_combout ) # ((!immval_ID[11] & (regval1_ID[11] & !\aluout_EX_r[2]~1_combout )) # (immval_ID[11] & (!regval1_ID[11] $ (\aluout_EX_r[2]~1_combout )))) 
// ) ) ) # ( !\Add3~9_sumout  & ( \aluout_EX_r[11]~17_combout  & ( (!immval_ID[11] & (!\aluout_EX_r[2]~1_combout  & ((!\aluout_EX_r[2]~0_combout ) # (regval1_ID[11])))) # (immval_ID[11] & (!\aluout_EX_r[2]~1_combout  $ (((\aluout_EX_r[2]~0_combout  & 
// regval1_ID[11]))))) ) ) ) # ( \Add3~9_sumout  & ( !\aluout_EX_r[11]~17_combout  & ( (!\aluout_EX_r[2]~0_combout  & (((\aluout_EX_r[2]~1_combout )))) # (\aluout_EX_r[2]~0_combout  & ((!immval_ID[11] & (regval1_ID[11] & !\aluout_EX_r[2]~1_combout )) # 
// (immval_ID[11] & (!regval1_ID[11] $ (\aluout_EX_r[2]~1_combout ))))) ) ) ) # ( !\Add3~9_sumout  & ( !\aluout_EX_r[11]~17_combout  & ( (\aluout_EX_r[2]~0_combout  & ((!immval_ID[11] & (regval1_ID[11] & !\aluout_EX_r[2]~1_combout )) # (immval_ID[11] & 
// (!regval1_ID[11] $ (\aluout_EX_r[2]~1_combout ))))) ) ) )

	.dataa(!immval_ID[11]),
	.datab(!\aluout_EX_r[2]~0_combout ),
	.datac(!regval1_ID[11]),
	.datad(!\aluout_EX_r[2]~1_combout ),
	.datae(!\Add3~9_sumout ),
	.dataf(!\aluout_EX_r[11]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~18 .extended_lut = "off";
defparam \aluout_EX_r[11]~18 .lut_mask = 64'h120112CDDE01DECD;
defparam \aluout_EX_r[11]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y6_N1
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[11]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N32
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N35
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N10
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[10]~23_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N38
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX[12]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N1
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[12]~153_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[22] & ( (!dmem_rtl_0_bypass[20] & (!dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[17] $ (dmem_rtl_0_bypass[18])))) # (dmem_rtl_0_bypass[20] & (dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[17] 
// $ (dmem_rtl_0_bypass[18])))) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[22] & ( (!dmem_rtl_0_bypass[20] & (!dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[17] $ (dmem_rtl_0_bypass[18])))) # (dmem_rtl_0_bypass[20] & (dmem_rtl_0_bypass[19] & 
// (!dmem_rtl_0_bypass[17] $ (dmem_rtl_0_bypass[18])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[20]),
	.datab(!dmem_rtl_0_bypass[19]),
	.datac(!dmem_rtl_0_bypass[17]),
	.datad(!dmem_rtl_0_bypass[18]),
	.datae(!dmem_rtl_0_bypass[21]),
	.dataf(!dmem_rtl_0_bypass[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'h9009000000009009;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N20
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N57
cyclonev_lcell_comb \rd_val_MEM_w[1]~63 (
// Equation(s):
// \rd_val_MEM_w[1]~63_combout  = ( \dmem~40_combout  & ( dmem_rtl_0_bypass[32] & ( (!\dmem~37_combout ) # ((!\dmem~39_combout ) # ((!\dmem~38_combout ) # (!\dmem~36_combout ))) ) ) ) # ( !\dmem~40_combout  & ( dmem_rtl_0_bypass[32] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~39_combout ),
	.datac(!\dmem~38_combout ),
	.datad(!\dmem~36_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!dmem_rtl_0_bypass[32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~63 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~63 .lut_mask = 64'h00000000FFFFFFFE;
defparam \rd_val_MEM_w[1]~63 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X32_Y5_N11
dffeas \regval2_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[1] .is_wysiwyg = "true";
defparam \regval2_EX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[31]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[31]~feeder_combout  = ( regval2_EX[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N55
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[1]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[1]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y8_N23
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N21
cyclonev_lcell_comb \rd_val_MEM_w[1]~62 (
// Equation(s):
// \rd_val_MEM_w[1]~62_combout  = ( \dmem~2_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( \dmem~2_q  & ( !\dmem~0_q  ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~2_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~62 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~62 .lut_mask = 64'h0000FFFF1D1D1D1D;
defparam \rd_val_MEM_w[1]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N48
cyclonev_lcell_comb \rd_val_MEM_w[1]~64 (
// Equation(s):
// \rd_val_MEM_w[1]~64_combout  = ( \rd_val_MEM_w[1]~62_combout  & ( \Equal22~7_combout  & ( (!\Equal22~6_combout  & (((dmem_rtl_0_bypass[31])) # (\rd_val_MEM_w[1]~63_combout ))) # (\Equal22~6_combout  & (((!\KEY[1]~input_o )))) ) ) ) # ( 
// !\rd_val_MEM_w[1]~62_combout  & ( \Equal22~7_combout  & ( (!\Equal22~6_combout  & (!\rd_val_MEM_w[1]~63_combout  & ((dmem_rtl_0_bypass[31])))) # (\Equal22~6_combout  & (((!\KEY[1]~input_o )))) ) ) ) # ( \rd_val_MEM_w[1]~62_combout  & ( !\Equal22~7_combout 
//  & ( (dmem_rtl_0_bypass[31]) # (\rd_val_MEM_w[1]~63_combout ) ) ) ) # ( !\rd_val_MEM_w[1]~62_combout  & ( !\Equal22~7_combout  & ( (!\rd_val_MEM_w[1]~63_combout  & dmem_rtl_0_bypass[31]) ) ) )

	.dataa(!\Equal22~6_combout ),
	.datab(!\rd_val_MEM_w[1]~63_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!dmem_rtl_0_bypass[31]),
	.datae(!\rd_val_MEM_w[1]~62_combout ),
	.dataf(!\Equal22~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~64 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~64 .lut_mask = 64'h00CC33FF50D872FA;
defparam \rd_val_MEM_w[1]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( regval2_ID[1] & ( (!op2_ID[0] & (!op2_ID[1] $ (!op2_ID[3] $ (regval1_ID[1])))) # (op2_ID[0] & (!op2_ID[1] & (!op2_ID[3]))) ) ) # ( !regval2_ID[1] & ( (!op2_ID[0] & (!op2_ID[3] $ (((!op2_ID[1]) # (!regval1_ID[1]))))) # (op2_ID[0] 
// & (!op2_ID[1] & (!op2_ID[3] $ (!regval1_ID[1])))) ) )

	.dataa(!op2_ID[0]),
	.datab(!op2_ID[1]),
	.datac(!op2_ID[3]),
	.datad(!regval1_ID[1]),
	.datae(gnd),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h0E680E6868C268C2;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \aluout_EX_r[1]~154 (
// Equation(s):
// \aluout_EX_r[1]~154_combout  = ( immval_ID[1] & ( (!\aluout_EX_r[2]~0_combout  & (\always4~0_combout  & ((\Add3~121_sumout )))) # (\aluout_EX_r[2]~0_combout  & (((\always4~0_combout  & \Add3~121_sumout )) # (regval1_ID[1]))) ) ) # ( !immval_ID[1] & ( 
// (\always4~0_combout  & \Add3~121_sumout ) ) )

	.dataa(!\aluout_EX_r[2]~0_combout ),
	.datab(!\always4~0_combout ),
	.datac(!regval1_ID[1]),
	.datad(!\Add3~121_sumout ),
	.datae(gnd),
	.dataf(!immval_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~154 .extended_lut = "off";
defparam \aluout_EX_r[1]~154 .lut_mask = 64'h0033003305370537;
defparam \aluout_EX_r[1]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \aluout_EX_r[1]~155 (
// Equation(s):
// \aluout_EX_r[1]~155_combout  = ( \aluout_EX_r[1]~154_combout  & ( (!\Equal14~0_combout ) # ((!op2_ID[4] & (\op2_ID[5]~DUPLICATE_q  & \Selector31~0_combout ))) ) ) # ( !\aluout_EX_r[1]~154_combout  & ( (\Equal14~0_combout  & (!op2_ID[4] & 
// (\op2_ID[5]~DUPLICATE_q  & \Selector31~0_combout ))) ) )

	.dataa(!\Equal14~0_combout ),
	.datab(!op2_ID[4]),
	.datac(!\op2_ID[5]~DUPLICATE_q ),
	.datad(!\Selector31~0_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[1]~154_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~155 .extended_lut = "off";
defparam \aluout_EX_r[1]~155 .lut_mask = 64'h00040004AAAEAAAE;
defparam \aluout_EX_r[1]~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N14
dffeas \aluout_EX[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[1]~155_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[1] .is_wysiwyg = "true";
defparam \aluout_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y8_N49
dffeas \regval_MEM[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[1]~64_combout ),
	.asdata(aluout_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[1] .is_wysiwyg = "true";
defparam \regval_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N58
dffeas \regs[8][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y7_N40
dffeas \regs[6][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N48
cyclonev_lcell_comb \regs[14][1]~feeder (
// Equation(s):
// \regs[14][1]~feeder_combout  = ( regval_MEM[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][1]~feeder .extended_lut = "off";
defparam \regs[14][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N50
dffeas \regs[14][1] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y5_N12
cyclonev_lcell_comb \regval1_ID~4 (
// Equation(s):
// \regval1_ID~4_combout  = ( \regs[0][1]~q  & ( inst_FE[7] & ( (!inst_FE[6] & (\regs[8][1]~q )) # (inst_FE[6] & ((\regs[14][1]~q ))) ) ) ) # ( !\regs[0][1]~q  & ( inst_FE[7] & ( (!inst_FE[6] & (\regs[8][1]~q )) # (inst_FE[6] & ((\regs[14][1]~q ))) ) ) ) # ( 
// \regs[0][1]~q  & ( !inst_FE[7] & ( (!inst_FE[6]) # (\regs[6][1]~q ) ) ) ) # ( !\regs[0][1]~q  & ( !inst_FE[7] & ( (inst_FE[6] & \regs[6][1]~q ) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[8][1]~q ),
	.datac(!\regs[6][1]~q ),
	.datad(!\regs[14][1]~q ),
	.datae(!\regs[0][1]~q ),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~4 .extended_lut = "off";
defparam \regval1_ID~4 .lut_mask = 64'h0505AFAF22772277;
defparam \regval1_ID~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N13
dffeas \regval1_ID[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[1] .is_wysiwyg = "true";
defparam \regval1_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y2_N25
dffeas \op1_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\op1_ID~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[4] .is_wysiwyg = "true";
defparam \op1_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N48
cyclonev_lcell_comb \LessThan5~7 (
// Equation(s):
// \LessThan5~7_combout  = ( regval2_ID[7] & ( (regval1_ID[7] & (!regval2_ID[6] $ (regval1_ID[6]))) ) ) # ( !regval2_ID[7] & ( (!regval1_ID[7] & (!regval2_ID[6] $ (regval1_ID[6]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[7]),
	.datac(!regval2_ID[6]),
	.datad(!regval1_ID[6]),
	.datae(gnd),
	.dataf(!regval2_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~7 .extended_lut = "off";
defparam \LessThan5~7 .lut_mask = 64'hC00CC00C30033003;
defparam \LessThan5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N15
cyclonev_lcell_comb \Equal15~5 (
// Equation(s):
// \Equal15~5_combout  = ( regval2_ID[3] & ( (regval1_ID[3] & (!regval2_ID[2] $ (regval1_ID[2]))) ) ) # ( !regval2_ID[3] & ( (!regval1_ID[3] & (!regval2_ID[2] $ (regval1_ID[2]))) ) )

	.dataa(!regval2_ID[2]),
	.datab(gnd),
	.datac(!regval1_ID[3]),
	.datad(!regval1_ID[2]),
	.datae(gnd),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~5 .extended_lut = "off";
defparam \Equal15~5 .lut_mask = 64'hA050A0500A050A05;
defparam \Equal15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N27
cyclonev_lcell_comb \Equal15~4 (
// Equation(s):
// \Equal15~4_combout  = ( regval1_ID[4] & ( (regval2_ID[4] & (!regval2_ID[5] $ (regval1_ID[5]))) ) ) # ( !regval1_ID[4] & ( (!regval2_ID[4] & (!regval2_ID[5] $ (regval1_ID[5]))) ) )

	.dataa(!regval2_ID[5]),
	.datab(gnd),
	.datac(!regval2_ID[4]),
	.datad(!regval1_ID[5]),
	.datae(gnd),
	.dataf(!regval1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~4 .extended_lut = "off";
defparam \Equal15~4 .lut_mask = 64'hA050A0500A050A05;
defparam \Equal15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N12
cyclonev_lcell_comb \LessThan5~6 (
// Equation(s):
// \LessThan5~6_combout  = ( regval2_ID[8] & ( (regval1_ID[8] & (!\regval1_ID[9]~DUPLICATE_q  $ (regval2_ID[9]))) ) ) # ( !regval2_ID[8] & ( (!regval1_ID[8] & (!\regval1_ID[9]~DUPLICATE_q  $ (regval2_ID[9]))) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[9]~DUPLICATE_q ),
	.datac(!regval2_ID[9]),
	.datad(!regval1_ID[8]),
	.datae(gnd),
	.dataf(!regval2_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~6 .extended_lut = "off";
defparam \LessThan5~6 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N3
cyclonev_lcell_comb \Equal15~10 (
// Equation(s):
// \Equal15~10_combout  = ( \LessThan5~6_combout  & ( (\LessThan5~7_combout  & (\Equal15~5_combout  & \Equal15~4_combout )) ) )

	.dataa(!\LessThan5~7_combout ),
	.datab(gnd),
	.datac(!\Equal15~5_combout ),
	.datad(!\Equal15~4_combout ),
	.datae(gnd),
	.dataf(!\LessThan5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~10 .extended_lut = "off";
defparam \Equal15~10 .lut_mask = 64'h0000000000050005;
defparam \Equal15~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N18
cyclonev_lcell_comb \LessThan5~3 (
// Equation(s):
// \LessThan5~3_combout  = ( \regval1_ID[16]~DUPLICATE_q  & ( (regval2_ID[16] & (!regval1_ID[17] $ (\regval2_ID[17]~DUPLICATE_q ))) ) ) # ( !\regval1_ID[16]~DUPLICATE_q  & ( (!regval2_ID[16] & (!regval1_ID[17] $ (\regval2_ID[17]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[17]),
	.datac(!\regval2_ID[17]~DUPLICATE_q ),
	.datad(!regval2_ID[16]),
	.datae(gnd),
	.dataf(!\regval1_ID[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~3 .extended_lut = "off";
defparam \LessThan5~3 .lut_mask = 64'hC300C30000C300C3;
defparam \LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N6
cyclonev_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = ( regval2_ID[20] & ( (regval1_ID[20] & (!regval2_ID[21] $ (regval1_ID[21]))) ) ) # ( !regval2_ID[20] & ( (!regval1_ID[20] & (!regval2_ID[21] $ (regval1_ID[21]))) ) )

	.dataa(gnd),
	.datab(!regval2_ID[21]),
	.datac(!regval1_ID[20]),
	.datad(!regval1_ID[21]),
	.datae(gnd),
	.dataf(!regval2_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~1 .extended_lut = "off";
defparam \LessThan5~1 .lut_mask = 64'hC030C0300C030C03;
defparam \LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N45
cyclonev_lcell_comb \LessThan5~4 (
// Equation(s):
// \LessThan5~4_combout  = ( regval2_ID[15] & ( regval1_ID[14] & ( (regval1_ID[15] & regval2_ID[14]) ) ) ) # ( !regval2_ID[15] & ( regval1_ID[14] & ( (!regval1_ID[15] & regval2_ID[14]) ) ) ) # ( regval2_ID[15] & ( !regval1_ID[14] & ( (regval1_ID[15] & 
// !regval2_ID[14]) ) ) ) # ( !regval2_ID[15] & ( !regval1_ID[14] & ( (!regval1_ID[15] & !regval2_ID[14]) ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[15]),
	.datac(!regval2_ID[14]),
	.datad(gnd),
	.datae(!regval2_ID[15]),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~4 .extended_lut = "off";
defparam \LessThan5~4 .lut_mask = 64'hC0C030300C0C0303;
defparam \LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N45
cyclonev_lcell_comb \LessThan5~2 (
// Equation(s):
// \LessThan5~2_combout  = ( regval2_ID[19] & ( (regval1_ID[19] & (!regval1_ID[18] $ (regval2_ID[18]))) ) ) # ( !regval2_ID[19] & ( (!regval1_ID[19] & (!regval1_ID[18] $ (regval2_ID[18]))) ) )

	.dataa(!regval1_ID[19]),
	.datab(gnd),
	.datac(!regval1_ID[18]),
	.datad(!regval2_ID[18]),
	.datae(gnd),
	.dataf(!regval2_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~2 .extended_lut = "off";
defparam \LessThan5~2 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N27
cyclonev_lcell_comb \Equal15~2 (
// Equation(s):
// \Equal15~2_combout  = ( regval1_ID[10] & ( (regval2_ID[10] & (!regval2_ID[11] $ (regval1_ID[11]))) ) ) # ( !regval1_ID[10] & ( (!regval2_ID[10] & (!regval2_ID[11] $ (regval1_ID[11]))) ) )

	.dataa(!regval2_ID[11]),
	.datab(gnd),
	.datac(!regval2_ID[10]),
	.datad(!regval1_ID[11]),
	.datae(gnd),
	.dataf(!regval1_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~2 .extended_lut = "off";
defparam \Equal15~2 .lut_mask = 64'hA050A0500A050A05;
defparam \Equal15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N56
dffeas \regval1_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[13] .is_wysiwyg = "true";
defparam \regval1_ID[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N12
cyclonev_lcell_comb \LessThan5~5 (
// Equation(s):
// \LessThan5~5_combout  = ( regval2_ID[13] & ( (regval1_ID[13] & (!\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12]))) ) ) # ( !regval2_ID[13] & ( (!regval1_ID[13] & (!\regval1_ID[12]~DUPLICATE_q  $ (regval2_ID[12]))) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[12]~DUPLICATE_q ),
	.datac(!regval1_ID[13]),
	.datad(!regval2_ID[12]),
	.datae(gnd),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~5 .extended_lut = "off";
defparam \LessThan5~5 .lut_mask = 64'hC030C0300C030C03;
defparam \LessThan5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N0
cyclonev_lcell_comb \Equal15~3 (
// Equation(s):
// \Equal15~3_combout  = ( \Equal15~2_combout  & ( \LessThan5~5_combout  & ( (\LessThan5~3_combout  & (\LessThan5~1_combout  & (\LessThan5~4_combout  & \LessThan5~2_combout ))) ) ) )

	.dataa(!\LessThan5~3_combout ),
	.datab(!\LessThan5~1_combout ),
	.datac(!\LessThan5~4_combout ),
	.datad(!\LessThan5~2_combout ),
	.datae(!\Equal15~2_combout ),
	.dataf(!\LessThan5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~3 .extended_lut = "off";
defparam \Equal15~3 .lut_mask = 64'h0000000000000001;
defparam \Equal15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \Equal15~9 (
// Equation(s):
// \Equal15~9_combout  = ( regval2_ID[1] & ( regval1_ID[31] & ( (regval2_ID[31] & (regval1_ID[1] & (!\regval2_ID[0]~DUPLICATE_q  $ (regval1_ID[0])))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[31] & ( (regval2_ID[31] & (!regval1_ID[1] & 
// (!\regval2_ID[0]~DUPLICATE_q  $ (regval1_ID[0])))) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[31] & ( (!regval2_ID[31] & (regval1_ID[1] & (!\regval2_ID[0]~DUPLICATE_q  $ (regval1_ID[0])))) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[31] & ( (!regval2_ID[31] & 
// (!regval1_ID[1] & (!\regval2_ID[0]~DUPLICATE_q  $ (regval1_ID[0])))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval2_ID[31]),
	.datac(!regval1_ID[1]),
	.datad(!regval1_ID[0]),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~9 .extended_lut = "off";
defparam \Equal15~9 .lut_mask = 64'h8040080420100201;
defparam \Equal15~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N13
dffeas \regval2_ID[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[23] .is_wysiwyg = "true";
defparam \regval2_ID[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N9
cyclonev_lcell_comb \Equal15~8 (
// Equation(s):
// \Equal15~8_combout  = ( regval2_ID[24] & ( (regval1_ID[24] & (!regval2_ID[25] $ (regval1_ID[25]))) ) ) # ( !regval2_ID[24] & ( (!regval1_ID[24] & (!regval2_ID[25] $ (regval1_ID[25]))) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval2_ID[25]),
	.datac(gnd),
	.datad(!regval1_ID[25]),
	.datae(gnd),
	.dataf(!regval2_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~8 .extended_lut = "off";
defparam \Equal15~8 .lut_mask = 64'h8822882244114411;
defparam \Equal15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = ( regval2_ID[26] & ( regval1_ID[28] & ( (regval2_ID[28] & (regval1_ID[26] & (!regval1_ID[27] $ (regval2_ID[27])))) ) ) ) # ( !regval2_ID[26] & ( regval1_ID[28] & ( (regval2_ID[28] & (!regval1_ID[26] & (!regval1_ID[27] $ 
// (regval2_ID[27])))) ) ) ) # ( regval2_ID[26] & ( !regval1_ID[28] & ( (!regval2_ID[28] & (regval1_ID[26] & (!regval1_ID[27] $ (regval2_ID[27])))) ) ) ) # ( !regval2_ID[26] & ( !regval1_ID[28] & ( (!regval2_ID[28] & (!regval1_ID[26] & (!regval1_ID[27] $ 
// (regval2_ID[27])))) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!regval2_ID[28]),
	.datac(!regval2_ID[27]),
	.datad(!regval1_ID[26]),
	.datae(!regval2_ID[26]),
	.dataf(!regval1_ID[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~0 .extended_lut = "off";
defparam \LessThan5~0 .lut_mask = 64'h8400008421000021;
defparam \LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N12
cyclonev_lcell_comb \Equal15~1 (
// Equation(s):
// \Equal15~1_combout  = ( regval1_ID[22] & ( \LessThan5~0_combout  & ( (\regval2_ID[22]~DUPLICATE_q  & (\Equal15~8_combout  & (!regval2_ID[23] $ (regval1_ID[23])))) ) ) ) # ( !regval1_ID[22] & ( \LessThan5~0_combout  & ( (!\regval2_ID[22]~DUPLICATE_q  & 
// (\Equal15~8_combout  & (!regval2_ID[23] $ (regval1_ID[23])))) ) ) )

	.dataa(!regval2_ID[23]),
	.datab(!regval1_ID[23]),
	.datac(!\regval2_ID[22]~DUPLICATE_q ),
	.datad(!\Equal15~8_combout ),
	.datae(!regval1_ID[22]),
	.dataf(!\LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~1 .extended_lut = "off";
defparam \Equal15~1 .lut_mask = 64'h0000000000900009;
defparam \Equal15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N33
cyclonev_lcell_comb \aluout_EX_r~126 (
// Equation(s):
// \aluout_EX_r~126_combout  = ( regval1_ID[29] & ( !regval2_ID[29] ) ) # ( !regval1_ID[29] & ( regval2_ID[29] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~126 .extended_lut = "off";
defparam \aluout_EX_r~126 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \aluout_EX_r~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \aluout_EX_r~120 (
// Equation(s):
// \aluout_EX_r~120_combout  = !regval2_ID[30] $ (!regval1_ID[30])

	.dataa(!regval2_ID[30]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r~120 .extended_lut = "off";
defparam \aluout_EX_r~120 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \aluout_EX_r~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N6
cyclonev_lcell_comb \Equal15~7 (
// Equation(s):
// \Equal15~7_combout  = ( !\aluout_EX_r~126_combout  & ( !\aluout_EX_r~120_combout  & ( (\Equal15~10_combout  & (\Equal15~3_combout  & (\Equal15~9_combout  & \Equal15~1_combout ))) ) ) )

	.dataa(!\Equal15~10_combout ),
	.datab(!\Equal15~3_combout ),
	.datac(!\Equal15~9_combout ),
	.datad(!\Equal15~1_combout ),
	.datae(!\aluout_EX_r~126_combout ),
	.dataf(!\aluout_EX_r~120_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~7 .extended_lut = "off";
defparam \Equal15~7 .lut_mask = 64'h0001000000000000;
defparam \Equal15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N36
cyclonev_lcell_comb \pctarget_EX_w~0 (
// Equation(s):
// \pctarget_EX_w~0_combout  = ( ctrlsig_ID[4] & ( !op1_ID[2] & ( (op1_ID[3] & (!op1_ID[4] & (\Equal15~7_combout  & !op1_ID[5]))) ) ) )

	.dataa(!op1_ID[3]),
	.datab(!op1_ID[4]),
	.datac(!\Equal15~7_combout ),
	.datad(!op1_ID[5]),
	.datae(!ctrlsig_ID[4]),
	.dataf(!op1_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w~0 .extended_lut = "off";
defparam \pctarget_EX_w~0 .lut_mask = 64'h0000040000000000;
defparam \pctarget_EX_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N24
cyclonev_lcell_comb \pctarget_EX_w[0]~1 (
// Equation(s):
// \pctarget_EX_w[0]~1_combout  = ( !ctrlsig_ID[3] & ( PC_ID[0] & ( !\pctarget_EX_w~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!ctrlsig_ID[3]),
	.dataf(!PC_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[0]~1 .extended_lut = "off";
defparam \pctarget_EX_w[0]~1 .lut_mask = 64'h00000000CCCC0000;
defparam \pctarget_EX_w[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N25
dffeas \pctarget_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX_w[0]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[0] .is_wysiwyg = "true";
defparam \pctarget_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N58
dffeas \PC_FE[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pctarget_EX[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mispred_EX~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[0] .is_wysiwyg = "true";
defparam \PC_FE[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N44
dffeas \PC_ID[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[0] .is_wysiwyg = "true";
defparam \PC_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N50
dffeas \PC_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[3] .is_wysiwyg = "true";
defparam \PC_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N54
cyclonev_lcell_comb \Add6~83 (
// Equation(s):
// \Add6~83_combout  = ( !ctrlsig_ID[3] & ( (!\Selector0~1_combout  & (((PC_ID[3])))) # (\Selector0~1_combout  & ((!ctrlsig_ID[4] & (PC_ID[3])) # (ctrlsig_ID[4] & ((!\Equal15~7_combout  & (PC_ID[3])) # (\Equal15~7_combout  & ((PC_ID[0]))))))) ) ) # ( 
// ctrlsig_ID[3] & ( (!\Selector0~1_combout  & (((regval1_ID[1])))) # (\Selector0~1_combout  & ((!ctrlsig_ID[4] & (regval1_ID[1])) # (ctrlsig_ID[4] & ((!\Equal15~7_combout  & (regval1_ID[1])) # (\Equal15~7_combout  & ((PC_ID[0]))))))) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!ctrlsig_ID[4]),
	.datac(!regval1_ID[1]),
	.datad(!PC_ID[0]),
	.datae(!ctrlsig_ID[3]),
	.dataf(!\Equal15~7_combout ),
	.datag(!PC_ID[3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~83 .extended_lut = "on";
defparam \Add6~83 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \Add6~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N2
dffeas \PC_ID[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[2] .is_wysiwyg = "true";
defparam \PC_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N42
cyclonev_lcell_comb \Add6~87 (
// Equation(s):
// \Add6~87_combout  = ( !ctrlsig_ID[3] & ( (!\Selector0~1_combout  & (((PC_ID[2])))) # (\Selector0~1_combout  & ((!ctrlsig_ID[4] & (PC_ID[2])) # (ctrlsig_ID[4] & ((!\Equal15~7_combout  & (PC_ID[2])) # (\Equal15~7_combout  & ((PC_ID[0]))))))) ) ) # ( 
// ctrlsig_ID[3] & ( (!\Selector0~1_combout  & (((regval1_ID[0])))) # (\Selector0~1_combout  & ((!ctrlsig_ID[4] & (regval1_ID[0])) # (ctrlsig_ID[4] & ((!\Equal15~7_combout  & (regval1_ID[0])) # (\Equal15~7_combout  & ((PC_ID[0]))))))) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!ctrlsig_ID[4]),
	.datac(!regval1_ID[0]),
	.datad(!PC_ID[0]),
	.datae(!ctrlsig_ID[3]),
	.dataf(!\Equal15~7_combout ),
	.datag(!PC_ID[2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~87 .extended_lut = "on";
defparam \Add6~87 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \Add6~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N0
cyclonev_lcell_comb \Add6~1 (
// Equation(s):
// \Add6~1_sumout  = SUM(( \Add6~87_combout  ) + ( ((!ctrlsig_ID[3] & ((!\Selector0~0_combout ) # (!ctrlsig_ID[4])))) # (\inst_FE[8]~DUPLICATE_q ) ) + ( !VCC ))
// \Add6~2  = CARRY(( \Add6~87_combout  ) + ( ((!ctrlsig_ID[3] & ((!\Selector0~0_combout ) # (!ctrlsig_ID[4])))) # (\inst_FE[8]~DUPLICATE_q ) ) + ( !VCC ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!\inst_FE[8]~DUPLICATE_q ),
	.datad(!\Add6~87_combout ),
	.datae(gnd),
	.dataf(!ctrlsig_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~1_sumout ),
	.cout(\Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \Add6~1 .extended_lut = "off";
defparam \Add6~1 .lut_mask = 64'h00005070000000FF;
defparam \Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N3
cyclonev_lcell_comb \Add6~5 (
// Equation(s):
// \Add6~5_sumout  = SUM(( \Add6~83_combout  ) + ( (inst_FE[9] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~2  ))
// \Add6~6  = CARRY(( \Add6~83_combout  ) + ( (inst_FE[9] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~2  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!inst_FE[9]),
	.datad(!\Add6~83_combout ),
	.datae(gnd),
	.dataf(!ctrlsig_ID[4]),
	.datag(gnd),
	.cin(\Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~5_sumout ),
	.cout(\Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \Add6~5 .extended_lut = "off";
defparam \Add6~5 .lut_mask = 64'h0000FAF8000000FF;
defparam \Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N5
dffeas \pctarget_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[3] .is_wysiwyg = "true";
defparam \pctarget_EX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N4
dffeas \PC_FE[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(pctarget_EX[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[3] .is_wysiwyg = "true";
defparam \PC_FE[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( PC_FE[2] & ( PC_FE[8] & ( (!PC_FE[5] & (\imem~1_combout  & (!PC_FE[4] $ (!PC_FE[3])))) ) ) ) # ( PC_FE[2] & ( !PC_FE[8] & ( (\imem~1_combout  & ((!PC_FE[5] & (PC_FE[4] & !PC_FE[3])) # (PC_FE[5] & (!PC_FE[4])))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[4]),
	.datac(!\imem~1_combout ),
	.datad(!PC_FE[3]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0000060400000208;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N31
dffeas \inst_FE[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[30] .is_wysiwyg = "true";
defparam \inst_FE[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N12
cyclonev_lcell_comb \is_br_ID_w~0 (
// Equation(s):
// \is_br_ID_w~0_combout  = ( !inst_FE[30] & ( (inst_FE[29] & (!inst_FE[28] & !inst_FE[31])) ) )

	.dataa(!inst_FE[29]),
	.datab(!inst_FE[28]),
	.datac(!inst_FE[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\is_br_ID_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \is_br_ID_w~0 .extended_lut = "off";
defparam \is_br_ID_w~0 .lut_mask = 64'h4040404000000000;
defparam \is_br_ID_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N13
dffeas \ctrlsig_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\is_br_ID_w~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[4] .is_wysiwyg = "true";
defparam \ctrlsig_ID[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N38
dffeas \PC_ID[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[4] .is_wysiwyg = "true";
defparam \PC_ID[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N20
dffeas \PC_ID[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[6] .is_wysiwyg = "true";
defparam \PC_ID[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N36
cyclonev_lcell_comb \Add6~67 (
// Equation(s):
// \Add6~67_combout  = ( !ctrlsig_ID[3] & ( (!ctrlsig_ID[4] & (((PC_ID[6])))) # (ctrlsig_ID[4] & ((!\Equal15~7_combout  & (((PC_ID[6])))) # (\Equal15~7_combout  & ((!\Selector0~1_combout  & ((PC_ID[6]))) # (\Selector0~1_combout  & (PC_ID[4])))))) ) ) # ( 
// ctrlsig_ID[3] & ( (!ctrlsig_ID[4] & (((regval1_ID[4])))) # (ctrlsig_ID[4] & ((!\Equal15~7_combout  & (((regval1_ID[4])))) # (\Equal15~7_combout  & ((!\Selector0~1_combout  & ((regval1_ID[4]))) # (\Selector0~1_combout  & (PC_ID[4])))))) ) )

	.dataa(!PC_ID[4]),
	.datab(!ctrlsig_ID[4]),
	.datac(!regval1_ID[4]),
	.datad(!\Equal15~7_combout ),
	.datae(!ctrlsig_ID[3]),
	.dataf(!\Selector0~1_combout ),
	.datag(!PC_ID[6]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~67 .extended_lut = "on";
defparam \Add6~67 .lut_mask = 64'h0F0F0F0F0F1D0F1D;
defparam \Add6~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N44
dffeas \PC_ID[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[5] .is_wysiwyg = "true";
defparam \PC_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N48
cyclonev_lcell_comb \Add6~75 (
// Equation(s):
// \Add6~75_combout  = ( !ctrlsig_ID[3] & ( (!ctrlsig_ID[4] & (((PC_ID[5])))) # (ctrlsig_ID[4] & ((!\Selector0~1_combout  & (((PC_ID[5])))) # (\Selector0~1_combout  & ((!\Equal15~7_combout  & ((PC_ID[5]))) # (\Equal15~7_combout  & (PC_ID[3])))))) ) ) # ( 
// ctrlsig_ID[3] & ( (!ctrlsig_ID[4] & (((regval1_ID[3])))) # (ctrlsig_ID[4] & ((!\Selector0~1_combout  & (((regval1_ID[3])))) # (\Selector0~1_combout  & ((!\Equal15~7_combout  & ((regval1_ID[3]))) # (\Equal15~7_combout  & (PC_ID[3])))))) ) )

	.dataa(!PC_ID[3]),
	.datab(!ctrlsig_ID[4]),
	.datac(!regval1_ID[3]),
	.datad(!\Selector0~1_combout ),
	.datae(!ctrlsig_ID[3]),
	.dataf(!\Equal15~7_combout ),
	.datag(!PC_ID[5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~75 .extended_lut = "on";
defparam \Add6~75 .lut_mask = 64'h0F0F0F0F0F1D0F1D;
defparam \Add6~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N0
cyclonev_lcell_comb \Add6~79 (
// Equation(s):
// \Add6~79_combout  = ( !ctrlsig_ID[3] & ( (!ctrlsig_ID[4] & (((PC_ID[4])))) # (ctrlsig_ID[4] & ((!\Equal15~7_combout  & (((PC_ID[4])))) # (\Equal15~7_combout  & ((!\Selector0~1_combout  & ((PC_ID[4]))) # (\Selector0~1_combout  & (PC_ID[2])))))) ) ) # ( 
// ctrlsig_ID[3] & ( (!ctrlsig_ID[4] & (((\regval1_ID[2]~DUPLICATE_q )))) # (ctrlsig_ID[4] & ((!\Equal15~7_combout  & (((\regval1_ID[2]~DUPLICATE_q )))) # (\Equal15~7_combout  & ((!\Selector0~1_combout  & ((\regval1_ID[2]~DUPLICATE_q ))) # 
// (\Selector0~1_combout  & (PC_ID[2])))))) ) )

	.dataa(!PC_ID[2]),
	.datab(!ctrlsig_ID[4]),
	.datac(!\regval1_ID[2]~DUPLICATE_q ),
	.datad(!\Equal15~7_combout ),
	.datae(!ctrlsig_ID[3]),
	.dataf(!\Selector0~1_combout ),
	.datag(!PC_ID[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~79 .extended_lut = "on";
defparam \Add6~79 .lut_mask = 64'h0F0F0F0F0F1D0F1D;
defparam \Add6~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N6
cyclonev_lcell_comb \Add6~9 (
// Equation(s):
// \Add6~9_sumout  = SUM(( \Add6~79_combout  ) + ( (inst_FE[10] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~6  ))
// \Add6~10  = CARRY(( \Add6~79_combout  ) + ( (inst_FE[10] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~6  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!inst_FE[10]),
	.datad(!\Add6~79_combout ),
	.datae(gnd),
	.dataf(!ctrlsig_ID[4]),
	.datag(gnd),
	.cin(\Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~9_sumout ),
	.cout(\Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \Add6~9 .extended_lut = "off";
defparam \Add6~9 .lut_mask = 64'h0000FAF8000000FF;
defparam \Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N9
cyclonev_lcell_comb \Add6~13 (
// Equation(s):
// \Add6~13_sumout  = SUM(( \Add6~75_combout  ) + ( (inst_FE[19] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~10  ))
// \Add6~14  = CARRY(( \Add6~75_combout  ) + ( (inst_FE[19] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~10  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!inst_FE[19]),
	.datad(!\Add6~75_combout ),
	.datae(gnd),
	.dataf(!ctrlsig_ID[4]),
	.datag(gnd),
	.cin(\Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~13_sumout ),
	.cout(\Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \Add6~13 .extended_lut = "off";
defparam \Add6~13 .lut_mask = 64'h0000FAF8000000FF;
defparam \Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N12
cyclonev_lcell_comb \Add6~37 (
// Equation(s):
// \Add6~37_sumout  = SUM(( \Add6~67_combout  ) + ( (inst_FE[14] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~14  ))
// \Add6~38  = CARRY(( \Add6~67_combout  ) + ( (inst_FE[14] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~14  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add6~67_combout ),
	.datae(gnd),
	.dataf(!inst_FE[14]),
	.datag(gnd),
	.cin(\Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~37_sumout ),
	.cout(\Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \Add6~37 .extended_lut = "off";
defparam \Add6~37 .lut_mask = 64'h0000FFA8000000FF;
defparam \Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N14
dffeas \pctarget_EX[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[6] .is_wysiwyg = "true";
defparam \pctarget_EX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N14
dffeas \PC_FE[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(pctarget_EX[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[6] .is_wysiwyg = "true";
defparam \PC_FE[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N15
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC_FE[7] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( PC_FE[7] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N49
dffeas \PC_ID[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[7] .is_wysiwyg = "true";
defparam \PC_ID[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N42
cyclonev_lcell_comb \Add6~63 (
// Equation(s):
// \Add6~63_combout  = ( !ctrlsig_ID[3] & ( (!\Equal15~7_combout  & (((PC_ID[7])))) # (\Equal15~7_combout  & ((!\Selector0~1_combout  & (PC_ID[7])) # (\Selector0~1_combout  & ((!ctrlsig_ID[4] & (PC_ID[7])) # (ctrlsig_ID[4] & ((PC_ID[5]))))))) ) ) # ( 
// ctrlsig_ID[3] & ( (!\Equal15~7_combout  & (((regval1_ID[5])))) # (\Equal15~7_combout  & ((!\Selector0~1_combout  & (regval1_ID[5])) # (\Selector0~1_combout  & ((!ctrlsig_ID[4] & (regval1_ID[5])) # (ctrlsig_ID[4] & ((PC_ID[5]))))))) ) )

	.dataa(!\Equal15~7_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!regval1_ID[5]),
	.datad(!PC_ID[5]),
	.datae(!ctrlsig_ID[3]),
	.dataf(!ctrlsig_ID[4]),
	.datag(!PC_ID[7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~63 .extended_lut = "on";
defparam \Add6~63 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \Add6~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N7
dffeas \inst_FE[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[13]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N15
cyclonev_lcell_comb \Add6~41 (
// Equation(s):
// \Add6~41_sumout  = SUM(( \Add6~63_combout  ) + ( (\inst_FE[13]~DUPLICATE_q  & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~38  ))
// \Add6~42  = CARRY(( \Add6~63_combout  ) + ( (\inst_FE[13]~DUPLICATE_q  & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~38  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add6~63_combout ),
	.datae(gnd),
	.dataf(!\inst_FE[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~41_sumout ),
	.cout(\Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \Add6~41 .extended_lut = "off";
defparam \Add6~41 .lut_mask = 64'h0000FFA8000000FF;
defparam \Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N17
dffeas \pctarget_EX[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[7] .is_wysiwyg = "true";
defparam \pctarget_EX[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N17
dffeas \PC_FE[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(pctarget_EX[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[7] .is_wysiwyg = "true";
defparam \PC_FE[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N18
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !PC_FE[8] ) + ( GND ) + ( \Add0~42  ))
// \Add0~18  = CARRY(( !PC_FE[8] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!PC_FE[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N21
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( \PC_FE[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~46  = CARRY(( \PC_FE[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(!\PC_FE[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N22
dffeas \PC_FE[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(pctarget_EX[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[9] .is_wysiwyg = "true";
defparam \PC_FE[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N53
dffeas \PC_ID[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[9] .is_wysiwyg = "true";
defparam \PC_ID[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N48
cyclonev_lcell_comb \Add6~60 (
// Equation(s):
// \Add6~60_combout  = ( PC_ID[9] & ( (!\pctarget_EX_w~0_combout  & ((!ctrlsig_ID[3]) # ((regval1_ID[7])))) # (\pctarget_EX_w~0_combout  & (((PC_ID[7])))) ) ) # ( !PC_ID[9] & ( (!\pctarget_EX_w~0_combout  & (ctrlsig_ID[3] & (regval1_ID[7]))) # 
// (\pctarget_EX_w~0_combout  & (((PC_ID[7])))) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(!regval1_ID[7]),
	.datad(!PC_ID[7]),
	.datae(gnd),
	.dataf(!PC_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~60 .extended_lut = "off";
defparam \Add6~60 .lut_mask = 64'h043704378CBF8CBF;
defparam \Add6~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N57
cyclonev_lcell_comb \PC_FE[8]~_wirecell (
// Equation(s):
// \PC_FE[8]~_wirecell_combout  = ( !PC_FE[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[8]~_wirecell .extended_lut = "off";
defparam \PC_FE[8]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \PC_FE[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N59
dffeas \PC_ID[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[8]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_ID[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N18
cyclonev_lcell_comb \Add6~71 (
// Equation(s):
// \Add6~71_combout  = ( !ctrlsig_ID[3] & ( (!ctrlsig_ID[4] & (((\PC_ID[8]~DUPLICATE_q )))) # (ctrlsig_ID[4] & ((!\Equal15~7_combout  & (((\PC_ID[8]~DUPLICATE_q )))) # (\Equal15~7_combout  & ((!\Selector0~1_combout  & ((\PC_ID[8]~DUPLICATE_q ))) # 
// (\Selector0~1_combout  & (PC_ID[6])))))) ) ) # ( ctrlsig_ID[3] & ( (!ctrlsig_ID[4] & (((regval1_ID[6])))) # (ctrlsig_ID[4] & ((!\Equal15~7_combout  & (((regval1_ID[6])))) # (\Equal15~7_combout  & ((!\Selector0~1_combout  & ((regval1_ID[6]))) # 
// (\Selector0~1_combout  & (PC_ID[6])))))) ) )

	.dataa(!PC_ID[6]),
	.datab(!ctrlsig_ID[4]),
	.datac(!regval1_ID[6]),
	.datad(!\Equal15~7_combout ),
	.datae(!ctrlsig_ID[3]),
	.dataf(!\Selector0~1_combout ),
	.datag(!\PC_ID[8]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~71 .extended_lut = "on";
defparam \Add6~71 .lut_mask = 64'h0F0F0F0F0F1D0F1D;
defparam \Add6~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N18
cyclonev_lcell_comb \Add6~17 (
// Equation(s):
// \Add6~17_sumout  = SUM(( \Add6~71_combout  ) + ( (inst_FE[14] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~42  ))
// \Add6~18  = CARRY(( \Add6~71_combout  ) + ( (inst_FE[14] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~42  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add6~71_combout ),
	.datae(gnd),
	.dataf(!inst_FE[14]),
	.datag(gnd),
	.cin(\Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~17_sumout ),
	.cout(\Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \Add6~17 .extended_lut = "off";
defparam \Add6~17 .lut_mask = 64'h0000FFA8000000FF;
defparam \Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N21
cyclonev_lcell_comb \Add6~45 (
// Equation(s):
// \Add6~45_sumout  = SUM(( (inst_FE[19] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~60_combout  ) + ( \Add6~18  ))
// \Add6~46  = CARRY(( (inst_FE[19] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~60_combout  ) + ( \Add6~18  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!ctrlsig_ID[4]),
	.datad(!inst_FE[19]),
	.datae(gnd),
	.dataf(!\Add6~60_combout ),
	.datag(gnd),
	.cin(\Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~45_sumout ),
	.cout(\Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \Add6~45 .extended_lut = "off";
defparam \Add6~45 .lut_mask = 64'h0000FF0000000057;
defparam \Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N23
dffeas \pctarget_EX[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[9] .is_wysiwyg = "true";
defparam \pctarget_EX[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N23
dffeas \PC_FE[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(pctarget_EX[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[9]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( \PC_FE[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))
// \Add0~34  = CARRY(( \PC_FE[10]~DUPLICATE_q  ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N25
dffeas \PC_FE[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(pctarget_EX[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[10] .is_wysiwyg = "true";
defparam \PC_FE[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N8
dffeas \PC_ID[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[10] .is_wysiwyg = "true";
defparam \PC_ID[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N58
dffeas \PC_ID[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[8]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[8] .is_wysiwyg = "true";
defparam \PC_ID[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N6
cyclonev_lcell_comb \Add6~59 (
// Equation(s):
// \Add6~59_combout  = ( PC_ID[8] & ( ((!ctrlsig_ID[3] & ((PC_ID[10]))) # (ctrlsig_ID[3] & (regval1_ID[8]))) # (\pctarget_EX_w~0_combout ) ) ) # ( !PC_ID[8] & ( (!\pctarget_EX_w~0_combout  & ((!ctrlsig_ID[3] & ((PC_ID[10]))) # (ctrlsig_ID[3] & 
// (regval1_ID[8])))) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(!regval1_ID[8]),
	.datad(!PC_ID[10]),
	.datae(gnd),
	.dataf(!PC_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~59 .extended_lut = "off";
defparam \Add6~59 .lut_mask = 64'h048C048C37BF37BF;
defparam \Add6~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N24
cyclonev_lcell_comb \Add6~33 (
// Equation(s):
// \Add6~33_sumout  = SUM(( (inst_FE[16] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~59_combout  ) + ( \Add6~46  ))
// \Add6~34  = CARRY(( (inst_FE[16] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~59_combout  ) + ( \Add6~46  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!ctrlsig_ID[4]),
	.datad(!inst_FE[16]),
	.datae(gnd),
	.dataf(!\Add6~59_combout ),
	.datag(gnd),
	.cin(\Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~33_sumout ),
	.cout(\Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \Add6~33 .extended_lut = "off";
defparam \Add6~33 .lut_mask = 64'h0000FF0000000057;
defparam \Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N26
dffeas \pctarget_EX[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[10] .is_wysiwyg = "true";
defparam \pctarget_EX[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N26
dffeas \PC_FE[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(pctarget_EX[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N27
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( \PC_FE[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))
// \Add0~50  = CARRY(( \PC_FE[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))

	.dataa(!\PC_FE[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N28
dffeas \PC_FE[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(pctarget_EX[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[11] .is_wysiwyg = "true";
defparam \PC_FE[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N31
dffeas \PC_ID[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[11] .is_wysiwyg = "true";
defparam \PC_ID[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N51
cyclonev_lcell_comb \Add6~61 (
// Equation(s):
// \Add6~61_combout  = ( PC_ID[11] & ( (!\pctarget_EX_w~0_combout  & ((!ctrlsig_ID[3]) # ((regval1_ID[9])))) # (\pctarget_EX_w~0_combout  & (((PC_ID[9])))) ) ) # ( !PC_ID[11] & ( (!\pctarget_EX_w~0_combout  & (ctrlsig_ID[3] & (regval1_ID[9]))) # 
// (\pctarget_EX_w~0_combout  & (((PC_ID[9])))) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(!regval1_ID[9]),
	.datad(!PC_ID[9]),
	.datae(gnd),
	.dataf(!PC_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~61 .extended_lut = "off";
defparam \Add6~61 .lut_mask = 64'h043704378CBF8CBF;
defparam \Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N27
cyclonev_lcell_comb \Add6~49 (
// Equation(s):
// \Add6~49_sumout  = SUM(( (inst_FE[19] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~61_combout  ) + ( \Add6~34  ))
// \Add6~50  = CARRY(( (inst_FE[19] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~61_combout  ) + ( \Add6~34  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!ctrlsig_ID[4]),
	.datad(!inst_FE[19]),
	.datae(gnd),
	.dataf(!\Add6~61_combout ),
	.datag(gnd),
	.cin(\Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~49_sumout ),
	.cout(\Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \Add6~49 .extended_lut = "off";
defparam \Add6~49 .lut_mask = 64'h0000FF0000000057;
defparam \Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N29
dffeas \pctarget_EX[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[11] .is_wysiwyg = "true";
defparam \pctarget_EX[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N29
dffeas \PC_FE[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(pctarget_EX[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[11]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N30
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( \PC_FE[12]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( \PC_FE[12]~DUPLICATE_q  ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(!\PC_FE[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N31
dffeas \PC_FE[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(pctarget_EX[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[12] .is_wysiwyg = "true";
defparam \PC_FE[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N11
dffeas \PC_ID[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[12] .is_wysiwyg = "true";
defparam \PC_ID[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N9
cyclonev_lcell_comb \Add6~62 (
// Equation(s):
// \Add6~62_combout  = ( PC_ID[10] & ( ((!ctrlsig_ID[3] & ((PC_ID[12]))) # (ctrlsig_ID[3] & (regval1_ID[10]))) # (\pctarget_EX_w~0_combout ) ) ) # ( !PC_ID[10] & ( (!\pctarget_EX_w~0_combout  & ((!ctrlsig_ID[3] & ((PC_ID[12]))) # (ctrlsig_ID[3] & 
// (regval1_ID[10])))) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(!regval1_ID[10]),
	.datad(!PC_ID[12]),
	.datae(gnd),
	.dataf(!PC_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~62 .extended_lut = "off";
defparam \Add6~62 .lut_mask = 64'h048C048C37BF37BF;
defparam \Add6~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N30
cyclonev_lcell_comb \Add6~53 (
// Equation(s):
// \Add6~53_sumout  = SUM(( (inst_FE[18] & (((ctrlsig_ID[4] & \Selector0~0_combout )) # (ctrlsig_ID[3]))) ) + ( \Add6~62_combout  ) + ( \Add6~50  ))
// \Add6~54  = CARRY(( (inst_FE[18] & (((ctrlsig_ID[4] & \Selector0~0_combout )) # (ctrlsig_ID[3]))) ) + ( \Add6~62_combout  ) + ( \Add6~50  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!\Selector0~0_combout ),
	.datac(!ctrlsig_ID[3]),
	.datad(!inst_FE[18]),
	.datae(gnd),
	.dataf(!\Add6~62_combout ),
	.datag(gnd),
	.cin(\Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~53_sumout ),
	.cout(\Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \Add6~53 .extended_lut = "off";
defparam \Add6~53 .lut_mask = 64'h0000FF000000001F;
defparam \Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N32
dffeas \pctarget_EX[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[12] .is_wysiwyg = "true";
defparam \pctarget_EX[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N32
dffeas \PC_FE[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(pctarget_EX[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N33
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC_FE[13] ) + ( GND ) + ( \Add0~54  ))
// \Add0~22  = CARRY(( PC_FE[13] ) + ( GND ) + ( \Add0~54  ))

	.dataa(!PC_FE[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N21
cyclonev_lcell_comb \PC_ID[13]~feeder (
// Equation(s):
// \PC_ID[13]~feeder_combout  = ( PC_FE[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_FE[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_ID[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_ID[13]~feeder .extended_lut = "off";
defparam \PC_ID[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_ID[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N22
dffeas \PC_ID[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_ID[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[13] .is_wysiwyg = "true";
defparam \PC_ID[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N30
cyclonev_lcell_comb \Add6~56 (
// Equation(s):
// \Add6~56_combout  = ( PC_ID[11] & ( regval1_ID[11] & ( ((ctrlsig_ID[3]) # (\pctarget_EX_w~0_combout )) # (PC_ID[13]) ) ) ) # ( !PC_ID[11] & ( regval1_ID[11] & ( (!\pctarget_EX_w~0_combout  & ((ctrlsig_ID[3]) # (PC_ID[13]))) ) ) ) # ( PC_ID[11] & ( 
// !regval1_ID[11] & ( ((PC_ID[13] & !ctrlsig_ID[3])) # (\pctarget_EX_w~0_combout ) ) ) ) # ( !PC_ID[11] & ( !regval1_ID[11] & ( (PC_ID[13] & (!\pctarget_EX_w~0_combout  & !ctrlsig_ID[3])) ) ) )

	.dataa(!PC_ID[13]),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(!ctrlsig_ID[3]),
	.datad(gnd),
	.datae(!PC_ID[11]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~56 .extended_lut = "off";
defparam \Add6~56 .lut_mask = 64'h404073734C4C7F7F;
defparam \Add6~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N33
cyclonev_lcell_comb \Add6~21 (
// Equation(s):
// \Add6~21_sumout  = SUM(( (inst_FE[19] & (((ctrlsig_ID[4] & \Selector0~0_combout )) # (ctrlsig_ID[3]))) ) + ( \Add6~56_combout  ) + ( \Add6~54  ))
// \Add6~22  = CARRY(( (inst_FE[19] & (((ctrlsig_ID[4] & \Selector0~0_combout )) # (ctrlsig_ID[3]))) ) + ( \Add6~56_combout  ) + ( \Add6~54  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!\Selector0~0_combout ),
	.datac(!ctrlsig_ID[3]),
	.datad(!inst_FE[19]),
	.datae(gnd),
	.dataf(!\Add6~56_combout ),
	.datag(gnd),
	.cin(\Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~21_sumout ),
	.cout(\Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \Add6~21 .extended_lut = "off";
defparam \Add6~21 .lut_mask = 64'h0000FF000000001F;
defparam \Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N35
dffeas \pctarget_EX[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[13] .is_wysiwyg = "true";
defparam \pctarget_EX[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N35
dffeas \PC_FE[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(pctarget_EX[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[13] .is_wysiwyg = "true";
defparam \PC_FE[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC_FE[14] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( PC_FE[14] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N37
dffeas \PC_FE[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(pctarget_EX[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N56
dffeas \PC_ID[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[14]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[14] .is_wysiwyg = "true";
defparam \PC_ID[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N54
cyclonev_lcell_comb \Add6~57 (
// Equation(s):
// \Add6~57_combout  = ( PC_ID[12] & ( ((!ctrlsig_ID[3] & ((PC_ID[14]))) # (ctrlsig_ID[3] & (\regval1_ID[12]~DUPLICATE_q ))) # (\pctarget_EX_w~0_combout ) ) ) # ( !PC_ID[12] & ( (!\pctarget_EX_w~0_combout  & ((!ctrlsig_ID[3] & ((PC_ID[14]))) # (ctrlsig_ID[3] 
// & (\regval1_ID[12]~DUPLICATE_q )))) ) )

	.dataa(!\regval1_ID[12]~DUPLICATE_q ),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(!ctrlsig_ID[3]),
	.datad(!PC_ID[14]),
	.datae(gnd),
	.dataf(!PC_ID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~57 .extended_lut = "off";
defparam \Add6~57 .lut_mask = 64'h04C404C437F737F7;
defparam \Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N2
dffeas \inst_FE[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[23]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N36
cyclonev_lcell_comb \Add6~25 (
// Equation(s):
// \Add6~25_sumout  = SUM(( \Add6~57_combout  ) + ( (\inst_FE[23]~DUPLICATE_q  & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~22  ))
// \Add6~26  = CARRY(( \Add6~57_combout  ) + ( (\inst_FE[23]~DUPLICATE_q  & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~22  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add6~57_combout ),
	.datae(gnd),
	.dataf(!\inst_FE[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~25_sumout ),
	.cout(\Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \Add6~25 .extended_lut = "off";
defparam \Add6~25 .lut_mask = 64'h0000FFA8000000FF;
defparam \Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N38
dffeas \pctarget_EX[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[14] .is_wysiwyg = "true";
defparam \pctarget_EX[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N38
dffeas \PC_FE[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(pctarget_EX[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[14] .is_wysiwyg = "true";
defparam \PC_FE[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N39
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC_FE[15] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N40
dffeas \PC_FE[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(pctarget_EX[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[15]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N17
dffeas \PC_ID[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[15]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[15] .is_wysiwyg = "true";
defparam \PC_ID[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X37_Y2_N15
cyclonev_lcell_comb \Add6~58 (
// Equation(s):
// \Add6~58_combout  = ( PC_ID[15] & ( \regval1_ID[13]~DUPLICATE_q  & ( (!\pctarget_EX_w~0_combout ) # (PC_ID[13]) ) ) ) # ( !PC_ID[15] & ( \regval1_ID[13]~DUPLICATE_q  & ( (!\pctarget_EX_w~0_combout  & ((ctrlsig_ID[3]))) # (\pctarget_EX_w~0_combout  & 
// (PC_ID[13])) ) ) ) # ( PC_ID[15] & ( !\regval1_ID[13]~DUPLICATE_q  & ( (!\pctarget_EX_w~0_combout  & ((!ctrlsig_ID[3]))) # (\pctarget_EX_w~0_combout  & (PC_ID[13])) ) ) ) # ( !PC_ID[15] & ( !\regval1_ID[13]~DUPLICATE_q  & ( (PC_ID[13] & 
// \pctarget_EX_w~0_combout ) ) ) )

	.dataa(!PC_ID[13]),
	.datab(gnd),
	.datac(!\pctarget_EX_w~0_combout ),
	.datad(!ctrlsig_ID[3]),
	.datae(!PC_ID[15]),
	.dataf(!\regval1_ID[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add6~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~58 .extended_lut = "off";
defparam \Add6~58 .lut_mask = 64'h0505F50505F5F5F5;
defparam \Add6~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N39
cyclonev_lcell_comb \Add6~29 (
// Equation(s):
// \Add6~29_sumout  = SUM(( \Add6~58_combout  ) + ( (inst_FE[21] & (((\Selector0~0_combout  & ctrlsig_ID[4])) # (ctrlsig_ID[3]))) ) + ( \Add6~26  ))

	.dataa(!ctrlsig_ID[3]),
	.datab(!\Selector0~0_combout ),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add6~58_combout ),
	.datae(gnd),
	.dataf(!inst_FE[21]),
	.datag(gnd),
	.cin(\Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add6~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add6~29 .extended_lut = "off";
defparam \Add6~29 .lut_mask = 64'h0000FFA8000000FF;
defparam \Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N41
dffeas \pctarget_EX[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[15] .is_wysiwyg = "true";
defparam \pctarget_EX[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N41
dffeas \PC_FE[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(pctarget_EX[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[15] .is_wysiwyg = "true";
defparam \PC_FE[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( !PC_FE[6] & ( (!\PC_FE[9]~DUPLICATE_q  & (!PC_FE[7] & (!\PC_FE[11]~DUPLICATE_q  & !PC_FE[12]))) ) )

	.dataa(!\PC_FE[9]~DUPLICATE_q ),
	.datab(!PC_FE[7]),
	.datac(!\PC_FE[11]~DUPLICATE_q ),
	.datad(!PC_FE[12]),
	.datae(gnd),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h8000800000000000;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N54
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( !PC_FE[14] & ( !PC_FE[13] & ( (!\PC_FE[10]~DUPLICATE_q  & (!PC_FE[15] & \imem~0_combout )) ) ) )

	.dataa(!\PC_FE[10]~DUPLICATE_q ),
	.datab(!PC_FE[15]),
	.datac(!\imem~0_combout ),
	.datad(gnd),
	.datae(!PC_FE[14]),
	.dataf(!PC_FE[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h0808000000000000;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N54
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( PC_FE[2] & ( PC_FE[8] & ( (!PC_FE[5] & (!PC_FE[4] & (\imem~1_combout  & !PC_FE[3]))) ) ) ) # ( PC_FE[2] & ( !PC_FE[8] & ( (!PC_FE[5] & (PC_FE[4] & (\imem~1_combout  & PC_FE[3]))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[4]),
	.datac(!\imem~1_combout ),
	.datad(!PC_FE[3]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0000000200000800;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N55
dffeas \inst_FE[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[28] .is_wysiwyg = "true";
defparam \inst_FE[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N57
cyclonev_lcell_comb \wregno_ID_w[3]~0 (
// Equation(s):
// \wregno_ID_w[3]~0_combout  = ( !inst_FE[31] & ( (!inst_FE[28] & ((!inst_FE[30]) # (inst_FE[29]))) ) )

	.dataa(!inst_FE[29]),
	.datab(!inst_FE[28]),
	.datac(!inst_FE[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[3]~0 .extended_lut = "off";
defparam \wregno_ID_w[3]~0 .lut_mask = 64'hC4C4C4C400000000;
defparam \wregno_ID_w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \PC_FE~0 (
// Equation(s):
// \PC_FE~0_combout  = ( PC_FE[8] & ( \Add0~17_sumout  & ( (!\wregno_ID_w[3]~0_combout  & (!\rs~3_combout  & ((!\stall_pipe~0_combout )))) # (\wregno_ID_w[3]~0_combout  & ((!\rs~3_combout ) # ((!\stall_pipe~4_combout )))) ) ) ) # ( PC_FE[8] & ( 
// !\Add0~17_sumout  ) ) # ( !PC_FE[8] & ( !\Add0~17_sumout  & ( (!\wregno_ID_w[3]~0_combout  & (((\stall_pipe~0_combout )) # (\rs~3_combout ))) # (\wregno_ID_w[3]~0_combout  & (\rs~3_combout  & (\stall_pipe~4_combout ))) ) ) )

	.dataa(!\wregno_ID_w[3]~0_combout ),
	.datab(!\rs~3_combout ),
	.datac(!\stall_pipe~4_combout ),
	.datad(!\stall_pipe~0_combout ),
	.datae(!PC_FE[8]),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~0 .extended_lut = "off";
defparam \PC_FE~0 .lut_mask = 64'h23ABFFFF0000DC54;
defparam \PC_FE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N20
dffeas \pctarget_EX[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[8] .is_wysiwyg = "true";
defparam \pctarget_EX[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N51
cyclonev_lcell_comb \pctarget_EX[8]~_wirecell (
// Equation(s):
// \pctarget_EX[8]~_wirecell_combout  = ( !pctarget_EX[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pctarget_EX[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX[8]~_wirecell .extended_lut = "off";
defparam \pctarget_EX[8]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \pctarget_EX[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N44
dffeas \PC_FE[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE~0_combout ),
	.asdata(\pctarget_EX[8]~_wirecell_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[8] .is_wysiwyg = "true";
defparam \PC_FE[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( PC_FE[5] & ( \imem~1_combout  & ( (!PC_FE[8] & (!PC_FE[4] & PC_FE[2])) ) ) ) # ( !PC_FE[5] & ( \imem~1_combout  & ( (!PC_FE[4] & (PC_FE[8] & (!PC_FE[2] $ (PC_FE[3])))) # (PC_FE[4] & ((!PC_FE[2] $ (!PC_FE[3])))) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[3]),
	.datae(!PC_FE[5]),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h0000000043340808;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N37
dffeas \inst_FE[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[29] .is_wysiwyg = "true";
defparam \inst_FE[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N21
cyclonev_lcell_comb \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = ( !inst_FE[31] & ( (!inst_FE[29] & (!inst_FE[28] & !inst_FE[30])) ) )

	.dataa(!inst_FE[29]),
	.datab(gnd),
	.datac(!inst_FE[28]),
	.datad(!inst_FE[30]),
	.datae(gnd),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal12~0 .extended_lut = "off";
defparam \Equal12~0 .lut_mask = 64'hA000A00000000000;
defparam \Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y1_N15
cyclonev_lcell_comb \wregno_ID_w[3]~2 (
// Equation(s):
// \wregno_ID_w[3]~2_combout  = ( \wregno_ID_w[3]~0_combout  & ( (\Equal12~0_combout  & inst_FE[19]) ) ) # ( !\wregno_ID_w[3]~0_combout  & ( ((\Equal12~0_combout  & inst_FE[19])) # (inst_FE[3]) ) )

	.dataa(!\Equal12~0_combout ),
	.datab(gnd),
	.datac(!inst_FE[3]),
	.datad(!inst_FE[19]),
	.datae(gnd),
	.dataf(!\wregno_ID_w[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w[3]~2 .extended_lut = "off";
defparam \wregno_ID_w[3]~2 .lut_mask = 64'h0F5F0F5F00550055;
defparam \wregno_ID_w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y1_N16
dffeas \wregno_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID_w[3]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[3] .is_wysiwyg = "true";
defparam \wregno_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y3_N1
dffeas \wregno_EX[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[3] .is_wysiwyg = "true";
defparam \wregno_EX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N6
cyclonev_lcell_comb \rs~0 (
// Equation(s):
// \rs~0_combout  = ( wregno_ID[2] & ( wregno_ID[1] & ( (inst_FE[6] & (!wregno_ID[0] & (!inst_FE[7] $ (wregno_ID[3])))) ) ) ) # ( !wregno_ID[2] & ( !wregno_ID[1] & ( (!inst_FE[6] & (!wregno_ID[0] & (!inst_FE[7] $ (wregno_ID[3])))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!wregno_ID[0]),
	.datac(!inst_FE[7]),
	.datad(!wregno_ID[3]),
	.datae(!wregno_ID[2]),
	.dataf(!wregno_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs~0 .extended_lut = "off";
defparam \rs~0 .lut_mask = 64'h8008000000004004;
defparam \rs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N24
cyclonev_lcell_comb \rs~1 (
// Equation(s):
// \rs~1_combout  = ( inst_FE[7] & ( wregno_MEM[3] & ( (!wregno_MEM[0] & ((!wregno_MEM[2] & (!\wregno_MEM[1]~DUPLICATE_q  & !inst_FE[6])) # (wregno_MEM[2] & (\wregno_MEM[1]~DUPLICATE_q  & inst_FE[6])))) ) ) ) # ( !inst_FE[7] & ( !wregno_MEM[3] & ( 
// (!wregno_MEM[0] & ((!wregno_MEM[2] & (!\wregno_MEM[1]~DUPLICATE_q  & !inst_FE[6])) # (wregno_MEM[2] & (\wregno_MEM[1]~DUPLICATE_q  & inst_FE[6])))) ) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\wregno_MEM[1]~DUPLICATE_q ),
	.datac(!inst_FE[6]),
	.datad(!wregno_MEM[0]),
	.datae(!inst_FE[7]),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs~1 .extended_lut = "off";
defparam \rs~1 .lut_mask = 64'h8100000000008100;
defparam \rs~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N30
cyclonev_lcell_comb \rs~2 (
// Equation(s):
// \rs~2_combout  = ( wregno_EX[2] & ( (wregno_EX[1] & (inst_FE[6] & !wregno_EX[0])) ) ) # ( !wregno_EX[2] & ( (!wregno_EX[1] & (!inst_FE[6] & !wregno_EX[0])) ) )

	.dataa(gnd),
	.datab(!wregno_EX[1]),
	.datac(!inst_FE[6]),
	.datad(!wregno_EX[0]),
	.datae(gnd),
	.dataf(!wregno_EX[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs~2 .extended_lut = "off";
defparam \rs~2 .lut_mask = 64'hC000C00003000300;
defparam \rs~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y3_N3
cyclonev_lcell_comb \rs~3 (
// Equation(s):
// \rs~3_combout  = ( inst_FE[7] & ( \rs~2_combout  & ( (!wregno_EX[3] & (!\rs~0_combout  & !\rs~1_combout )) ) ) ) # ( !inst_FE[7] & ( \rs~2_combout  & ( (!inst_FE[6]) # ((wregno_EX[3] & (!\rs~0_combout  & !\rs~1_combout ))) ) ) ) # ( inst_FE[7] & ( 
// !\rs~2_combout  & ( (!\rs~0_combout  & !\rs~1_combout ) ) ) ) # ( !inst_FE[7] & ( !\rs~2_combout  & ( (!inst_FE[6]) # ((!\rs~0_combout  & !\rs~1_combout )) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!wregno_EX[3]),
	.datac(!\rs~0_combout ),
	.datad(!\rs~1_combout ),
	.datae(!inst_FE[7]),
	.dataf(!\rs~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs~3 .extended_lut = "off";
defparam \rs~3 .lut_mask = 64'hFAAAF000BAAAC000;
defparam \rs~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N24
cyclonev_lcell_comb \op1_ID~0 (
// Equation(s):
// \op1_ID~0_combout  = ( \wregno_ID_w[3]~0_combout  & ( inst_FE[30] & ( (\rs~3_combout  & (\stall_pipe~4_combout  & !\mispred_EX~q )) ) ) ) # ( !\wregno_ID_w[3]~0_combout  & ( inst_FE[30] & ( (!\mispred_EX~q  & ((\stall_pipe~0_combout ) # (\rs~3_combout ))) 
// ) ) )

	.dataa(!\rs~3_combout ),
	.datab(!\stall_pipe~4_combout ),
	.datac(!\stall_pipe~0_combout ),
	.datad(!\mispred_EX~q ),
	.datae(!\wregno_ID_w[3]~0_combout ),
	.dataf(!inst_FE[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\op1_ID~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \op1_ID~0 .extended_lut = "off";
defparam \op1_ID~0 .lut_mask = 64'h000000005F001100;
defparam \op1_ID~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y2_N26
dffeas \op1_ID[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\op1_ID~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op1_ID[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[4]~DUPLICATE .is_wysiwyg = "true";
defparam \op1_ID[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y2_N0
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( op1_ID[3] & ( \Equal15~7_combout  & ( (!\op1_ID[4]~DUPLICATE_q  & (!op1_ID[5] & !op1_ID[2])) ) ) )

	.dataa(!\op1_ID[4]~DUPLICATE_q ),
	.datab(!op1_ID[5]),
	.datac(gnd),
	.datad(!op1_ID[2]),
	.datae(!op1_ID[3]),
	.dataf(!\Equal15~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h0000000000008800;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N8
dffeas \pctarget_EX[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[4] .is_wysiwyg = "true";
defparam \pctarget_EX[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N7
dffeas \PC_FE[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(pctarget_EX[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[4] .is_wysiwyg = "true";
defparam \PC_FE[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N30
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \imem~1_combout  & ( PC_FE[5] & ( (!PC_FE[2] & (!PC_FE[4] & (!PC_FE[8] & PC_FE[3]))) ) ) ) # ( \imem~1_combout  & ( !PC_FE[5] & ( (!PC_FE[2] & ((!PC_FE[4] & (!PC_FE[8])) # (PC_FE[4] & ((!PC_FE[3]))))) # (PC_FE[2] & ((!PC_FE[3] & 
// (!PC_FE[4])) # (PC_FE[3] & ((!PC_FE[8]))))) ) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[8]),
	.datad(!PC_FE[3]),
	.datae(!\imem~1_combout ),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h0000E6D000000080;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N31
dffeas \inst_FE[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[31] .is_wysiwyg = "true";
defparam \inst_FE[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N9
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( inst_FE[28] & ( !inst_FE[30] & ( (!inst_FE[31] & inst_FE[29]) ) ) )

	.dataa(!inst_FE[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!inst_FE[29]),
	.datae(!inst_FE[28]),
	.dataf(!inst_FE[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h000000AA00000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N10
dffeas \ctrlsig_ID[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal0~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[3] .is_wysiwyg = "true";
defparam \ctrlsig_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N2
dffeas \pctarget_EX[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[2] .is_wysiwyg = "true";
defparam \pctarget_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N2
dffeas \PC_FE[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(pctarget_EX[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[2] .is_wysiwyg = "true";
defparam \PC_FE[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC_FE[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \PC_FE[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(!\PC_FE[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N5
dffeas \PC_FE[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(pctarget_EX[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \PC_FE[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \PC_FE[4]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!\PC_FE[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N8
dffeas \PC_FE[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(pctarget_EX[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[4]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N11
dffeas \pctarget_EX[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add6~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pctarget_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pctarget_EX[5] .is_wysiwyg = "true";
defparam \pctarget_EX[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N11
dffeas \PC_FE[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(pctarget_EX[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mispred_EX~q ),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[5] .is_wysiwyg = "true";
defparam \PC_FE[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N12
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( PC_FE[2] & ( PC_FE[8] & ( (!PC_FE[5] & (PC_FE[4] & (\imem~1_combout  & !PC_FE[3]))) ) ) ) # ( PC_FE[2] & ( !PC_FE[8] & ( (PC_FE[5] & (!PC_FE[4] & (\imem~1_combout  & PC_FE[3]))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[4]),
	.datac(!\imem~1_combout ),
	.datad(!PC_FE[3]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h0000000400000200;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y2_N13
dffeas \inst_FE[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\mispred_EX~q ),
	.sload(gnd),
	.ena(\inst_FE[23]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[6] .is_wysiwyg = "true";
defparam \inst_FE[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \regs[6][21]~feeder (
// Equation(s):
// \regs[6][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][21]~feeder .extended_lut = "off";
defparam \regs[6][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N4
dffeas \regs[6][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N25
dffeas \regs[14][21] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N54
cyclonev_lcell_comb \regval1_ID~7 (
// Equation(s):
// \regval1_ID~7_combout  = ( \regs[14][21]~q  & ( inst_FE[7] & ( (\regs[8][21]~q ) # (inst_FE[6]) ) ) ) # ( !\regs[14][21]~q  & ( inst_FE[7] & ( (!inst_FE[6] & \regs[8][21]~q ) ) ) ) # ( \regs[14][21]~q  & ( !inst_FE[7] & ( (!inst_FE[6] & ((\regs[0][21]~q 
// ))) # (inst_FE[6] & (\regs[6][21]~q )) ) ) ) # ( !\regs[14][21]~q  & ( !inst_FE[7] & ( (!inst_FE[6] & ((\regs[0][21]~q ))) # (inst_FE[6] & (\regs[6][21]~q )) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regs[6][21]~q ),
	.datac(!\regs[0][21]~q ),
	.datad(!\regs[8][21]~q ),
	.datae(!\regs[14][21]~q ),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~7 .extended_lut = "off";
defparam \regval1_ID~7 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \regval1_ID~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N56
dffeas \regval1_ID[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[21] .is_wysiwyg = "true";
defparam \regval1_ID[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N30
cyclonev_lcell_comb \aluout_EX_r[21]~163 (
// Equation(s):
// \aluout_EX_r[21]~163_combout  = ( \aluout_EX_r[21]~57_combout  & ( op2_ID[0] & ( (regval2_ID[21]) # (regval1_ID[21]) ) ) ) # ( \aluout_EX_r[21]~57_combout  & ( !op2_ID[0] & ( (!\op2_ID[5]~DUPLICATE_q  & (((\Add1~21_sumout )))) # (\op2_ID[5]~DUPLICATE_q  & 
// (regval1_ID[21] & (regval2_ID[21]))) ) ) )

	.dataa(!regval1_ID[21]),
	.datab(!regval2_ID[21]),
	.datac(!\Add1~21_sumout ),
	.datad(!\op2_ID[5]~DUPLICATE_q ),
	.datae(!\aluout_EX_r[21]~57_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~163 .extended_lut = "off";
defparam \aluout_EX_r[21]~163 .lut_mask = 64'h00000F1100007777;
defparam \aluout_EX_r[21]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N51
cyclonev_lcell_comb \aluout_EX_r[21]~86 (
// Equation(s):
// \aluout_EX_r[21]~86_combout  = ( regval1_ID[21] & ( (\aluout_EX[18]~2_combout  & (!\aluout_EX[18]~3_combout  $ (regval2_ID[21]))) ) ) # ( !regval1_ID[21] & ( (!regval2_ID[21] & (((\aluout_EX[18]~3_combout  & \aluout_EX[18]~2_combout )) # 
// (\aluout_EX_r[21]~61_combout ))) # (regval2_ID[21] & (!\aluout_EX[18]~3_combout  & (\aluout_EX[18]~2_combout ))) ) )

	.dataa(!\aluout_EX[18]~3_combout ),
	.datab(!\aluout_EX[18]~2_combout ),
	.datac(!regval2_ID[21]),
	.datad(!\aluout_EX_r[21]~61_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~86 .extended_lut = "off";
defparam \aluout_EX_r[21]~86 .lut_mask = 64'h12F212F221212121;
defparam \aluout_EX_r[21]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N6
cyclonev_lcell_comb \aluout_EX_r[21]~84 (
// Equation(s):
// \aluout_EX_r[21]~84_combout  = ( \ShiftLeft0~23_combout  & ( \ShiftLeft0~24_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & (\ShiftLeft0~25_combout )) # (regval2_ID[2] & ((\ShiftLeft0~12_combout )))) ) ) ) # ( !\ShiftLeft0~23_combout  & ( 
// \ShiftLeft0~24_combout  & ( (!regval2_ID[3] & (!regval2_ID[2])) # (regval2_ID[3] & ((!regval2_ID[2] & (\ShiftLeft0~25_combout )) # (regval2_ID[2] & ((\ShiftLeft0~12_combout ))))) ) ) ) # ( \ShiftLeft0~23_combout  & ( !\ShiftLeft0~24_combout  & ( 
// (!regval2_ID[3] & (regval2_ID[2])) # (regval2_ID[3] & ((!regval2_ID[2] & (\ShiftLeft0~25_combout )) # (regval2_ID[2] & ((\ShiftLeft0~12_combout ))))) ) ) ) # ( !\ShiftLeft0~23_combout  & ( !\ShiftLeft0~24_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & 
// (\ShiftLeft0~25_combout )) # (regval2_ID[2] & ((\ShiftLeft0~12_combout ))))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~25_combout ),
	.datad(!\ShiftLeft0~12_combout ),
	.datae(!\ShiftLeft0~23_combout ),
	.dataf(!\ShiftLeft0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~84 .extended_lut = "off";
defparam \aluout_EX_r[21]~84 .lut_mask = 64'h041526378C9DAEBF;
defparam \aluout_EX_r[21]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N24
cyclonev_lcell_comb \aluout_EX_r[21]~85 (
// Equation(s):
// \aluout_EX_r[21]~85_combout  = ( \ShiftRight0~9_combout  & ( op2_ID[0] & ( (!\aluout_EX[18]~4_combout  & ((\aluout_EX_r[21]~84_combout ))) # (\aluout_EX[18]~4_combout  & (\ShiftLeft0~2_combout )) ) ) ) # ( !\ShiftRight0~9_combout  & ( op2_ID[0] & ( 
// (!\aluout_EX[18]~4_combout  & ((\aluout_EX_r[21]~84_combout ))) # (\aluout_EX[18]~4_combout  & (\ShiftLeft0~2_combout )) ) ) ) # ( \ShiftRight0~9_combout  & ( !op2_ID[0] & ( (!\aluout_EX[18]~4_combout ) # (regval1_ID[31]) ) ) ) # ( !\ShiftRight0~9_combout 
//  & ( !op2_ID[0] & ( (regval1_ID[31] & \aluout_EX[18]~4_combout ) ) ) )

	.dataa(!\ShiftLeft0~2_combout ),
	.datab(!\aluout_EX_r[21]~84_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\aluout_EX[18]~4_combout ),
	.datae(!\ShiftRight0~9_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~85 .extended_lut = "off";
defparam \aluout_EX_r[21]~85 .lut_mask = 64'h000FFF0F33553355;
defparam \aluout_EX_r[21]~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N9
cyclonev_lcell_comb \aluout_EX_r[21]~164 (
// Equation(s):
// \aluout_EX_r[21]~164_combout  = ( \aluout_EX_r[21]~85_combout  & ( ((\aluout_EX_r[21]~86_combout ) # (\aluout_EX_r[21]~163_combout )) # (op2_ID[4]) ) ) # ( !\aluout_EX_r[21]~85_combout  & ( (\aluout_EX_r[21]~86_combout ) # (\aluout_EX_r[21]~163_combout ) 
// ) )

	.dataa(!op2_ID[4]),
	.datab(gnd),
	.datac(!\aluout_EX_r[21]~163_combout ),
	.datad(!\aluout_EX_r[21]~86_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[21]~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~164 .extended_lut = "off";
defparam \aluout_EX_r[21]~164 .lut_mask = 64'h0FFF0FFF5FFF5FFF;
defparam \aluout_EX_r[21]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X32_Y4_N36
cyclonev_lcell_comb \aluout_EX_r[21]~201 (
// Equation(s):
// \aluout_EX_r[21]~201_combout  = ( !\op2_ID[5]~DUPLICATE_q  & ( (((!op2_ID[0] & (\Add2~21_sumout  & \aluout_EX_r[21]~60_combout ))) # (\aluout_EX_r[21]~164_combout )) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( ((!op2_ID[0] & (\aluout_EX_r[21]~60_combout  & 
// ((!regval2_ID[21]) # (!regval1_ID[21]))))) # (\aluout_EX_r[21]~164_combout ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval2_ID[21]),
	.datac(!regval1_ID[21]),
	.datad(!\aluout_EX_r[21]~60_combout ),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[21]~164_combout ),
	.datag(!\Add2~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~201 .extended_lut = "on";
defparam \aluout_EX_r[21]~201 .lut_mask = 64'h000A00A8FFFFFFFF;
defparam \aluout_EX_r[21]~201 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \aluout_EX_r[21]~87 (
// Equation(s):
// \aluout_EX_r[21]~87_combout  = ( \aluout_EX_r[2]~1_combout  & ( \aluout_EX_r[21]~201_combout  & ( (!\aluout_EX[18]~1_combout  & (((\Add3~61_sumout )))) # (\aluout_EX[18]~1_combout  & (regval1_ID[21] & (immval_ID[15]))) ) ) ) # ( !\aluout_EX_r[2]~1_combout 
//  & ( \aluout_EX_r[21]~201_combout  & ( (!\aluout_EX[18]~1_combout ) # (!regval1_ID[21] $ (!immval_ID[15])) ) ) ) # ( \aluout_EX_r[2]~1_combout  & ( !\aluout_EX_r[21]~201_combout  & ( (!\aluout_EX[18]~1_combout  & (((\Add3~61_sumout )))) # 
// (\aluout_EX[18]~1_combout  & (regval1_ID[21] & (immval_ID[15]))) ) ) ) # ( !\aluout_EX_r[2]~1_combout  & ( !\aluout_EX_r[21]~201_combout  & ( (\aluout_EX[18]~1_combout  & (!regval1_ID[21] $ (!immval_ID[15]))) ) ) )

	.dataa(!regval1_ID[21]),
	.datab(!\aluout_EX[18]~1_combout ),
	.datac(!immval_ID[15]),
	.datad(!\Add3~61_sumout ),
	.datae(!\aluout_EX_r[2]~1_combout ),
	.dataf(!\aluout_EX_r[21]~201_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~87 .extended_lut = "off";
defparam \aluout_EX_r[21]~87 .lut_mask = 64'h121201CDDEDE01CD;
defparam \aluout_EX_r[21]~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N38
dffeas \aluout_EX[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[21]~87_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[21] .is_wysiwyg = "true";
defparam \aluout_EX[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N14
dffeas \aluout_EX[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[22]~91_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[22]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \Equal22~1 (
// Equation(s):
// \Equal22~1_combout  = ( aluout_EX[27] & ( aluout_EX[26] & ( (aluout_EX[21] & (\aluout_EX[22]~DUPLICATE_q  & (aluout_EX[20] & aluout_EX[23]))) ) ) )

	.dataa(!aluout_EX[21]),
	.datab(!\aluout_EX[22]~DUPLICATE_q ),
	.datac(!aluout_EX[20]),
	.datad(!aluout_EX[23]),
	.datae(!aluout_EX[27]),
	.dataf(!aluout_EX[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal22~1 .extended_lut = "off";
defparam \Equal22~1 .lut_mask = 64'h0000000000000001;
defparam \Equal22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y5_N20
dffeas \aluout_EX[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[17]~75_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[17]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N38
dffeas \aluout_EX[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[24]~67_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[24]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N32
dffeas \aluout_EX[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[25]~63_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[25]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \Equal22~0 (
// Equation(s):
// \Equal22~0_combout  = ( \aluout_EX[25]~DUPLICATE_q  & ( (aluout_EX[16] & (\aluout_EX[17]~DUPLICATE_q  & \aluout_EX[24]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!aluout_EX[16]),
	.datac(!\aluout_EX[17]~DUPLICATE_q ),
	.datad(!\aluout_EX[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal22~0 .extended_lut = "off";
defparam \Equal22~0 .lut_mask = 64'h0000000000030003;
defparam \Equal22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N32
dffeas \aluout_EX[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[31]~119_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[31]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \Equal22~2 (
// Equation(s):
// \Equal22~2_combout  = ( aluout_EX[30] & ( aluout_EX[15] & ( (aluout_EX[29] & (aluout_EX[14] & (\aluout_EX[31]~DUPLICATE_q  & aluout_EX[28]))) ) ) )

	.dataa(!aluout_EX[29]),
	.datab(!aluout_EX[14]),
	.datac(!\aluout_EX[31]~DUPLICATE_q ),
	.datad(!aluout_EX[28]),
	.datae(!aluout_EX[30]),
	.dataf(!aluout_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal22~2 .extended_lut = "off";
defparam \Equal22~2 .lut_mask = 64'h0000000000000001;
defparam \Equal22~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \aluout_EX[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[19]~115_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N5
dffeas \aluout_EX[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[12]~153_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[12] .is_wysiwyg = "true";
defparam \aluout_EX[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N39
cyclonev_lcell_comb \Selector32~6 (
// Equation(s):
// \Selector32~6_combout  = ( op2_ID[0] & ( !op2_ID[3] $ (((!\regval2_ID[0]~DUPLICATE_q  & !regval1_ID[0]))) ) ) # ( !op2_ID[0] & ( !op2_ID[3] $ (((!\regval2_ID[0]~DUPLICATE_q ) # (!regval1_ID[0]))) ) )

	.dataa(!op2_ID[3]),
	.datab(gnd),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[0]),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~6 .extended_lut = "off";
defparam \Selector32~6 .lut_mask = 64'h555A555A5AAA5AAA;
defparam \Selector32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N51
cyclonev_lcell_comb \LessThan5~22 (
// Equation(s):
// \LessThan5~22_combout  = ( regval2_ID[7] & ( (!regval1_ID[7]) # ((regval2_ID[6] & !regval1_ID[6])) ) ) # ( !regval2_ID[7] & ( (regval2_ID[6] & (!regval1_ID[7] & !regval1_ID[6])) ) )

	.dataa(!regval2_ID[6]),
	.datab(!regval1_ID[7]),
	.datac(!regval1_ID[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~22 .extended_lut = "off";
defparam \LessThan5~22 .lut_mask = 64'h40404040DCDCDCDC;
defparam \LessThan5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N24
cyclonev_lcell_comb \LessThan5~23 (
// Equation(s):
// \LessThan5~23_combout  = ( regval1_ID[4] & ( (regval2_ID[5] & !regval1_ID[5]) ) ) # ( !regval1_ID[4] & ( (!regval2_ID[5] & (regval2_ID[4] & !regval1_ID[5])) # (regval2_ID[5] & ((!regval1_ID[5]) # (regval2_ID[4]))) ) )

	.dataa(!regval2_ID[5]),
	.datab(!regval2_ID[4]),
	.datac(!regval1_ID[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~23 .extended_lut = "off";
defparam \LessThan5~23 .lut_mask = 64'h7171717150505050;
defparam \LessThan5~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N18
cyclonev_lcell_comb \LessThan5~24 (
// Equation(s):
// \LessThan5~24_combout  = ( \LessThan5~23_combout  & ( (\Equal15~3_combout  & (\LessThan5~6_combout  & ((\LessThan5~22_combout ) # (\LessThan5~7_combout )))) ) ) # ( !\LessThan5~23_combout  & ( (\Equal15~3_combout  & (\LessThan5~22_combout  & 
// \LessThan5~6_combout )) ) )

	.dataa(!\LessThan5~7_combout ),
	.datab(!\Equal15~3_combout ),
	.datac(!\LessThan5~22_combout ),
	.datad(!\LessThan5~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan5~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~24 .extended_lut = "off";
defparam \LessThan5~24 .lut_mask = 64'h0003000300130013;
defparam \LessThan5~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N45
cyclonev_lcell_comb \LessThan5~10 (
// Equation(s):
// \LessThan5~10_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (!regval1_ID[1] & !regval1_ID[0])) # (regval2_ID[1] & ((!regval1_ID[1]) # (!regval1_ID[0]))) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( (regval2_ID[1] & !regval1_ID[1]) ) )

	.dataa(gnd),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[1]),
	.datad(!regval1_ID[0]),
	.datae(gnd),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~10 .extended_lut = "off";
defparam \LessThan5~10 .lut_mask = 64'h30303030F330F330;
defparam \LessThan5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N0
cyclonev_lcell_comb \Equal15~6 (
// Equation(s):
// \Equal15~6_combout  = ( \Equal15~3_combout  & ( (\LessThan5~7_combout  & (\LessThan5~6_combout  & (\Equal15~4_combout  & \Equal15~5_combout ))) ) )

	.dataa(!\LessThan5~7_combout ),
	.datab(!\LessThan5~6_combout ),
	.datac(!\Equal15~4_combout ),
	.datad(!\Equal15~5_combout ),
	.datae(gnd),
	.dataf(!\Equal15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~6 .extended_lut = "off";
defparam \Equal15~6 .lut_mask = 64'h0000000000010001;
defparam \Equal15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N33
cyclonev_lcell_comb \LessThan5~12 (
// Equation(s):
// \LessThan5~12_combout  = ( regval1_ID[10] & ( (!regval1_ID[11] & regval2_ID[11]) ) ) # ( !regval1_ID[10] & ( (!regval1_ID[11] & ((regval2_ID[11]) # (regval2_ID[10]))) # (regval1_ID[11] & (regval2_ID[10] & regval2_ID[11])) ) )

	.dataa(gnd),
	.datab(!regval1_ID[11]),
	.datac(!regval2_ID[10]),
	.datad(!regval2_ID[11]),
	.datae(gnd),
	.dataf(!regval1_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~12 .extended_lut = "off";
defparam \LessThan5~12 .lut_mask = 64'h0CCF0CCF00CC00CC;
defparam \LessThan5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N15
cyclonev_lcell_comb \LessThan5~19 (
// Equation(s):
// \LessThan5~19_combout  = ( regval2_ID[13] & ( (!regval1_ID[13]) # ((!\regval1_ID[12]~DUPLICATE_q  & regval2_ID[12])) ) ) # ( !regval2_ID[13] & ( (!regval1_ID[13] & (!\regval1_ID[12]~DUPLICATE_q  & regval2_ID[12])) ) )

	.dataa(!regval1_ID[13]),
	.datab(!\regval1_ID[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval2_ID[12]),
	.datae(gnd),
	.dataf(!regval2_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~19 .extended_lut = "off";
defparam \LessThan5~19 .lut_mask = 64'h00880088AAEEAAEE;
defparam \LessThan5~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N21
cyclonev_lcell_comb \LessThan5~18 (
// Equation(s):
// \LessThan5~18_combout  = ( regval2_ID[15] & ( regval1_ID[14] & ( !regval1_ID[15] ) ) ) # ( regval2_ID[15] & ( !regval1_ID[14] & ( (!regval1_ID[15]) # (regval2_ID[14]) ) ) ) # ( !regval2_ID[15] & ( !regval1_ID[14] & ( (!regval1_ID[15] & regval2_ID[14]) ) ) 
// )

	.dataa(gnd),
	.datab(!regval1_ID[15]),
	.datac(!regval2_ID[14]),
	.datad(gnd),
	.datae(!regval2_ID[15]),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~18 .extended_lut = "off";
defparam \LessThan5~18 .lut_mask = 64'h0C0CCFCF0000CCCC;
defparam \LessThan5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N12
cyclonev_lcell_comb \LessThan5~20 (
// Equation(s):
// \LessThan5~20_combout  = ( \LessThan5~19_combout  & ( \LessThan5~18_combout  & ( (\LessThan5~2_combout  & (\LessThan5~3_combout  & \LessThan5~1_combout )) ) ) ) # ( !\LessThan5~19_combout  & ( \LessThan5~18_combout  & ( (\LessThan5~2_combout  & 
// (\LessThan5~3_combout  & \LessThan5~1_combout )) ) ) ) # ( \LessThan5~19_combout  & ( !\LessThan5~18_combout  & ( (\LessThan5~4_combout  & (\LessThan5~2_combout  & (\LessThan5~3_combout  & \LessThan5~1_combout ))) ) ) )

	.dataa(!\LessThan5~4_combout ),
	.datab(!\LessThan5~2_combout ),
	.datac(!\LessThan5~3_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\LessThan5~19_combout ),
	.dataf(!\LessThan5~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~20 .extended_lut = "off";
defparam \LessThan5~20 .lut_mask = 64'h0000000100030003;
defparam \LessThan5~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N21
cyclonev_lcell_comb \LessThan5~15 (
// Equation(s):
// \LessThan5~15_combout  = ( \regval1_ID[16]~DUPLICATE_q  & ( (\regval2_ID[17]~DUPLICATE_q  & !regval1_ID[17]) ) ) # ( !\regval1_ID[16]~DUPLICATE_q  & ( (!\regval2_ID[17]~DUPLICATE_q  & (!regval1_ID[17] & regval2_ID[16])) # (\regval2_ID[17]~DUPLICATE_q  & 
// ((!regval1_ID[17]) # (regval2_ID[16]))) ) )

	.dataa(!\regval2_ID[17]~DUPLICATE_q ),
	.datab(!regval1_ID[17]),
	.datac(gnd),
	.datad(!regval2_ID[16]),
	.datae(gnd),
	.dataf(!\regval1_ID[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~15 .extended_lut = "off";
defparam \LessThan5~15 .lut_mask = 64'h44DD44DD44444444;
defparam \LessThan5~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \LessThan5~14 (
// Equation(s):
// \LessThan5~14_combout  = ( regval2_ID[19] & ( (!regval1_ID[19]) # ((!regval1_ID[18] & regval2_ID[18])) ) ) # ( !regval2_ID[19] & ( (!regval1_ID[19] & (!regval1_ID[18] & regval2_ID[18])) ) )

	.dataa(!regval1_ID[19]),
	.datab(!regval1_ID[18]),
	.datac(gnd),
	.datad(!regval2_ID[18]),
	.datae(gnd),
	.dataf(!regval2_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~14 .extended_lut = "off";
defparam \LessThan5~14 .lut_mask = 64'h00880088AAEEAAEE;
defparam \LessThan5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N9
cyclonev_lcell_comb \LessThan5~16 (
// Equation(s):
// \LessThan5~16_combout  = ( regval2_ID[20] & ( (!regval1_ID[20] & ((!regval1_ID[21]) # (regval2_ID[21]))) # (regval1_ID[20] & (regval2_ID[21] & !regval1_ID[21])) ) ) # ( !regval2_ID[20] & ( (regval2_ID[21] & !regval1_ID[21]) ) )

	.dataa(!regval1_ID[20]),
	.datab(!regval2_ID[21]),
	.datac(gnd),
	.datad(!regval1_ID[21]),
	.datae(gnd),
	.dataf(!regval2_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~16 .extended_lut = "off";
defparam \LessThan5~16 .lut_mask = 64'h33003300BB22BB22;
defparam \LessThan5~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \LessThan5~17 (
// Equation(s):
// \LessThan5~17_combout  = ( !\LessThan5~16_combout  & ( (!\LessThan5~1_combout ) # ((!\LessThan5~14_combout  & ((!\LessThan5~2_combout ) # (!\LessThan5~15_combout )))) ) )

	.dataa(!\LessThan5~1_combout ),
	.datab(!\LessThan5~2_combout ),
	.datac(!\LessThan5~15_combout ),
	.datad(!\LessThan5~14_combout ),
	.datae(gnd),
	.dataf(!\LessThan5~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~17 .extended_lut = "off";
defparam \LessThan5~17 .lut_mask = 64'hFEAAFEAA00000000;
defparam \LessThan5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N24
cyclonev_lcell_comb \LessThan5~13 (
// Equation(s):
// \LessThan5~13_combout  = ( regval2_ID[8] & ( (!regval1_ID[8] & ((!regval1_ID[9]) # (regval2_ID[9]))) # (regval1_ID[8] & (regval2_ID[9] & !regval1_ID[9])) ) ) # ( !regval2_ID[8] & ( (regval2_ID[9] & !regval1_ID[9]) ) )

	.dataa(gnd),
	.datab(!regval1_ID[8]),
	.datac(!regval2_ID[9]),
	.datad(!regval1_ID[9]),
	.datae(gnd),
	.dataf(!regval2_ID[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~13 .extended_lut = "off";
defparam \LessThan5~13 .lut_mask = 64'h0F000F00CF0CCF0C;
defparam \LessThan5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N39
cyclonev_lcell_comb \LessThan5~11 (
// Equation(s):
// \LessThan5~11_combout  = ( \LessThan5~3_combout  & ( (\LessThan5~1_combout  & (\LessThan5~2_combout  & (\LessThan5~5_combout  & \LessThan5~4_combout ))) ) )

	.dataa(!\LessThan5~1_combout ),
	.datab(!\LessThan5~2_combout ),
	.datac(!\LessThan5~5_combout ),
	.datad(!\LessThan5~4_combout ),
	.datae(gnd),
	.dataf(!\LessThan5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~11 .extended_lut = "off";
defparam \LessThan5~11 .lut_mask = 64'h0000000000010001;
defparam \LessThan5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \LessThan5~21 (
// Equation(s):
// \LessThan5~21_combout  = ( \Equal15~2_combout  & ( \LessThan5~11_combout  & ( (!\LessThan5~12_combout  & (!\LessThan5~20_combout  & (\LessThan5~17_combout  & !\LessThan5~13_combout ))) ) ) ) # ( !\Equal15~2_combout  & ( \LessThan5~11_combout  & ( 
// (!\LessThan5~12_combout  & (!\LessThan5~20_combout  & \LessThan5~17_combout )) ) ) ) # ( \Equal15~2_combout  & ( !\LessThan5~11_combout  & ( (!\LessThan5~20_combout  & \LessThan5~17_combout ) ) ) ) # ( !\Equal15~2_combout  & ( !\LessThan5~11_combout  & ( 
// (!\LessThan5~20_combout  & \LessThan5~17_combout ) ) ) )

	.dataa(!\LessThan5~12_combout ),
	.datab(!\LessThan5~20_combout ),
	.datac(!\LessThan5~17_combout ),
	.datad(!\LessThan5~13_combout ),
	.datae(!\Equal15~2_combout ),
	.dataf(!\LessThan5~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~21 .extended_lut = "off";
defparam \LessThan5~21 .lut_mask = 64'h0C0C0C0C08080800;
defparam \LessThan5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N42
cyclonev_lcell_comb \LessThan5~8 (
// Equation(s):
// \LessThan5~8_combout  = ( regval2_ID[3] & ( (!regval1_ID[3]) # ((!regval1_ID[2] & regval2_ID[2])) ) ) # ( !regval2_ID[3] & ( (!regval1_ID[2] & (regval2_ID[2] & !regval1_ID[3])) ) )

	.dataa(!regval1_ID[2]),
	.datab(gnd),
	.datac(!regval2_ID[2]),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~8 .extended_lut = "off";
defparam \LessThan5~8 .lut_mask = 64'h0A000A00FF0AFF0A;
defparam \LessThan5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N21
cyclonev_lcell_comb \LessThan5~9 (
// Equation(s):
// \LessThan5~9_combout  = ( \LessThan5~6_combout  & ( (\LessThan5~7_combout  & (\Equal15~3_combout  & (\LessThan5~8_combout  & \Equal15~4_combout ))) ) )

	.dataa(!\LessThan5~7_combout ),
	.datab(!\Equal15~3_combout ),
	.datac(!\LessThan5~8_combout ),
	.datad(!\Equal15~4_combout ),
	.datae(gnd),
	.dataf(!\LessThan5~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~9 .extended_lut = "off";
defparam \LessThan5~9 .lut_mask = 64'h0000000000010001;
defparam \LessThan5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y7_N54
cyclonev_lcell_comb \LessThan5~25 (
// Equation(s):
// \LessThan5~25_combout  = ( \LessThan5~9_combout  & ( \Equal15~1_combout  ) ) # ( !\LessThan5~9_combout  & ( \Equal15~1_combout  & ( ((!\LessThan5~21_combout ) # ((\LessThan5~10_combout  & \Equal15~6_combout ))) # (\LessThan5~24_combout ) ) ) )

	.dataa(!\LessThan5~24_combout ),
	.datab(!\LessThan5~10_combout ),
	.datac(!\Equal15~6_combout ),
	.datad(!\LessThan5~21_combout ),
	.datae(!\LessThan5~9_combout ),
	.dataf(!\Equal15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~25 .extended_lut = "off";
defparam \LessThan5~25 .lut_mask = 64'h00000000FF57FFFF;
defparam \LessThan5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( !op2_ID[0] & ( op2_ID[3] ) )

	.dataa(!op2_ID[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h5555555500000000;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( op2_ID[3] & ( (op2_ID[0] & (!regval2_ID[31] $ (regval1_ID[31]))) ) )

	.dataa(gnd),
	.datab(!regval2_ID[31]),
	.datac(!regval1_ID[31]),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h0000000000C300C3;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N39
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( op2_ID[3] & ( (regval1_ID[31] & (!regval2_ID[31] & op2_ID[0])) ) )

	.dataa(!regval1_ID[31]),
	.datab(gnd),
	.datac(!regval2_ID[31]),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!op2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h0000000000500050;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( regval2_ID[30] & ( regval2_ID[29] & ( (!\Selector32~3_combout  & ((!\Selector32~1_combout ) # ((regval1_ID[29] & regval1_ID[30])))) ) ) ) # ( !regval2_ID[30] & ( regval2_ID[29] & ( (!\Selector32~3_combout  & 
// ((!\Selector32~1_combout ) # ((regval1_ID[30]) # (regval1_ID[29])))) ) ) ) # ( regval2_ID[30] & ( !regval2_ID[29] & ( (!\Selector32~3_combout  & ((!\Selector32~1_combout ) # (regval1_ID[30]))) ) ) ) # ( !regval2_ID[30] & ( !regval2_ID[29] & ( 
// !\Selector32~3_combout  ) ) )

	.dataa(!\Selector32~1_combout ),
	.datab(!regval1_ID[29]),
	.datac(!regval1_ID[30]),
	.datad(!\Selector32~3_combout ),
	.datae(!regval2_ID[30]),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'hFF00AF00BF00AB00;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \Equal15~0 (
// Equation(s):
// \Equal15~0_combout  = ( \LessThan5~0_combout  & ( (!regval1_ID[24] & (!regval2_ID[24] & (!regval2_ID[25] $ (regval1_ID[25])))) # (regval1_ID[24] & (regval2_ID[24] & (!regval2_ID[25] $ (regval1_ID[25])))) ) )

	.dataa(!regval1_ID[24]),
	.datab(!regval2_ID[25]),
	.datac(!regval2_ID[24]),
	.datad(!regval1_ID[25]),
	.datae(gnd),
	.dataf(!\LessThan5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~0 .extended_lut = "off";
defparam \Equal15~0 .lut_mask = 64'h0000000084218421;
defparam \Equal15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N48
cyclonev_lcell_comb \LessThan5~26 (
// Equation(s):
// \LessThan5~26_combout  = ( regval2_ID[26] & ( regval1_ID[28] & ( (regval2_ID[28] & ((!regval1_ID[27] & ((!regval1_ID[26]) # (regval2_ID[27]))) # (regval1_ID[27] & (regval2_ID[27] & !regval1_ID[26])))) ) ) ) # ( !regval2_ID[26] & ( regval1_ID[28] & ( 
// (!regval1_ID[27] & (regval2_ID[28] & regval2_ID[27])) ) ) ) # ( regval2_ID[26] & ( !regval1_ID[28] & ( ((!regval1_ID[27] & ((!regval1_ID[26]) # (regval2_ID[27]))) # (regval1_ID[27] & (regval2_ID[27] & !regval1_ID[26]))) # (regval2_ID[28]) ) ) ) # ( 
// !regval2_ID[26] & ( !regval1_ID[28] & ( ((!regval1_ID[27] & regval2_ID[27])) # (regval2_ID[28]) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!regval2_ID[28]),
	.datac(!regval2_ID[27]),
	.datad(!regval1_ID[26]),
	.datae(!regval2_ID[26]),
	.dataf(!regval1_ID[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~26 .extended_lut = "off";
defparam \LessThan5~26 .lut_mask = 64'h3B3BBF3B02022302;
defparam \LessThan5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \LessThan5~27 (
// Equation(s):
// \LessThan5~27_combout  = ( regval2_ID[25] & ( regval2_ID[24] & ( (!\LessThan5~26_combout  & ((!\LessThan5~0_combout ) # ((regval1_ID[25] & regval1_ID[24])))) ) ) ) # ( !regval2_ID[25] & ( regval2_ID[24] & ( (!\LessThan5~26_combout  & 
// ((!\LessThan5~0_combout ) # ((regval1_ID[24]) # (regval1_ID[25])))) ) ) ) # ( regval2_ID[25] & ( !regval2_ID[24] & ( (!\LessThan5~26_combout  & ((!\LessThan5~0_combout ) # (regval1_ID[25]))) ) ) ) # ( !regval2_ID[25] & ( !regval2_ID[24] & ( 
// !\LessThan5~26_combout  ) ) )

	.dataa(!\LessThan5~26_combout ),
	.datab(!\LessThan5~0_combout ),
	.datac(!regval1_ID[25]),
	.datad(!regval1_ID[24]),
	.datae(!regval2_ID[25]),
	.dataf(!regval2_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~27 .extended_lut = "off";
defparam \LessThan5~27 .lut_mask = 64'hAAAA8A8A8AAA888A;
defparam \LessThan5~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \LessThan5~28 (
// Equation(s):
// \LessThan5~28_combout  = ( regval2_ID[23] & ( \LessThan5~27_combout  & ( (!\Equal15~0_combout ) # ((regval1_ID[23] & ((!\regval2_ID[22]~DUPLICATE_q ) # (regval1_ID[22])))) ) ) ) # ( !regval2_ID[23] & ( \LessThan5~27_combout  & ( 
// (((!\regval2_ID[22]~DUPLICATE_q ) # (!\Equal15~0_combout )) # (regval1_ID[23])) # (regval1_ID[22]) ) ) )

	.dataa(!regval1_ID[22]),
	.datab(!regval1_ID[23]),
	.datac(!\regval2_ID[22]~DUPLICATE_q ),
	.datad(!\Equal15~0_combout ),
	.datae(!regval2_ID[23]),
	.dataf(!\LessThan5~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~28 .extended_lut = "off";
defparam \LessThan5~28 .lut_mask = 64'h00000000FFF7FF31;
defparam \LessThan5~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( !\aluout_EX_r~120_combout  & ( (\Selector32~1_combout  & !\aluout_EX_r~126_combout ) ) )

	.dataa(!\Selector32~1_combout ),
	.datab(gnd),
	.datac(!\aluout_EX_r~126_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r~120_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h5050000050500000;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( \LessThan5~28_combout  & ( \Selector32~2_combout  & ( ((!\Selector32~4_combout ) # ((\Selector32~0_combout  & \Equal15~7_combout ))) # (\LessThan5~25_combout ) ) ) ) # ( !\LessThan5~28_combout  & ( \Selector32~2_combout  ) ) # ( 
// \LessThan5~28_combout  & ( !\Selector32~2_combout  & ( (!\Selector32~4_combout ) # ((\Selector32~0_combout  & \Equal15~7_combout )) ) ) ) # ( !\LessThan5~28_combout  & ( !\Selector32~2_combout  & ( (!\Selector32~4_combout ) # ((\Selector32~0_combout  & 
// \Equal15~7_combout )) ) ) )

	.dataa(!\LessThan5~25_combout ),
	.datab(!\Selector32~0_combout ),
	.datac(!\Equal15~7_combout ),
	.datad(!\Selector32~4_combout ),
	.datae(!\LessThan5~28_combout ),
	.dataf(!\Selector32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "off";
defparam \Selector32~5 .lut_mask = 64'hFF03FF03FFFFFF57;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \Selector32~7 (
// Equation(s):
// \Selector32~7_combout  = ( !\op2_ID[5]~DUPLICATE_q  & ( (!\op2_ID[1]~DUPLICATE_q  & (((\Selector32~5_combout )))) # (\op2_ID[1]~DUPLICATE_q  & (op2_ID[3] & (((!op2_ID[0]))))) ) ) # ( \op2_ID[5]~DUPLICATE_q  & ( (!\op2_ID[1]~DUPLICATE_q  & 
// ((((\Selector32~6_combout ))))) # (\op2_ID[1]~DUPLICATE_q  & (((!op2_ID[0] & (!op2_ID[3] $ (!\Add1~49_sumout )))))) ) )

	.dataa(!op2_ID[3]),
	.datab(!\op2_ID[1]~DUPLICATE_q ),
	.datac(!\Add1~49_sumout ),
	.datad(!\Selector32~6_combout ),
	.datae(!\op2_ID[5]~DUPLICATE_q ),
	.dataf(!op2_ID[0]),
	.datag(!\Selector32~5_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~7 .extended_lut = "on";
defparam \Selector32~7 .lut_mask = 64'h1D1D12DE0C0C00CC;
defparam \Selector32~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \aluout_EX_r[0]~156 (
// Equation(s):
// \aluout_EX_r[0]~156_combout  = ( immval_ID[0] & ( (!\aluout_EX_r[2]~0_combout  & (\always4~0_combout  & ((\Add3~125_sumout )))) # (\aluout_EX_r[2]~0_combout  & (((\always4~0_combout  & \Add3~125_sumout )) # (regval1_ID[0]))) ) ) # ( !immval_ID[0] & ( 
// (\always4~0_combout  & \Add3~125_sumout ) ) )

	.dataa(!\aluout_EX_r[2]~0_combout ),
	.datab(!\always4~0_combout ),
	.datac(!regval1_ID[0]),
	.datad(!\Add3~125_sumout ),
	.datae(gnd),
	.dataf(!immval_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~156 .extended_lut = "off";
defparam \aluout_EX_r[0]~156 .lut_mask = 64'h0033003305370537;
defparam \aluout_EX_r[0]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \aluout_EX_r[0]~157 (
// Equation(s):
// \aluout_EX_r[0]~157_combout  = ( \aluout_EX_r[0]~156_combout  & ( (!\Equal14~0_combout ) # ((!op2_ID[4] & \Selector32~7_combout )) ) ) # ( !\aluout_EX_r[0]~156_combout  & ( (!op2_ID[4] & (\Equal14~0_combout  & \Selector32~7_combout )) ) )

	.dataa(gnd),
	.datab(!op2_ID[4]),
	.datac(!\Equal14~0_combout ),
	.datad(!\Selector32~7_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[0]~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~157 .extended_lut = "off";
defparam \aluout_EX_r[0]~157 .lut_mask = 64'h000C000CF0FCF0FC;
defparam \aluout_EX_r[0]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N16
dffeas \aluout_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[0]~157_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[0] .is_wysiwyg = "true";
defparam \aluout_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N32
dffeas \aluout_EX[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[18]~109_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[18]~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[18] .is_wysiwyg = "true";
defparam \aluout_EX[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \Equal22~5 (
// Equation(s):
// \Equal22~5_combout  = ( !aluout_EX[0] & ( aluout_EX[18] & ( (!aluout_EX[1] & (\aluout_EX[19]~DUPLICATE_q  & (aluout_EX[13] & aluout_EX[12]))) ) ) )

	.dataa(!aluout_EX[1]),
	.datab(!\aluout_EX[19]~DUPLICATE_q ),
	.datac(!aluout_EX[13]),
	.datad(!aluout_EX[12]),
	.datae(!aluout_EX[0]),
	.dataf(!aluout_EX[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal22~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal22~5 .extended_lut = "off";
defparam \Equal22~5 .lut_mask = 64'h0000000000020000;
defparam \Equal22~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N54
cyclonev_lcell_comb \Equal22~6 (
// Equation(s):
// \Equal22~6_combout  = ( \Equal22~5_combout  & ( \dmem~33_combout  & ( (\Equal22~1_combout  & (\dmem~34_combout  & (\Equal22~0_combout  & \Equal22~2_combout ))) ) ) )

	.dataa(!\Equal22~1_combout ),
	.datab(!\dmem~34_combout ),
	.datac(!\Equal22~0_combout ),
	.datad(!\Equal22~2_combout ),
	.datae(!\Equal22~5_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal22~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal22~6 .extended_lut = "off";
defparam \Equal22~6 .lut_mask = 64'h0000000000000001;
defparam \Equal22~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N22
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \rd_val_MEM_w[0]~66 (
// Equation(s):
// \rd_val_MEM_w[0]~66_combout  = ( \dmem~40_combout  & ( dmem_rtl_0_bypass[30] & ( (!\dmem~37_combout ) # ((!\dmem~39_combout ) # ((!\dmem~36_combout ) # (!\dmem~38_combout ))) ) ) ) # ( !\dmem~40_combout  & ( dmem_rtl_0_bypass[30] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~39_combout ),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~38_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!dmem_rtl_0_bypass[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~66 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~66 .lut_mask = 64'h00000000FFFFFFFE;
defparam \rd_val_MEM_w[0]~66 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[0]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000038";
// synopsys translate_on

// Location: FF_X26_Y7_N26
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~138_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[0]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],\aluout_EX[12]~DUPLICATE_q ,aluout_EX[11],aluout_EX[10],aluout_EX[9],\aluout_EX[8]~DUPLICATE_q ,aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~143_combout ,\aluout_EX_r[13]~148_combout ,\aluout_EX_r[12]~153_combout ,\aluout_EX_r[11]~18_combout ,\aluout_EX_r[10]~23_combout ,\aluout_EX_r[9]~28_combout ,\aluout_EX_r[8]~33_combout ,\aluout_EX_r[7]~13_combout ,\aluout_EX_r[6]~38_combout ,
\aluout_EX_r[5]~8_combout ,\aluout_EX_r[4]~43_combout ,\aluout_EX_r[3]~49_combout ,\aluout_EX_r[2]~55_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \rd_val_MEM_w[0]~65 (
// Equation(s):
// \rd_val_MEM_w[0]~65_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\dmem~0_q  & (((\dmem~1_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\dmem~0_q  & (((\dmem~1_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~1_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~65 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~65 .lut_mask = 64'h10DC10DC13DF13DF;
defparam \rd_val_MEM_w[0]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \rd_val_MEM_w[0]~67 (
// Equation(s):
// \rd_val_MEM_w[0]~67_combout  = ( \rd_val_MEM_w[0]~66_combout  & ( \rd_val_MEM_w[0]~65_combout  & ( (!\Equal22~6_combout ) # ((!\KEY[0]~input_o ) # (!\Equal22~7_combout )) ) ) ) # ( !\rd_val_MEM_w[0]~66_combout  & ( \rd_val_MEM_w[0]~65_combout  & ( 
// (!\Equal22~6_combout  & (dmem_rtl_0_bypass[29])) # (\Equal22~6_combout  & ((!\Equal22~7_combout  & (dmem_rtl_0_bypass[29])) # (\Equal22~7_combout  & ((!\KEY[0]~input_o ))))) ) ) ) # ( \rd_val_MEM_w[0]~66_combout  & ( !\rd_val_MEM_w[0]~65_combout  & ( 
// (\Equal22~6_combout  & (!\KEY[0]~input_o  & \Equal22~7_combout )) ) ) ) # ( !\rd_val_MEM_w[0]~66_combout  & ( !\rd_val_MEM_w[0]~65_combout  & ( (!\Equal22~6_combout  & (dmem_rtl_0_bypass[29])) # (\Equal22~6_combout  & ((!\Equal22~7_combout  & 
// (dmem_rtl_0_bypass[29])) # (\Equal22~7_combout  & ((!\KEY[0]~input_o ))))) ) ) )

	.dataa(!dmem_rtl_0_bypass[29]),
	.datab(!\Equal22~6_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\Equal22~7_combout ),
	.datae(!\rd_val_MEM_w[0]~66_combout ),
	.dataf(!\rd_val_MEM_w[0]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~67 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~67 .lut_mask = 64'h557400305574FFFC;
defparam \rd_val_MEM_w[0]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N43
dffeas \regval_MEM[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[0]~67_combout ),
	.asdata(aluout_EX[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[0] .is_wysiwyg = "true";
defparam \regval_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N49
dffeas \regs[8][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N23
dffeas \regs[13][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N52
dffeas \regs[5][0] (
	.clk(!\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y6_N30
cyclonev_lcell_comb \regval2_ID~31 (
// Equation(s):
// \regval2_ID~31_combout  = ( \regs[5][0]~q  & ( \regs[0][0]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & (\regs[8][0]~q )) # (inst_FE[2] & ((\regs[13][0]~q )))) ) ) ) # ( !\regs[5][0]~q  & ( \regs[0][0]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[8][0]~q ))) 
// # (inst_FE[2] & (((\regs[13][0]~q  & inst_FE[3])))) ) ) ) # ( \regs[5][0]~q  & ( !\regs[0][0]~q  & ( (!inst_FE[2] & (\regs[8][0]~q  & ((inst_FE[3])))) # (inst_FE[2] & (((!inst_FE[3]) # (\regs[13][0]~q )))) ) ) ) # ( !\regs[5][0]~q  & ( !\regs[0][0]~q  & ( 
// (inst_FE[3] & ((!inst_FE[2] & (\regs[8][0]~q )) # (inst_FE[2] & ((\regs[13][0]~q ))))) ) ) )

	.dataa(!\regs[8][0]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[13][0]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[5][0]~q ),
	.dataf(!\regs[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~31 .extended_lut = "off";
defparam \regval2_ID~31 .lut_mask = 64'h00473347CC47FF47;
defparam \regval2_ID~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N31
dffeas \regval2_ID[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\always2~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N20
dffeas \regval2_EX[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[0]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[0] .is_wysiwyg = "true";
defparam \regval2_EX[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N33
cyclonev_lcell_comb \HEX_out[0]~2 (
// Equation(s):
// \HEX_out[0]~2_combout  = ( !regval2_EX[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[0]~2 .extended_lut = "off";
defparam \HEX_out[0]~2 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEX_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \Equal22~3 (
// Equation(s):
// \Equal22~3_combout  = ( \aluout_EX[12]~DUPLICATE_q  & ( (!aluout_EX[0] & (aluout_EX[13] & !aluout_EX[1])) ) )

	.dataa(!aluout_EX[0]),
	.datab(gnd),
	.datac(!aluout_EX[13]),
	.datad(!aluout_EX[1]),
	.datae(gnd),
	.dataf(!\aluout_EX[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal22~3 .extended_lut = "off";
defparam \Equal22~3 .lut_mask = 64'h000000000A000A00;
defparam \Equal22~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \Equal22~4 (
// Equation(s):
// \Equal22~4_combout  = ( aluout_EX[18] & ( (\aluout_EX[19]~DUPLICATE_q  & (\Equal22~2_combout  & \Equal22~3_combout )) ) )

	.dataa(gnd),
	.datab(!\aluout_EX[19]~DUPLICATE_q ),
	.datac(!\Equal22~2_combout ),
	.datad(!\Equal22~3_combout ),
	.datae(gnd),
	.dataf(!aluout_EX[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal22~4 .extended_lut = "off";
defparam \Equal22~4 .lut_mask = 64'h0000000000030003;
defparam \Equal22~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N15
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( \dmem~33_combout  & ( \dmem~34_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'h000000000F0F0F0F;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N18
cyclonev_lcell_comb \always9~1 (
// Equation(s):
// \always9~1_combout  = ( \dmem~35_combout  & ( (\Equal22~0_combout  & (\Equal22~4_combout  & (\Equal22~1_combout  & \always9~0_combout ))) ) )

	.dataa(!\Equal22~0_combout ),
	.datab(!\Equal22~4_combout ),
	.datac(!\Equal22~1_combout ),
	.datad(!\always9~0_combout ),
	.datae(gnd),
	.dataf(!\dmem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~1 .extended_lut = "off";
defparam \always9~1 .lut_mask = 64'h0000000000010001;
defparam \always9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N35
dffeas \HEX_out[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[0]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[0] .is_wysiwyg = "true";
defparam \HEX_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N25
dffeas \HEX_out[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[1] .is_wysiwyg = "true";
defparam \HEX_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y8_N57
cyclonev_lcell_comb \HEX_out[3]~0 (
// Equation(s):
// \HEX_out[3]~0_combout  = !regval2_EX[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[3]~0 .extended_lut = "off";
defparam \HEX_out[3]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N27
cyclonev_lcell_comb \HEX_out[3]~feeder (
// Equation(s):
// \HEX_out[3]~feeder_combout  = ( \HEX_out[3]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_out[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[3]~feeder .extended_lut = "off";
defparam \HEX_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HEX_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N29
dffeas \HEX_out[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[3] .is_wysiwyg = "true";
defparam \HEX_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \HEX_out[2]~1 (
// Equation(s):
// \HEX_out[2]~1_combout  = !regval2_EX[2]

	.dataa(gnd),
	.datab(!regval2_EX[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[2]~1 .extended_lut = "off";
defparam \HEX_out[2]~1 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \HEX_out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N32
dffeas \HEX_out[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[2]~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[2] .is_wysiwyg = "true";
defparam \HEX_out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N39
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( HEX_out[2] & ( (!HEX_out[0] & (!HEX_out[1] $ (!HEX_out[3]))) ) ) # ( !HEX_out[2] & ( (!HEX_out[1] & (!HEX_out[0] $ (HEX_out[3]))) ) )

	.dataa(!HEX_out[0]),
	.datab(!HEX_out[1]),
	.datac(gnd),
	.datad(!HEX_out[3]),
	.datae(gnd),
	.dataf(!HEX_out[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h8844884422882288;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N26
dffeas \HEX_out[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEX_out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \HEX_out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N0
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( HEX_out[0] & ( (!HEX_out[2] & ((!HEX_out[3]) # (\HEX_out[1]~DUPLICATE_q ))) ) ) # ( !HEX_out[0] & ( (!\HEX_out[1]~DUPLICATE_q  & (!HEX_out[2] & HEX_out[3])) # (\HEX_out[1]~DUPLICATE_q  & ((!HEX_out[3]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[2]),
	.datac(!\HEX_out[1]~DUPLICATE_q ),
	.datad(!HEX_out[3]),
	.datae(gnd),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h0FC00FC0CC0CCC0C;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N33
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = (!HEX_out[3] & (!HEX_out[2] & ((HEX_out[0]) # (HEX_out[1])))) # (HEX_out[3] & (HEX_out[1] & (HEX_out[2] & HEX_out[0])))

	.dataa(!HEX_out[3]),
	.datab(!HEX_out[1]),
	.datac(!HEX_out[2]),
	.datad(!HEX_out[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h20A120A120A120A1;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N42
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( HEX_out[3] & ( HEX_out[0] & ( (!HEX_out[2] & !\HEX_out[1]~DUPLICATE_q ) ) ) ) # ( !HEX_out[3] & ( HEX_out[0] & ( (HEX_out[2] & \HEX_out[1]~DUPLICATE_q ) ) ) ) # ( HEX_out[3] & ( !HEX_out[0] & ( !HEX_out[2] $ 
// (!\HEX_out[1]~DUPLICATE_q ) ) ) ) # ( !HEX_out[3] & ( !HEX_out[0] & ( (!HEX_out[2] & \HEX_out[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[2]),
	.datac(!\HEX_out[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!HEX_out[3]),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h0C0C3C3C0303C0C0;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N18
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( HEX_out[0] & ( (!HEX_out[2] & (!\HEX_out[1]~DUPLICATE_q  & HEX_out[3])) ) ) # ( !HEX_out[0] & ( ((HEX_out[2] & !\HEX_out[1]~DUPLICATE_q )) # (HEX_out[3]) ) )

	.dataa(gnd),
	.datab(!HEX_out[2]),
	.datac(!\HEX_out[1]~DUPLICATE_q ),
	.datad(!HEX_out[3]),
	.datae(gnd),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h30FF30FF00C000C0;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N36
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( HEX_out[2] & ( (HEX_out[3] & ((!HEX_out[0]) # (HEX_out[1]))) ) ) # ( !HEX_out[2] & ( (!HEX_out[0] & (!HEX_out[1] $ (HEX_out[3]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[1]),
	.datac(!HEX_out[0]),
	.datad(!HEX_out[3]),
	.datae(gnd),
	.dataf(!HEX_out[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'hC030C03000F300F3;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N30
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( HEX_out[0] & ( (!HEX_out[3] $ (!HEX_out[2])) # (HEX_out[1]) ) ) # ( !HEX_out[0] & ( (!HEX_out[3]) # (!HEX_out[1] $ (HEX_out[2])) ) )

	.dataa(!HEX_out[3]),
	.datab(!HEX_out[1]),
	.datac(gnd),
	.datad(!HEX_out[2]),
	.datae(gnd),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'hEEBBEEBB77BB77BB;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N0
cyclonev_lcell_comb \HEX_out[7]~3 (
// Equation(s):
// \HEX_out[7]~3_combout  = ( !regval2_EX[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[7]~3 .extended_lut = "off";
defparam \HEX_out[7]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N2
dffeas \HEX_out[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[7]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[7] .is_wysiwyg = "true";
defparam \HEX_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N47
dffeas \HEX_out[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[6] .is_wysiwyg = "true";
defparam \HEX_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N20
dffeas \HEX_out[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[4] .is_wysiwyg = "true";
defparam \HEX_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N39
cyclonev_lcell_comb \HEX_out[5]~4 (
// Equation(s):
// \HEX_out[5]~4_combout  = ( !regval2_EX[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[5]~4 .extended_lut = "off";
defparam \HEX_out[5]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N41
dffeas \HEX_out[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[5]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[5] .is_wysiwyg = "true";
defparam \HEX_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N18
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( HEX_out[5] & ( (!HEX_out[7] & (HEX_out[6] & HEX_out[4])) # (HEX_out[7] & (!HEX_out[6] $ (!HEX_out[4]))) ) ) # ( !HEX_out[5] & ( (!HEX_out[7] & (!HEX_out[6] & HEX_out[4])) ) )

	.dataa(!HEX_out[7]),
	.datab(!HEX_out[6]),
	.datac(gnd),
	.datad(!HEX_out[4]),
	.datae(gnd),
	.dataf(!HEX_out[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h0088008811661166;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N57
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( HEX_out[4] & ( (!HEX_out[7] & (!HEX_out[5])) # (HEX_out[7] & (HEX_out[5] & HEX_out[6])) ) ) # ( !HEX_out[4] & ( (HEX_out[6] & ((!HEX_out[7]) # (!HEX_out[5]))) ) )

	.dataa(!HEX_out[7]),
	.datab(gnd),
	.datac(!HEX_out[5]),
	.datad(!HEX_out[6]),
	.datae(gnd),
	.dataf(!HEX_out[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h00FA00FAA0A5A0A5;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N21
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( HEX_out[4] & ( (!HEX_out[7] & (!HEX_out[5] & HEX_out[6])) ) ) # ( !HEX_out[4] & ( (!HEX_out[7] & ((HEX_out[6]))) # (HEX_out[7] & (!HEX_out[5] & !HEX_out[6])) ) )

	.dataa(!HEX_out[7]),
	.datab(gnd),
	.datac(!HEX_out[5]),
	.datad(!HEX_out[6]),
	.datae(gnd),
	.dataf(!HEX_out[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h50AA50AA00A000A0;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N33
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( HEX_out[6] & ( HEX_out[4] & ( !HEX_out[5] ) ) ) # ( !HEX_out[6] & ( HEX_out[4] & ( (HEX_out[7] & HEX_out[5]) ) ) ) # ( HEX_out[6] & ( !HEX_out[4] & ( (HEX_out[7] & HEX_out[5]) ) ) ) # ( !HEX_out[6] & ( !HEX_out[4] & ( (!HEX_out[7] 
// & !HEX_out[5]) ) ) )

	.dataa(!HEX_out[7]),
	.datab(gnd),
	.datac(!HEX_out[5]),
	.datad(gnd),
	.datae(!HEX_out[6]),
	.dataf(!HEX_out[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'hA0A005050505F0F0;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N45
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( HEX_out[4] & ( ((HEX_out[5] & !HEX_out[6])) # (HEX_out[7]) ) ) # ( !HEX_out[4] & ( (HEX_out[7] & (HEX_out[5] & HEX_out[6])) ) )

	.dataa(!HEX_out[7]),
	.datab(gnd),
	.datac(!HEX_out[5]),
	.datad(!HEX_out[6]),
	.datae(gnd),
	.dataf(!HEX_out[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h000500055F555F55;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N36
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( HEX_out[5] & ( (HEX_out[4] & (!HEX_out[7] $ (!HEX_out[6]))) ) ) # ( !HEX_out[5] & ( (HEX_out[7] & ((!HEX_out[6]) # (HEX_out[4]))) ) )

	.dataa(!HEX_out[7]),
	.datab(gnd),
	.datac(!HEX_out[4]),
	.datad(!HEX_out[6]),
	.datae(gnd),
	.dataf(!HEX_out[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h55055505050A050A;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N3
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( HEX_out[4] & ( (!HEX_out[7]) # (!HEX_out[5] $ (HEX_out[6])) ) ) # ( !HEX_out[4] & ( (!HEX_out[5]) # (!HEX_out[7] $ (HEX_out[6])) ) )

	.dataa(!HEX_out[7]),
	.datab(!HEX_out[5]),
	.datac(!HEX_out[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'hEDEDEDEDEBEBEBEB;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N6
cyclonev_lcell_comb \HEX_out[11]~6 (
// Equation(s):
// \HEX_out[11]~6_combout  = ( !regval2_EX[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[11]~6 .extended_lut = "off";
defparam \HEX_out[11]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N8
dffeas \HEX_out[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[11]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[11] .is_wysiwyg = "true";
defparam \HEX_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N9
cyclonev_lcell_comb \HEX_out[10]~5 (
// Equation(s):
// \HEX_out[10]~5_combout  = ( !regval2_EX[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[10]~5 .extended_lut = "off";
defparam \HEX_out[10]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N11
dffeas \HEX_out[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[10]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[10] .is_wysiwyg = "true";
defparam \HEX_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N54
cyclonev_lcell_comb \HEX_out[9]~7 (
// Equation(s):
// \HEX_out[9]~7_combout  = !regval2_EX[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[9]~7 .extended_lut = "off";
defparam \HEX_out[9]~7 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N56
dffeas \HEX_out[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[9]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEX_out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \HEX_out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N17
dffeas \HEX_out[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[8] .is_wysiwyg = "true";
defparam \HEX_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N12
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( HEX_out[8] & ( (!HEX_out[11] & (!HEX_out[10] $ (!\HEX_out[9]~DUPLICATE_q ))) # (HEX_out[11] & (HEX_out[10] & \HEX_out[9]~DUPLICATE_q )) ) ) # ( !HEX_out[8] & ( (HEX_out[11] & (!HEX_out[10] & \HEX_out[9]~DUPLICATE_q )) ) )

	.dataa(!HEX_out[11]),
	.datab(!HEX_out[10]),
	.datac(!\HEX_out[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h0404040429292929;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N55
dffeas \HEX_out[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[9]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[9] .is_wysiwyg = "true";
defparam \HEX_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N15
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( HEX_out[10] & ( (!HEX_out[11] & (!HEX_out[9] & HEX_out[8])) ) ) # ( !HEX_out[10] & ( (!HEX_out[11] & ((!HEX_out[9]) # (!HEX_out[8]))) # (HEX_out[11] & (!HEX_out[9] $ (HEX_out[8]))) ) )

	.dataa(!HEX_out[11]),
	.datab(gnd),
	.datac(!HEX_out[9]),
	.datad(!HEX_out[8]),
	.datae(gnd),
	.dataf(!HEX_out[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'hFAA5FAA500A000A0;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N48
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( HEX_out[8] & ( ((\HEX_out[9]~DUPLICATE_q ) # (HEX_out[10])) # (HEX_out[11]) ) ) # ( !HEX_out[8] & ( (!HEX_out[11] & (HEX_out[10])) # (HEX_out[11] & ((!HEX_out[10]) # (\HEX_out[9]~DUPLICATE_q ))) ) )

	.dataa(!HEX_out[11]),
	.datab(!HEX_out[10]),
	.datac(!\HEX_out[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h676767677F7F7F7F;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N51
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( HEX_out[8] & ( (!HEX_out[10] & ((!\HEX_out[9]~DUPLICATE_q ))) # (HEX_out[10] & (HEX_out[11] & \HEX_out[9]~DUPLICATE_q )) ) ) # ( !HEX_out[8] & ( (!HEX_out[11] & (HEX_out[10] & !\HEX_out[9]~DUPLICATE_q )) # (HEX_out[11] & 
// (!HEX_out[10] & \HEX_out[9]~DUPLICATE_q )) ) )

	.dataa(!HEX_out[11]),
	.datab(!HEX_out[10]),
	.datac(gnd),
	.datad(!\HEX_out[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h22442244CC11CC11;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N24
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( HEX_out[8] & ( ((HEX_out[10] & \HEX_out[9]~DUPLICATE_q )) # (HEX_out[11]) ) ) # ( !HEX_out[8] & ( (HEX_out[11] & (!HEX_out[10] & \HEX_out[9]~DUPLICATE_q )) ) )

	.dataa(!HEX_out[11]),
	.datab(!HEX_out[10]),
	.datac(!\HEX_out[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h0404040457575757;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N27
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( HEX_out[8] & ( !HEX_out[11] $ (((!HEX_out[9]) # (HEX_out[10]))) ) ) # ( !HEX_out[8] & ( (HEX_out[11] & (HEX_out[10] & !HEX_out[9])) ) )

	.dataa(!HEX_out[11]),
	.datab(!HEX_out[10]),
	.datac(!HEX_out[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h1010101059595959;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N42
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( HEX_out[8] & ( (!HEX_out[11]) # (!HEX_out[10] $ (!\HEX_out[9]~DUPLICATE_q )) ) ) # ( !HEX_out[8] & ( (!\HEX_out[9]~DUPLICATE_q ) # (!HEX_out[10] $ (!HEX_out[11])) ) )

	.dataa(gnd),
	.datab(!HEX_out[10]),
	.datac(!HEX_out[11]),
	.datad(!\HEX_out[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'hFF3CFF3CF3FCF3FC;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N3
cyclonev_lcell_comb \HEX_out[15]~8 (
// Equation(s):
// \HEX_out[15]~8_combout  = !regval2_EX[15]

	.dataa(!regval2_EX[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[15]~8 .extended_lut = "off";
defparam \HEX_out[15]~8 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \HEX_out[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N5
dffeas \HEX_out[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[15]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEX_out[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[15]~DUPLICATE .is_wysiwyg = "true";
defparam \HEX_out[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N42
cyclonev_lcell_comb \HEX_out[14]~9 (
// Equation(s):
// \HEX_out[14]~9_combout  = !regval2_EX[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[14]~9 .extended_lut = "off";
defparam \HEX_out[14]~9 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N44
dffeas \HEX_out[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[14]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[14] .is_wysiwyg = "true";
defparam \HEX_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \HEX_out[12]~10 (
// Equation(s):
// \HEX_out[12]~10_combout  = ( !regval2_EX[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[12]~10 .extended_lut = "off";
defparam \HEX_out[12]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N47
dffeas \HEX_out[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[12]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[12] .is_wysiwyg = "true";
defparam \HEX_out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N38
dffeas \HEX_out[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[13] .is_wysiwyg = "true";
defparam \HEX_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N39
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = (!\HEX_out[15]~DUPLICATE_q  & (!HEX_out[12] & (!HEX_out[14] $ (HEX_out[13])))) # (\HEX_out[15]~DUPLICATE_q  & (!HEX_out[13] & (!HEX_out[14] $ (!HEX_out[12]))))

	.dataa(!\HEX_out[15]~DUPLICATE_q ),
	.datab(!HEX_out[14]),
	.datac(!HEX_out[12]),
	.datad(!HEX_out[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h9420942094209420;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N21
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = (!HEX_out[13] & (!HEX_out[14] & (!HEX_out[12] $ (!\HEX_out[15]~DUPLICATE_q )))) # (HEX_out[13] & ((!HEX_out[12] & ((!\HEX_out[15]~DUPLICATE_q ))) # (HEX_out[12] & (!HEX_out[14]))))

	.dataa(!HEX_out[13]),
	.datab(!HEX_out[14]),
	.datac(!HEX_out[12]),
	.datad(!\HEX_out[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h5C845C845C845C84;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N4
dffeas \HEX_out[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[15]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[15] .is_wysiwyg = "true";
defparam \HEX_out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N45
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( HEX_out[15] & ( (HEX_out[13] & (HEX_out[14] & HEX_out[12])) ) ) # ( !HEX_out[15] & ( (!HEX_out[14] & ((HEX_out[12]) # (HEX_out[13]))) ) )

	.dataa(!HEX_out[13]),
	.datab(gnd),
	.datac(!HEX_out[14]),
	.datad(!HEX_out[12]),
	.datae(gnd),
	.dataf(!HEX_out[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h50F050F000050005;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N18
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = (!HEX_out[13] & (\HEX_out[15]~DUPLICATE_q  & (!HEX_out[14] $ (!HEX_out[12])))) # (HEX_out[13] & ((!HEX_out[14] & ((!HEX_out[12]))) # (HEX_out[14] & (!\HEX_out[15]~DUPLICATE_q  & HEX_out[12]))))

	.dataa(!HEX_out[13]),
	.datab(!HEX_out[14]),
	.datac(!\HEX_out[15]~DUPLICATE_q ),
	.datad(!HEX_out[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h4618461846184618;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N57
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( HEX_out[15] & ( (!HEX_out[12]) # ((!HEX_out[13] & !HEX_out[14])) ) ) # ( !HEX_out[15] & ( (!HEX_out[13] & (HEX_out[14] & !HEX_out[12])) ) )

	.dataa(!HEX_out[13]),
	.datab(!HEX_out[14]),
	.datac(!HEX_out[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h20202020F8F8F8F8;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N36
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( HEX_out[12] & ( (\HEX_out[15]~DUPLICATE_q  & (HEX_out[14] & HEX_out[13])) ) ) # ( !HEX_out[12] & ( !\HEX_out[15]~DUPLICATE_q  $ (((HEX_out[13]) # (HEX_out[14]))) ) )

	.dataa(!\HEX_out[15]~DUPLICATE_q ),
	.datab(!HEX_out[14]),
	.datac(gnd),
	.datad(!HEX_out[13]),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'h9955995500110011;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N33
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = (!HEX_out[12] & ((!\HEX_out[15]~DUPLICATE_q ) # (!HEX_out[13] $ (HEX_out[14])))) # (HEX_out[12] & ((!HEX_out[14] $ (!\HEX_out[15]~DUPLICATE_q )) # (HEX_out[13])))

	.dataa(!HEX_out[13]),
	.datab(!HEX_out[12]),
	.datac(!HEX_out[14]),
	.datad(!\HEX_out[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'hDFB5DFB5DFB5DFB5;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N0
cyclonev_lcell_comb \HEX_out[18]~11 (
// Equation(s):
// \HEX_out[18]~11_combout  = !regval2_EX[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[18]~11 .extended_lut = "off";
defparam \HEX_out[18]~11 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N2
dffeas \HEX_out[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[18]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[18] .is_wysiwyg = "true";
defparam \HEX_out[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N8
dffeas \HEX_out[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[16] .is_wysiwyg = "true";
defparam \HEX_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N30
cyclonev_lcell_comb \HEX_out[17]~13 (
// Equation(s):
// \HEX_out[17]~13_combout  = ( !regval2_EX[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[17]~13 .extended_lut = "off";
defparam \HEX_out[17]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N31
dffeas \HEX_out[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[17]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEX_out[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[17]~DUPLICATE .is_wysiwyg = "true";
defparam \HEX_out[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N54
cyclonev_lcell_comb \HEX_out[19]~12 (
// Equation(s):
// \HEX_out[19]~12_combout  = !regval2_EX[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_EX[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[19]~12 .extended_lut = "off";
defparam \HEX_out[19]~12 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \HEX_out[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N11
dffeas \HEX_out[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[19]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[19] .is_wysiwyg = "true";
defparam \HEX_out[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N12
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( HEX_out[19] & ( (\HEX_out[17]~DUPLICATE_q  & (!HEX_out[18] $ (HEX_out[16]))) ) ) # ( !HEX_out[19] & ( (HEX_out[16] & (!HEX_out[18] $ (!\HEX_out[17]~DUPLICATE_q ))) ) )

	.dataa(!HEX_out[18]),
	.datab(!HEX_out[16]),
	.datac(!\HEX_out[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h1212121209090909;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N6
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( HEX_out[19] & ( (!HEX_out[18] & (!\HEX_out[17]~DUPLICATE_q  $ (HEX_out[16]))) ) ) # ( !HEX_out[19] & ( (!HEX_out[16] & (!HEX_out[18])) # (HEX_out[16] & ((!\HEX_out[17]~DUPLICATE_q ))) ) )

	.dataa(!HEX_out[18]),
	.datab(gnd),
	.datac(!\HEX_out[17]~DUPLICATE_q ),
	.datad(!HEX_out[16]),
	.datae(gnd),
	.dataf(!HEX_out[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'hAAF0AAF0A00AA00A;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N32
dffeas \HEX_out[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[17]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[17] .is_wysiwyg = "true";
defparam \HEX_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N9
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( HEX_out[16] & ( ((HEX_out[19]) # (HEX_out[17])) # (HEX_out[18]) ) ) # ( !HEX_out[16] & ( (!HEX_out[18] & ((HEX_out[19]))) # (HEX_out[18] & ((!HEX_out[19]) # (HEX_out[17]))) ) )

	.dataa(!HEX_out[18]),
	.datab(!HEX_out[17]),
	.datac(gnd),
	.datad(!HEX_out[19]),
	.datae(gnd),
	.dataf(!HEX_out[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'h55BB55BB77FF77FF;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N51
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( HEX_out[19] & ( (!\HEX_out[17]~DUPLICATE_q  & (HEX_out[16] & !HEX_out[18])) # (\HEX_out[17]~DUPLICATE_q  & (!HEX_out[16] $ (HEX_out[18]))) ) ) # ( !HEX_out[19] & ( (!\HEX_out[17]~DUPLICATE_q  & (!HEX_out[16] $ (!HEX_out[18]))) ) )

	.dataa(!\HEX_out[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!HEX_out[16]),
	.datad(!HEX_out[18]),
	.datae(gnd),
	.dataf(!HEX_out[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h0AA00AA05A055A05;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N27
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( HEX_out[18] & ( HEX_out[17] & ( HEX_out[16] ) ) ) # ( !HEX_out[18] & ( HEX_out[17] & ( HEX_out[19] ) ) ) # ( HEX_out[18] & ( !HEX_out[17] & ( (HEX_out[16] & HEX_out[19]) ) ) ) # ( !HEX_out[18] & ( !HEX_out[17] & ( (HEX_out[16] & 
// HEX_out[19]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[16]),
	.datac(!HEX_out[19]),
	.datad(gnd),
	.datae(!HEX_out[18]),
	.dataf(!HEX_out[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h030303030F0F3333;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N48
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( HEX_out[19] & ( (!\HEX_out[17]~DUPLICATE_q  & ((HEX_out[18]) # (HEX_out[16]))) # (\HEX_out[17]~DUPLICATE_q  & (HEX_out[16] & HEX_out[18])) ) ) # ( !HEX_out[19] & ( (\HEX_out[17]~DUPLICATE_q  & (HEX_out[16] & !HEX_out[18])) ) )

	.dataa(!\HEX_out[17]~DUPLICATE_q ),
	.datab(!HEX_out[16]),
	.datac(!HEX_out[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h101010102B2B2B2B;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y7_N15
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( \HEX_out[17]~DUPLICATE_q  & ( (!HEX_out[18] & ((HEX_out[19]) # (HEX_out[16]))) # (HEX_out[18] & ((!HEX_out[19]))) ) ) # ( !\HEX_out[17]~DUPLICATE_q  & ( ((!HEX_out[16]) # (!HEX_out[19])) # (HEX_out[18]) ) )

	.dataa(!HEX_out[18]),
	.datab(!HEX_out[16]),
	.datac(!HEX_out[19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HEX_out[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hFDFDFDFD7A7A7A7A;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N3
cyclonev_lcell_comb \HEX_out[22]~16 (
// Equation(s):
// \HEX_out[22]~16_combout  = !regval2_EX[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[22]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[22]~16 .extended_lut = "off";
defparam \HEX_out[22]~16 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[22]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N5
dffeas \HEX_out[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[22]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEX_out[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[22]~DUPLICATE .is_wysiwyg = "true";
defparam \HEX_out[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N9
cyclonev_lcell_comb \HEX_out[21]~15 (
// Equation(s):
// \HEX_out[21]~15_combout  = !regval2_EX[21]

	.dataa(!regval2_EX[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[21]~15 .extended_lut = "off";
defparam \HEX_out[21]~15 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \HEX_out[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N11
dffeas \HEX_out[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[21]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[21] .is_wysiwyg = "true";
defparam \HEX_out[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N0
cyclonev_lcell_comb \HEX_out[23]~14 (
// Equation(s):
// \HEX_out[23]~14_combout  = ( !regval2_EX[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[23]~14 .extended_lut = "off";
defparam \HEX_out[23]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N2
dffeas \HEX_out[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[23]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[23] .is_wysiwyg = "true";
defparam \HEX_out[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N6
cyclonev_lcell_comb \HEX_out[20]~17 (
// Equation(s):
// \HEX_out[20]~17_combout  = !regval2_EX[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[20]~17 .extended_lut = "off";
defparam \HEX_out[20]~17 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N8
dffeas \HEX_out[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[20]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[20] .is_wysiwyg = "true";
defparam \HEX_out[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N12
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( HEX_out[20] & ( (!\HEX_out[22]~DUPLICATE_q  & (HEX_out[21] & HEX_out[23])) ) ) # ( !HEX_out[20] & ( (!\HEX_out[22]~DUPLICATE_q  & (HEX_out[21] & !HEX_out[23])) # (\HEX_out[22]~DUPLICATE_q  & (!HEX_out[21] $ (HEX_out[23]))) ) )

	.dataa(!\HEX_out[22]~DUPLICATE_q ),
	.datab(!HEX_out[21]),
	.datac(!HEX_out[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h6161616102020202;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N51
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( HEX_out[20] & ( (!\HEX_out[22]~DUPLICATE_q  & ((!HEX_out[21]) # (!HEX_out[23]))) ) ) # ( !HEX_out[20] & ( (!HEX_out[21] & ((!HEX_out[23]))) # (HEX_out[21] & (!\HEX_out[22]~DUPLICATE_q  & HEX_out[23])) ) )

	.dataa(!\HEX_out[22]~DUPLICATE_q ),
	.datab(!HEX_out[21]),
	.datac(gnd),
	.datad(!HEX_out[23]),
	.datae(gnd),
	.dataf(!HEX_out[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'hCC22CC22AA88AA88;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( HEX_out[20] & ( (!\HEX_out[22]~DUPLICATE_q  & ((!HEX_out[23]))) # (\HEX_out[22]~DUPLICATE_q  & (!HEX_out[21] & HEX_out[23])) ) ) # ( !HEX_out[20] & ( (!\HEX_out[22]~DUPLICATE_q  & (!HEX_out[21] & !HEX_out[23])) ) )

	.dataa(!\HEX_out[22]~DUPLICATE_q ),
	.datab(!HEX_out[21]),
	.datac(!HEX_out[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'h80808080A4A4A4A4;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N24
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( HEX_out[20] & ( (!HEX_out[21] & (!HEX_out[23] & \HEX_out[22]~DUPLICATE_q )) # (HEX_out[21] & (HEX_out[23] & !\HEX_out[22]~DUPLICATE_q )) ) ) # ( !HEX_out[20] & ( (!HEX_out[21] & ((!\HEX_out[22]~DUPLICATE_q ))) # (HEX_out[21] & 
// (HEX_out[23] & \HEX_out[22]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!HEX_out[21]),
	.datac(!HEX_out[23]),
	.datad(!\HEX_out[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HEX_out[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'hCC03CC0303C003C0;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( HEX_out[20] & ( (!\HEX_out[22]~DUPLICATE_q  & (HEX_out[21] & HEX_out[23])) ) ) # ( !HEX_out[20] & ( ((\HEX_out[22]~DUPLICATE_q  & HEX_out[21])) # (HEX_out[23]) ) )

	.dataa(!\HEX_out[22]~DUPLICATE_q ),
	.datab(!HEX_out[21]),
	.datac(gnd),
	.datad(!HEX_out[23]),
	.datae(gnd),
	.dataf(!HEX_out[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h11FF11FF00220022;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N30
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( HEX_out[20] & ( (!HEX_out[21] & (\HEX_out[22]~DUPLICATE_q  & HEX_out[23])) ) ) # ( !HEX_out[20] & ( !HEX_out[23] $ (((!HEX_out[21]) # (\HEX_out[22]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!HEX_out[21]),
	.datac(!\HEX_out[22]~DUPLICATE_q ),
	.datad(!HEX_out[23]),
	.datae(gnd),
	.dataf(!HEX_out[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h30CF30CF000C000C;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N4
dffeas \HEX_out[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[22]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[22] .is_wysiwyg = "true";
defparam \HEX_out[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( HEX_out[20] & ( (!HEX_out[21]) # (!HEX_out[23] $ (!HEX_out[22])) ) ) # ( !HEX_out[20] & ( (!HEX_out[23]) # (!HEX_out[21] $ (!HEX_out[22])) ) )

	.dataa(!HEX_out[23]),
	.datab(!HEX_out[21]),
	.datac(!HEX_out[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'hBEBEBEBEDEDEDEDE;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N33
cyclonev_lcell_comb \LEDR_out[0]~feeder (
// Equation(s):
// \LEDR_out[0]~feeder_combout  = ( regval2_EX[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR_out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR_out[0]~feeder .extended_lut = "off";
defparam \LEDR_out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDR_out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N45
cyclonev_lcell_comb \always10~0 (
// Equation(s):
// \always10~0_combout  = ( aluout_EX[5] & ( (ctrlsig_EX[1] & !aluout_EX[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ctrlsig_EX[1]),
	.datad(!aluout_EX[7]),
	.datae(gnd),
	.dataf(!aluout_EX[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~0 .extended_lut = "off";
defparam \always10~0 .lut_mask = 64'h000000000F000F00;
defparam \always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N21
cyclonev_lcell_comb \always10~1 (
// Equation(s):
// \always10~1_combout  = ( \dmem~35_combout  & ( (\Equal22~0_combout  & (\Equal22~4_combout  & (\always10~0_combout  & \Equal22~1_combout ))) ) )

	.dataa(!\Equal22~0_combout ),
	.datab(!\Equal22~4_combout ),
	.datac(!\always10~0_combout ),
	.datad(!\Equal22~1_combout ),
	.datae(gnd),
	.dataf(!\dmem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~1 .extended_lut = "off";
defparam \always10~1 .lut_mask = 64'h0000000000010001;
defparam \always10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N35
dffeas \LEDR_out[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDR_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[0] .is_wysiwyg = "true";
defparam \LEDR_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N35
dffeas \LEDR_out[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[1] .is_wysiwyg = "true";
defparam \LEDR_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \LEDR_out[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[2] .is_wysiwyg = "true";
defparam \LEDR_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N16
dffeas \LEDR_out[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[3] .is_wysiwyg = "true";
defparam \LEDR_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N41
dffeas \LEDR_out[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[4] .is_wysiwyg = "true";
defparam \LEDR_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N48
cyclonev_lcell_comb \LEDR_out[5]~feeder (
// Equation(s):
// \LEDR_out[5]~feeder_combout  = ( regval2_EX[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR_out[5]~feeder .extended_lut = "off";
defparam \LEDR_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDR_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N50
dffeas \LEDR_out[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDR_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[5] .is_wysiwyg = "true";
defparam \LEDR_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N10
dffeas \LEDR_out[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[6] .is_wysiwyg = "true";
defparam \LEDR_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N55
dffeas \LEDR_out[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[7] .is_wysiwyg = "true";
defparam \LEDR_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N3
cyclonev_lcell_comb \LEDR_out[8]~feeder (
// Equation(s):
// \LEDR_out[8]~feeder_combout  = ( regval2_EX[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDR_out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDR_out[8]~feeder .extended_lut = "off";
defparam \LEDR_out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \LEDR_out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N4
dffeas \LEDR_out[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\LEDR_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[8] .is_wysiwyg = "true";
defparam \LEDR_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N37
dffeas \LEDR_out[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[9] .is_wysiwyg = "true";
defparam \LEDR_out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X34_Y21_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
