
VLSI Design lab project
SoC Design with Programmable Controller/Router and Peripheral Design with peripheral I/O multiplexing
Authors: Amutha Bharathi M ,         Kiran AG

// This is the top level design module which integrates a processor and
// a peripheral mux and two peripherals timer and uart

// This is the top level design module which integrates a processor and
// a peripheral mux and two peripherals timer and uart

// ***************************************************************************
// 			            --------------------------------------
// 			            |              soc_top               |
// 		            	|                                    |
// 		            	|    ------    --------           |  |
// 		             	|   |      |  |        |        / |  |
// 			            |   |      |==|  Timer |====> |   |  |
// 			            |   |      |  |        |      |   |  |
// 	    Instructions|   |      |   --------       | P |  |porta
// 	    ===========>|===| CPU  |   --------       | M |= |<====>
// 			            |   |      |  |        |      | U |  |
// 			            |   |      |==|  UART  |<===> | X |  |
// 		            	|   |      |  |        |      |   |  |
// 		          	  |    ------    -------          \ |  |
// 		            	|                                    |
// 		            	|                                    |
// 		             	--------------------------------------
// ***************************************************************************

Design Files and Schematics can be found here.
