$date
	Tue Aug 05 13:46:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pair $end
$var wire 1 ! x $end
$var reg 4 " a [3:0] $end
$var reg 1 # n $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 1 # n $end
$var wire 1 ! x $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 $
0#
b1010 "
0!
$end
#10
1!
b11 "
b11 $
1#
#20
1!
b1110 "
b1110 $
0#
#30
1!
b1111 "
b1111 $
1#
#40
