
CMOS-TTL-webcam_Appli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  70000000  70000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b00  700002b0  700002b0  000012b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  70007db0  70007db0  00008db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  70007db8  70007db8  00030234  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  70007db8  70007db8  00030234  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  70007db8  70007db8  00030234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  70007db8  70007db8  00008db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  70007dbc  70007dbc  00008dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000134  24000000  70007dc0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .dtcm_ram     00027100  24000134  70007ef4  00009134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000888  24027234  7002eff4  00030234  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000000  20000000  00001000  2**0
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001768b  00000000  00000000  00030262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000371e  00000000  00000000  000478ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013a8  00000000  00000000  0004b010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000eb1  00000000  00000000  0004c3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000332e4  00000000  00000000  0004d269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000177bf  00000000  00000000  0008054d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00137942  00000000  00000000  00097d0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001cf64e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000051dc  00000000  00000000  001cf694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  001d4870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

700002b0 <__do_global_dtors_aux>:
700002b0:	b510      	push	{r4, lr}
700002b2:	4c05      	ldr	r4, [pc, #20]	@ (700002c8 <__do_global_dtors_aux+0x18>)
700002b4:	7823      	ldrb	r3, [r4, #0]
700002b6:	b933      	cbnz	r3, 700002c6 <__do_global_dtors_aux+0x16>
700002b8:	4b04      	ldr	r3, [pc, #16]	@ (700002cc <__do_global_dtors_aux+0x1c>)
700002ba:	b113      	cbz	r3, 700002c2 <__do_global_dtors_aux+0x12>
700002bc:	4804      	ldr	r0, [pc, #16]	@ (700002d0 <__do_global_dtors_aux+0x20>)
700002be:	f3af 8000 	nop.w
700002c2:	2301      	movs	r3, #1
700002c4:	7023      	strb	r3, [r4, #0]
700002c6:	bd10      	pop	{r4, pc}
700002c8:	24027234 	.word	0x24027234
700002cc:	00000000 	.word	0x00000000
700002d0:	70007d98 	.word	0x70007d98

700002d4 <frame_dummy>:
700002d4:	b508      	push	{r3, lr}
700002d6:	4b03      	ldr	r3, [pc, #12]	@ (700002e4 <frame_dummy+0x10>)
700002d8:	b11b      	cbz	r3, 700002e2 <frame_dummy+0xe>
700002da:	4903      	ldr	r1, [pc, #12]	@ (700002e8 <frame_dummy+0x14>)
700002dc:	4803      	ldr	r0, [pc, #12]	@ (700002ec <frame_dummy+0x18>)
700002de:	f3af 8000 	nop.w
700002e2:	bd08      	pop	{r3, pc}
700002e4:	00000000 	.word	0x00000000
700002e8:	24027238 	.word	0x24027238
700002ec:	70007d98 	.word	0x70007d98

700002f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
700002f0:	b580      	push	{r7, lr}
700002f2:	af00      	add	r7, sp, #0
  /* Configure the MPU */
  MPU_Config();
700002f4:	f000 f986 	bl	70000604 <MPU_Config>

  /* Enable the CPU Cache */
  CPU_CACHE_Enable();
700002f8:	f000 f9ac 	bl	70000654 <CPU_CACHE_Enable>

  /* MCU Configuration--------------------------------------------------------*/
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
700002fc:	f001 f963 	bl	700015c6 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
70000300:	f000 fa16 	bl	70000730 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
70000304:	f000 f890 	bl	70000428 <MX_GPIO_Init>
  MX_DMA_Init();
70000308:	f000 f870 	bl	700003ec <MX_DMA_Init>
  MX_DCMIPP_Init();
7000030c:	f000 f82c 	bl	70000368 <MX_DCMIPP_Init>
  MX_USB_DEVICE_Init();
70000310:	f000 f906 	bl	70000520 <MX_USB_DEVICE_Init>
  MX_FMC_Init();
70000314:	f000 f926 	bl	70000564 <MX_FMC_Init>

  /* Start DCMIPP Pipe0 capture in continuous mode */
  HAL_DCMIPP_PIPE_Start(&phdcmipp, DCMIPP_PIPE0, (uint32_t)activeBuffer, DCMIPP_MODE_CONTINUOUS);
70000318:	4b0d      	ldr	r3, [pc, #52]	@ (70000350 <main+0x60>)
7000031a:	681b      	ldr	r3, [r3, #0]
7000031c:	461a      	mov	r2, r3
7000031e:	2300      	movs	r3, #0
70000320:	2100      	movs	r1, #0
70000322:	480c      	ldr	r0, [pc, #48]	@ (70000354 <main+0x64>)
70000324:	f001 fc72 	bl	70001c0c <HAL_DCMIPP_PIPE_Start>

  /* Infinite loop */
  while (1)
  {
    /* Check if a frame is ready to be sent via USB */
    if (frameReady && readyBuffer != NULL)
70000328:	4b0b      	ldr	r3, [pc, #44]	@ (70000358 <main+0x68>)
7000032a:	781b      	ldrb	r3, [r3, #0]
7000032c:	b2db      	uxtb	r3, r3
7000032e:	2b00      	cmp	r3, #0
70000330:	d0fa      	beq.n	70000328 <main+0x38>
70000332:	4b0a      	ldr	r3, [pc, #40]	@ (7000035c <main+0x6c>)
70000334:	681b      	ldr	r3, [r3, #0]
70000336:	2b00      	cmp	r3, #0
70000338:	d0f6      	beq.n	70000328 <main+0x38>
    {
      /* Send frame via USB UVC */
      USBD_VIDEO_SendFrame(&hUsbDeviceFS, (uint8_t *)readyBuffer, CAMERA_FRAME_SIZE);
7000033a:	4b08      	ldr	r3, [pc, #32]	@ (7000035c <main+0x6c>)
7000033c:	681b      	ldr	r3, [r3, #0]
7000033e:	4a08      	ldr	r2, [pc, #32]	@ (70000360 <main+0x70>)
70000340:	4619      	mov	r1, r3
70000342:	4808      	ldr	r0, [pc, #32]	@ (70000364 <main+0x74>)
70000344:	f000 ff5e 	bl	70001204 <USBD_VIDEO_SendFrame>

      frameReady = 0;
70000348:	4b03      	ldr	r3, [pc, #12]	@ (70000358 <main+0x68>)
7000034a:	2200      	movs	r2, #0
7000034c:	701a      	strb	r2, [r3, #0]
    if (frameReady && readyBuffer != NULL)
7000034e:	e7eb      	b.n	70000328 <main+0x38>
70000350:	24000000 	.word	0x24000000
70000354:	24027250 	.word	0x24027250
70000358:	24027570 	.word	0x24027570
7000035c:	2402756c 	.word	0x2402756c
70000360:	0004e200 	.word	0x0004e200
70000364:	2402725c 	.word	0x2402725c

70000368 <MX_DCMIPP_Init>:
  * @brief DCMIPP Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMIPP_Init(void)
{
70000368:	b580      	push	{r7, lr}
7000036a:	b08a      	sub	sp, #40	@ 0x28
7000036c:	af00      	add	r7, sp, #0
	DCMIPP_ParallelConfTypeDef ParallelConfig = {0};
7000036e:	1d3b      	adds	r3, r7, #4
70000370:	2224      	movs	r2, #36	@ 0x24
70000372:	2100      	movs	r1, #0
70000374:	4618      	mov	r0, r3
70000376:	f007 fcd5 	bl	70007d24 <memset>
	DCMIPP_PipeConfTypeDef PipeConfig = {0};
7000037a:	2300      	movs	r3, #0
7000037c:	603b      	str	r3, [r7, #0]
	phdcmipp.Instance = DCMIPP;
7000037e:	4b19      	ldr	r3, [pc, #100]	@ (700003e4 <MX_DCMIPP_Init+0x7c>)
70000380:	4a19      	ldr	r2, [pc, #100]	@ (700003e8 <MX_DCMIPP_Init+0x80>)
70000382:	601a      	str	r2, [r3, #0]

	if (HAL_DCMIPP_Init(&phdcmipp) != HAL_OK)
70000384:	4817      	ldr	r0, [pc, #92]	@ (700003e4 <MX_DCMIPP_Init+0x7c>)
70000386:	f001 fb6d 	bl	70001a64 <HAL_DCMIPP_Init>
7000038a:	4603      	mov	r3, r0
7000038c:	2b00      	cmp	r3, #0
7000038e:	d001      	beq.n	70000394 <MX_DCMIPP_Init+0x2c>
	{
	   Error_Handler();
70000390:	f000 fa40 	bl	70000814 <Error_Handler>
	}
	ParallelConfig.PCKPolarity = DCMIPP_PCKPOLARITY_RISING ;
70000394:	2320      	movs	r3, #32
70000396:	613b      	str	r3, [r7, #16]
	ParallelConfig.HSPolarity = DCMIPP_HSPOLARITY_LOW ;
70000398:	2300      	movs	r3, #0
7000039a:	60fb      	str	r3, [r7, #12]
	ParallelConfig.VSPolarity = DCMIPP_VSPOLARITY_HIGH ;
7000039c:	2380      	movs	r3, #128	@ 0x80
7000039e:	60bb      	str	r3, [r7, #8]
	ParallelConfig.ExtendedDataMode = DCMIPP_INTERFACE_8BITS;
700003a0:	2300      	movs	r3, #0
700003a2:	617b      	str	r3, [r7, #20]
	ParallelConfig.Format = DCMIPP_FORMAT_MONOCHROME_8B;
700003a4:	f44f 0394 	mov.w	r3, #4849664	@ 0x4a0000
700003a8:	607b      	str	r3, [r7, #4]
	ParallelConfig.SwapBits = DCMIPP_SWAPBITS_DISABLE;
700003aa:	2300      	movs	r3, #0
700003ac:	623b      	str	r3, [r7, #32]
	ParallelConfig.SwapCycles = DCMIPP_SWAPCYCLES_DISABLE;
700003ae:	2300      	movs	r3, #0
700003b0:	627b      	str	r3, [r7, #36]	@ 0x24
	ParallelConfig.SynchroMode = DCMIPP_SYNCHRO_HARDWARE;
700003b2:	2300      	movs	r3, #0
700003b4:	61bb      	str	r3, [r7, #24]

	HAL_DCMIPP_PARALLEL_SetConfig(&phdcmipp, &ParallelConfig);
700003b6:	1d3b      	adds	r3, r7, #4
700003b8:	4619      	mov	r1, r3
700003ba:	480a      	ldr	r0, [pc, #40]	@ (700003e4 <MX_DCMIPP_Init+0x7c>)
700003bc:	f001 fb80 	bl	70001ac0 <HAL_DCMIPP_PARALLEL_SetConfig>

	/* Configure DCMIPP Pipe0 for main capture */
	PipeConfig.FrameRate = DCMIPP_FRAME_RATE_ALL;  // Capture all frames
700003c0:	2300      	movs	r3, #0
700003c2:	603b      	str	r3, [r7, #0]
	//PipeConfig.PixelFormat = DCMIPP_PIXEL_PACKER_FORMAT_YUV422_1;  // YUV422 format
	//PipeConfig.PixelPackerFormat = DCMIPP_PIXEL_PACKER_FORMAT_YUV422_1;
	//PipeConfig.SyncUnmask = DCMIPP_SYNC_UNMASK_ALL;

  if (HAL_DCMIPP_PIPE_SetConfig(&phdcmipp, DCMIPP_PIPE0, &PipeConfig) != HAL_OK)
700003c4:	463b      	mov	r3, r7
700003c6:	461a      	mov	r2, r3
700003c8:	2100      	movs	r1, #0
700003ca:	4806      	ldr	r0, [pc, #24]	@ (700003e4 <MX_DCMIPP_Init+0x7c>)
700003cc:	f001 fbe5 	bl	70001b9a <HAL_DCMIPP_PIPE_SetConfig>
700003d0:	4603      	mov	r3, r0
700003d2:	2b00      	cmp	r3, #0
700003d4:	d001      	beq.n	700003da <MX_DCMIPP_Init+0x72>
  {
    Error_Handler();
700003d6:	f000 fa1d 	bl	70000814 <Error_Handler>
  /* Set frame size */
  //if (HAL_DCMIPP_PIPE_SetFrameSize(&phdcmipp, DCMIPP_PIPE0, CAMERA_WIDTH, CAMERA_HEIGHT) != HAL_OK)
  //{
  //  Error_Handler();
  //}
}
700003da:	bf00      	nop
700003dc:	3728      	adds	r7, #40	@ 0x28
700003de:	46bd      	mov	sp, r7
700003e0:	bd80      	pop	{r7, pc}
700003e2:	bf00      	nop
700003e4:	24027250 	.word	0x24027250
700003e8:	50002000 	.word	0x50002000

700003ec <MX_DMA_Init>:
  * @brief DMA Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA_Init(void)
{
700003ec:	b580      	push	{r7, lr}
700003ee:	b082      	sub	sp, #8
700003f0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_HPDMA1_CLK_ENABLE();
700003f2:	4b0c      	ldr	r3, [pc, #48]	@ (70000424 <MX_DMA_Init+0x38>)
700003f4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
700003f8:	4a0a      	ldr	r2, [pc, #40]	@ (70000424 <MX_DMA_Init+0x38>)
700003fa:	f043 0301 	orr.w	r3, r3, #1
700003fe:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
70000402:	4b08      	ldr	r3, [pc, #32]	@ (70000424 <MX_DMA_Init+0x38>)
70000404:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
70000408:	607b      	str	r3, [r7, #4]
7000040a:	687b      	ldr	r3, [r7, #4]

  /* HPDMA1 interrupt init */
  HAL_NVIC_SetPriority(HPDMA1_Channel0_IRQn, 5, 0);
7000040c:	2200      	movs	r2, #0
7000040e:	2105      	movs	r1, #5
70000410:	2040      	movs	r0, #64	@ 0x40
70000412:	f001 fa6c 	bl	700018ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HPDMA1_Channel0_IRQn);
70000416:	2040      	movs	r0, #64	@ 0x40
70000418:	f001 fa83 	bl	70001922 <HAL_NVIC_EnableIRQ>
}
7000041c:	bf00      	nop
7000041e:	3708      	adds	r7, #8
70000420:	46bd      	mov	sp, r7
70000422:	bd80      	pop	{r7, pc}
70000424:	58024400 	.word	0x58024400

70000428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
70000428:	b580      	push	{r7, lr}
7000042a:	b088      	sub	sp, #32
7000042c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
7000042e:	f107 030c 	add.w	r3, r7, #12
70000432:	2200      	movs	r2, #0
70000434:	601a      	str	r2, [r3, #0]
70000436:	605a      	str	r2, [r3, #4]
70000438:	609a      	str	r2, [r3, #8]
7000043a:	60da      	str	r2, [r3, #12]
7000043c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
7000043e:	4b34      	ldr	r3, [pc, #208]	@ (70000510 <MX_GPIO_Init+0xe8>)
70000440:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000444:	4a32      	ldr	r2, [pc, #200]	@ (70000510 <MX_GPIO_Init+0xe8>)
70000446:	f043 0301 	orr.w	r3, r3, #1
7000044a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000044e:	4b30      	ldr	r3, [pc, #192]	@ (70000510 <MX_GPIO_Init+0xe8>)
70000450:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000454:	60bb      	str	r3, [r7, #8]
70000456:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
70000458:	4b2d      	ldr	r3, [pc, #180]	@ (70000510 <MX_GPIO_Init+0xe8>)
7000045a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000045e:	4a2c      	ldr	r2, [pc, #176]	@ (70000510 <MX_GPIO_Init+0xe8>)
70000460:	f043 0302 	orr.w	r3, r3, #2
70000464:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000468:	4b29      	ldr	r3, [pc, #164]	@ (70000510 <MX_GPIO_Init+0xe8>)
7000046a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000046e:	607b      	str	r3, [r7, #4]
70000470:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
70000472:	4b27      	ldr	r3, [pc, #156]	@ (70000510 <MX_GPIO_Init+0xe8>)
70000474:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000478:	4a25      	ldr	r2, [pc, #148]	@ (70000510 <MX_GPIO_Init+0xe8>)
7000047a:	f043 0304 	orr.w	r3, r3, #4
7000047e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000482:	4b23      	ldr	r3, [pc, #140]	@ (70000510 <MX_GPIO_Init+0xe8>)
70000484:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000488:	603b      	str	r3, [r7, #0]
7000048a:	683b      	ldr	r3, [r7, #0]
   *
   * Note: You'll need to add D1-D7 pins based on your camera connection
   */

  /* DCMIPP_PIXCLK - PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
7000048c:	2340      	movs	r3, #64	@ 0x40
7000048e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000490:	2302      	movs	r3, #2
70000492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000494:	2300      	movs	r3, #0
70000496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000498:	2303      	movs	r3, #3
7000049a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
7000049c:	230d      	movs	r3, #13
7000049e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
700004a0:	f107 030c 	add.w	r3, r7, #12
700004a4:	4619      	mov	r1, r3
700004a6:	481b      	ldr	r0, [pc, #108]	@ (70000514 <MX_GPIO_Init+0xec>)
700004a8:	f001 fc48 	bl	70001d3c <HAL_GPIO_Init>

  /* DCMIPP_VSYNC - PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
700004ac:	2380      	movs	r3, #128	@ 0x80
700004ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700004b0:	2302      	movs	r3, #2
700004b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004b4:	2300      	movs	r3, #0
700004b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700004b8:	2303      	movs	r3, #3
700004ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700004bc:	230d      	movs	r3, #13
700004be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700004c0:	f107 030c 	add.w	r3, r7, #12
700004c4:	4619      	mov	r1, r3
700004c6:	4814      	ldr	r0, [pc, #80]	@ (70000518 <MX_GPIO_Init+0xf0>)
700004c8:	f001 fc38 	bl	70001d3c <HAL_GPIO_Init>

  /* DCMIPP_D0 - PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
700004cc:	2340      	movs	r3, #64	@ 0x40
700004ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700004d0:	2302      	movs	r3, #2
700004d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004d4:	2300      	movs	r3, #0
700004d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700004d8:	2303      	movs	r3, #3
700004da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700004dc:	230d      	movs	r3, #13
700004de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
700004e0:	f107 030c 	add.w	r3, r7, #12
700004e4:	4619      	mov	r1, r3
700004e6:	480d      	ldr	r0, [pc, #52]	@ (7000051c <MX_GPIO_Init+0xf4>)
700004e8:	f001 fc28 	bl	70001d3c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
700004ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700004f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
700004f2:	2303      	movs	r3, #3
700004f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700004f6:	2300      	movs	r3, #0
700004f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700004fa:	f107 030c 	add.w	r3, r7, #12
700004fe:	4619      	mov	r1, r3
70000500:	4805      	ldr	r0, [pc, #20]	@ (70000518 <MX_GPIO_Init+0xf0>)
70000502:	f001 fc1b 	bl	70001d3c <HAL_GPIO_Init>

  /* TODO: Add remaining data pins D1-D7 based on your camera configuration */
  /* Example for 8-bit parallel interface:
   * DCMIPP_D1 through DCMIPP_D7 need to be configured
   */
}
70000506:	bf00      	nop
70000508:	3720      	adds	r7, #32
7000050a:	46bd      	mov	sp, r7
7000050c:	bd80      	pop	{r7, pc}
7000050e:	bf00      	nop
70000510:	58024400 	.word	0x58024400
70000514:	58020000 	.word	0x58020000
70000518:	58020400 	.word	0x58020400
7000051c:	58020800 	.word	0x58020800

70000520 <MX_USB_DEVICE_Init>:
  * @brief USB Device Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_DEVICE_Init(void)
{
70000520:	b580      	push	{r7, lr}
70000522:	af00      	add	r7, sp, #0
  /* Init Device Library */
  //USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);

  /* Enable USB power domain (VBUS detection on the STM32H7S3) */
  HAL_PWREx_EnableUSBReg();
70000524:	f002 fef4 	bl	70003310 <HAL_PWREx_EnableUSBReg>

  /* Wait until the USB regulator is ready */
  while (!__HAL_PWR_GET_FLAG(PWR_FLAG_USB33RDY)) {}
70000528:	bf00      	nop
7000052a:	4b0a      	ldr	r3, [pc, #40]	@ (70000554 <MX_USB_DEVICE_Init+0x34>)
7000052c:	68db      	ldr	r3, [r3, #12]
7000052e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70000532:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
70000536:	d1f8      	bne.n	7000052a <MX_USB_DEVICE_Init+0xa>

  /* Add Supported Class */
  USBD_RegisterClass(&hUsbDeviceFS, &USBD_VIDEO);
70000538:	4907      	ldr	r1, [pc, #28]	@ (70000558 <MX_USB_DEVICE_Init+0x38>)
7000053a:	4808      	ldr	r0, [pc, #32]	@ (7000055c <MX_USB_DEVICE_Init+0x3c>)
7000053c:	f005 ff44 	bl	700063c8 <USBD_RegisterClass>

  /* Add Interface callbacks for VIDEO Class */
  USBD_VIDEO_RegisterInterface(&hUsbDeviceFS, &USBD_VIDEO_fops_FS);
70000540:	4907      	ldr	r1, [pc, #28]	@ (70000560 <MX_USB_DEVICE_Init+0x40>)
70000542:	4806      	ldr	r0, [pc, #24]	@ (7000055c <MX_USB_DEVICE_Init+0x3c>)
70000544:	f000 fe44 	bl	700011d0 <USBD_VIDEO_RegisterInterface>

  /* Start Device Process */
  USBD_Start(&hUsbDeviceFS);
70000548:	4804      	ldr	r0, [pc, #16]	@ (7000055c <MX_USB_DEVICE_Init+0x3c>)
7000054a:	f005 ff73 	bl	70006434 <USBD_Start>
}
7000054e:	bf00      	nop
70000550:	bd80      	pop	{r7, pc}
70000552:	bf00      	nop
70000554:	58024800 	.word	0x58024800
70000558:	24000008 	.word	0x24000008
7000055c:	2402725c 	.word	0x2402725c
70000560:	2400011c 	.word	0x2400011c

70000564 <MX_FMC_Init>:

static void MX_FMC_Init(void)
{
70000564:	b580      	push	{r7, lr}
70000566:	b088      	sub	sp, #32
70000568:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
7000056a:	1d3b      	adds	r3, r7, #4
7000056c:	2200      	movs	r2, #0
7000056e:	601a      	str	r2, [r3, #0]
70000570:	605a      	str	r2, [r3, #4]
70000572:	609a      	str	r2, [r3, #8]
70000574:	60da      	str	r2, [r3, #12]
70000576:	611a      	str	r2, [r3, #16]
70000578:	615a      	str	r2, [r3, #20]
7000057a:	619a      	str	r2, [r3, #24]

  hsdram1.Instance = FMC_SDRAM_DEVICE;
7000057c:	4b1f      	ldr	r3, [pc, #124]	@ (700005fc <MX_FMC_Init+0x98>)
7000057e:	4a20      	ldr	r2, [pc, #128]	@ (70000600 <MX_FMC_Init+0x9c>)
70000580:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
70000582:	4b1e      	ldr	r3, [pc, #120]	@ (700005fc <MX_FMC_Init+0x98>)
70000584:	2200      	movs	r2, #0
70000586:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
70000588:	4b1c      	ldr	r3, [pc, #112]	@ (700005fc <MX_FMC_Init+0x98>)
7000058a:	2200      	movs	r2, #0
7000058c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
7000058e:	4b1b      	ldr	r3, [pc, #108]	@ (700005fc <MX_FMC_Init+0x98>)
70000590:	2208      	movs	r2, #8
70000592:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
70000594:	4b19      	ldr	r3, [pc, #100]	@ (700005fc <MX_FMC_Init+0x98>)
70000596:	2220      	movs	r2, #32
70000598:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
7000059a:	4b18      	ldr	r3, [pc, #96]	@ (700005fc <MX_FMC_Init+0x98>)
7000059c:	2240      	movs	r2, #64	@ 0x40
7000059e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
700005a0:	4b16      	ldr	r3, [pc, #88]	@ (700005fc <MX_FMC_Init+0x98>)
700005a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
700005a6:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
700005a8:	4b14      	ldr	r3, [pc, #80]	@ (700005fc <MX_FMC_Init+0x98>)
700005aa:	2200      	movs	r2, #0
700005ac:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
700005ae:	4b13      	ldr	r3, [pc, #76]	@ (700005fc <MX_FMC_Init+0x98>)
700005b0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
700005b4:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
700005b6:	4b11      	ldr	r3, [pc, #68]	@ (700005fc <MX_FMC_Init+0x98>)
700005b8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
700005bc:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
700005be:	4b0f      	ldr	r3, [pc, #60]	@ (700005fc <MX_FMC_Init+0x98>)
700005c0:	2200      	movs	r2, #0
700005c2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
700005c4:	2302      	movs	r3, #2
700005c6:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
700005c8:	2307      	movs	r3, #7
700005ca:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
700005cc:	2304      	movs	r3, #4
700005ce:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
700005d0:	2307      	movs	r3, #7
700005d2:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 2;
700005d4:	2302      	movs	r3, #2
700005d6:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
700005d8:	2302      	movs	r3, #2
700005da:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
700005dc:	2310      	movs	r3, #16
700005de:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
700005e0:	1d3b      	adds	r3, r7, #4
700005e2:	4619      	mov	r1, r3
700005e4:	4805      	ldr	r0, [pc, #20]	@ (700005fc <MX_FMC_Init+0x98>)
700005e6:	f004 fd5d 	bl	700050a4 <HAL_SDRAM_Init>
700005ea:	4603      	mov	r3, r0
700005ec:	2b00      	cmp	r3, #0
700005ee:	d001      	beq.n	700005f4 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
700005f0:	f000 f910 	bl	70000814 <Error_Handler>
  }
}
700005f4:	bf00      	nop
700005f6:	3720      	adds	r7, #32
700005f8:	46bd      	mov	sp, r7
700005fa:	bd80      	pop	{r7, pc}
700005fc:	24027538 	.word	0x24027538
70000600:	52004140 	.word	0x52004140

70000604 <MPU_Config>:
  * @brief  Configure the MPU attributes
  * @param  None
  * @retval None
  */
static void MPU_Config(void)
{
70000604:	b580      	push	{r7, lr}
70000606:	b084      	sub	sp, #16
70000608:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct;

  /* Disable the MPU */
  HAL_MPU_Disable();
7000060a:	f001 f9c7 	bl	7000199c <HAL_MPU_Disable>

  /* Configure the MPU for SDRAM */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
7000060e:	2301      	movs	r3, #1
70000610:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.BaseAddress = 0x70000000;
70000612:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
70000616:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_8MB;
70000618:	2316      	movs	r3, #22
7000061a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
7000061c:	2303      	movs	r3, #3
7000061e:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
70000620:	2300      	movs	r3, #0
70000622:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
70000624:	2301      	movs	r3, #1
70000626:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
70000628:	2300      	movs	r3, #0
7000062a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
7000062c:	2300      	movs	r3, #0
7000062e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
70000630:	2300      	movs	r3, #0
70000632:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.SubRegionDisable = 0x00;
70000634:	2300      	movs	r3, #0
70000636:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
70000638:	2300      	movs	r3, #0
7000063a:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
7000063c:	463b      	mov	r3, r7
7000063e:	4618      	mov	r0, r3
70000640:	f001 f9ca 	bl	700019d8 <HAL_MPU_ConfigRegion>

  /* Enable the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
70000644:	2004      	movs	r0, #4
70000646:	f001 f987 	bl	70001958 <HAL_MPU_Enable>
}
7000064a:	bf00      	nop
7000064c:	3710      	adds	r7, #16
7000064e:	46bd      	mov	sp, r7
70000650:	bd80      	pop	{r7, pc}
	...

70000654 <CPU_CACHE_Enable>:
  * @brief  CPU L1-Cache enable
  * @param  None
  * @retval None
  */
static void CPU_CACHE_Enable(void)
{
70000654:	b480      	push	{r7}
70000656:	b085      	sub	sp, #20
70000658:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
7000065a:	4b34      	ldr	r3, [pc, #208]	@ (7000072c <CPU_CACHE_Enable+0xd8>)
7000065c:	695b      	ldr	r3, [r3, #20]
7000065e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70000662:	2b00      	cmp	r3, #0
70000664:	d11b      	bne.n	7000069e <CPU_CACHE_Enable+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
70000666:	f3bf 8f4f 	dsb	sy
}
7000066a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000066c:	f3bf 8f6f 	isb	sy
}
70000670:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
70000672:	4b2e      	ldr	r3, [pc, #184]	@ (7000072c <CPU_CACHE_Enable+0xd8>)
70000674:	2200      	movs	r2, #0
70000676:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
7000067a:	f3bf 8f4f 	dsb	sy
}
7000067e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70000680:	f3bf 8f6f 	isb	sy
}
70000684:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
70000686:	4b29      	ldr	r3, [pc, #164]	@ (7000072c <CPU_CACHE_Enable+0xd8>)
70000688:	695b      	ldr	r3, [r3, #20]
7000068a:	4a28      	ldr	r2, [pc, #160]	@ (7000072c <CPU_CACHE_Enable+0xd8>)
7000068c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70000690:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
70000692:	f3bf 8f4f 	dsb	sy
}
70000696:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70000698:	f3bf 8f6f 	isb	sy
}
7000069c:	e000      	b.n	700006a0 <CPU_CACHE_Enable+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
7000069e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
700006a0:	4b22      	ldr	r3, [pc, #136]	@ (7000072c <CPU_CACHE_Enable+0xd8>)
700006a2:	695b      	ldr	r3, [r3, #20]
700006a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700006a8:	2b00      	cmp	r3, #0
700006aa:	d138      	bne.n	7000071e <CPU_CACHE_Enable+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
700006ac:	4b1f      	ldr	r3, [pc, #124]	@ (7000072c <CPU_CACHE_Enable+0xd8>)
700006ae:	2200      	movs	r2, #0
700006b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
700006b4:	f3bf 8f4f 	dsb	sy
}
700006b8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
700006ba:	4b1c      	ldr	r3, [pc, #112]	@ (7000072c <CPU_CACHE_Enable+0xd8>)
700006bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
700006c0:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
700006c2:	68fb      	ldr	r3, [r7, #12]
700006c4:	0b5b      	lsrs	r3, r3, #13
700006c6:	f3c3 030e 	ubfx	r3, r3, #0, #15
700006ca:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
700006cc:	68fb      	ldr	r3, [r7, #12]
700006ce:	08db      	lsrs	r3, r3, #3
700006d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
700006d4:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
700006d6:	68bb      	ldr	r3, [r7, #8]
700006d8:	015a      	lsls	r2, r3, #5
700006da:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
700006de:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
700006e0:	687a      	ldr	r2, [r7, #4]
700006e2:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
700006e4:	4911      	ldr	r1, [pc, #68]	@ (7000072c <CPU_CACHE_Enable+0xd8>)
700006e6:	4313      	orrs	r3, r2
700006e8:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
700006ec:	687b      	ldr	r3, [r7, #4]
700006ee:	1e5a      	subs	r2, r3, #1
700006f0:	607a      	str	r2, [r7, #4]
700006f2:	2b00      	cmp	r3, #0
700006f4:	d1ef      	bne.n	700006d6 <CPU_CACHE_Enable+0x82>
    } while(sets-- != 0U);
700006f6:	68bb      	ldr	r3, [r7, #8]
700006f8:	1e5a      	subs	r2, r3, #1
700006fa:	60ba      	str	r2, [r7, #8]
700006fc:	2b00      	cmp	r3, #0
700006fe:	d1e5      	bne.n	700006cc <CPU_CACHE_Enable+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
70000700:	f3bf 8f4f 	dsb	sy
}
70000704:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
70000706:	4b09      	ldr	r3, [pc, #36]	@ (7000072c <CPU_CACHE_Enable+0xd8>)
70000708:	695b      	ldr	r3, [r3, #20]
7000070a:	4a08      	ldr	r2, [pc, #32]	@ (7000072c <CPU_CACHE_Enable+0xd8>)
7000070c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70000710:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
70000712:	f3bf 8f4f 	dsb	sy
}
70000716:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70000718:	f3bf 8f6f 	isb	sy
}
7000071c:	e000      	b.n	70000720 <CPU_CACHE_Enable+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
7000071e:	bf00      	nop
  /* Enable I-Cache */
  SCB_EnableICache();

  /* Enable D-Cache */
  SCB_EnableDCache();
}
70000720:	bf00      	nop
70000722:	3714      	adds	r7, #20
70000724:	46bd      	mov	sp, r7
70000726:	f85d 7b04 	ldr.w	r7, [sp], #4
7000072a:	4770      	bx	lr
7000072c:	e000ed00 	.word	0xe000ed00

70000730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
70000730:	b580      	push	{r7, lr}
70000732:	b0d2      	sub	sp, #328	@ 0x148
70000734:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
70000736:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000073a:	229c      	movs	r2, #156	@ 0x9c
7000073c:	2100      	movs	r1, #0
7000073e:	4618      	mov	r0, r3
70000740:	f007 faf0 	bl	70007d24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
70000744:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000748:	2220      	movs	r2, #32
7000074a:	2100      	movs	r1, #0
7000074c:	4618      	mov	r0, r3
7000074e:	f007 fae9 	bl	70007d24 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70000752:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
70000756:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
7000075a:	4618      	mov	r0, r3
7000075c:	2384      	movs	r3, #132	@ 0x84
7000075e:	461a      	mov	r2, r3
70000760:	2100      	movs	r1, #0
70000762:	f007 fadf 	bl	70007d24 <memset>

  __HAL_RCC_FMC_CLK_ENABLE();
70000766:	4b29      	ldr	r3, [pc, #164]	@ (7000080c <SystemClock_Config+0xdc>)
70000768:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
7000076c:	4a27      	ldr	r2, [pc, #156]	@ (7000080c <SystemClock_Config+0xdc>)
7000076e:	f043 0310 	orr.w	r3, r3, #16
70000772:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
70000776:	4b25      	ldr	r3, [pc, #148]	@ (7000080c <SystemClock_Config+0xdc>)
70000778:	f8d3 2134 	ldr.w	r2, [r3, #308]	@ 0x134
7000077c:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
70000780:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
70000784:	601a      	str	r2, [r3, #0]
70000786:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
7000078a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
7000078e:	681b      	ldr	r3, [r3, #0]

  /** Configure the main internal regulator output voltage
  */
  //__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
70000790:	bf00      	nop
70000792:	4b1f      	ldr	r3, [pc, #124]	@ (70000810 <SystemClock_Config+0xe0>)
70000794:	695b      	ldr	r3, [r3, #20]
70000796:	f003 0302 	and.w	r3, r3, #2
7000079a:	2b02      	cmp	r3, #2
7000079c:	d1f9      	bne.n	70000792 <SystemClock_Config+0x62>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
7000079e:	2301      	movs	r3, #1
700007a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
700007a4:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
700007a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  //RCC_OscInitStruct.PLL.PLLR = 2;
  //RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
  //RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  //RCC_OscInitStruct.PLL.PLLFRACN = 0;

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
700007ac:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700007b0:	4618      	mov	r0, r3
700007b2:	f002 fdbd 	bl	70003330 <HAL_RCC_OscConfig>
700007b6:	4603      	mov	r3, r0
700007b8:	2b00      	cmp	r3, #0
700007ba:	d001      	beq.n	700007c0 <SystemClock_Config+0x90>
  {
    Error_Handler();
700007bc:	f000 f82a 	bl	70000814 <Error_Handler>
  /** Initializes the CPU, AHB and APB buses clocks
  */
  //RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
  //                            |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
  //                            |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
700007c0:	2303      	movs	r3, #3
700007c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
700007c6:	2300      	movs	r3, #0
700007c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
700007cc:	2308      	movs	r3, #8
700007ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
700007d2:	2308      	movs	r3, #8
700007d4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  //RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
700007d8:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
700007dc:	2125      	movs	r1, #37	@ 0x25
700007de:	4618      	mov	r0, r3
700007e0:	f003 f8e0 	bl	700039a4 <HAL_RCC_ClockConfig>
700007e4:	4603      	mov	r3, r0
700007e6:	2b00      	cmp	r3, #0
700007e8:	d001      	beq.n	700007ee <SystemClock_Config+0xbe>
  {
    Error_Handler();
700007ea:	f000 f813 	bl	70000814 <Error_Handler>

  /** Configure DCMIPP clock source */
  //PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DCMIPP;
  //PeriphClkInit.DcmippClockSelection = RCC_DCMIPPCLKSOURCE_PLL2R;

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700007ee:	f107 0308 	add.w	r3, r7, #8
700007f2:	4618      	mov	r0, r3
700007f4:	f003 fd52 	bl	7000429c <HAL_RCCEx_PeriphCLKConfig>
700007f8:	4603      	mov	r3, r0
700007fa:	2b00      	cmp	r3, #0
700007fc:	d001      	beq.n	70000802 <SystemClock_Config+0xd2>
  {
    Error_Handler();
700007fe:	f000 f809 	bl	70000814 <Error_Handler>
  }
}
70000802:	bf00      	nop
70000804:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
70000808:	46bd      	mov	sp, r7
7000080a:	bd80      	pop	{r7, pc}
7000080c:	58024400 	.word	0x58024400
70000810:	58024800 	.word	0x58024800

70000814 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
70000814:	b480      	push	{r7}
70000816:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
70000818:	b672      	cpsid	i
}
7000081a:	bf00      	nop
  __disable_irq();
  while (1)
7000081c:	bf00      	nop
7000081e:	e7fd      	b.n	7000081c <Error_Handler+0x8>

70000820 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
70000820:	b580      	push	{r7, lr}
70000822:	b082      	sub	sp, #8
70000824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */
  PWR_PVDTypeDef sConfigPVD = {0};
70000826:	463b      	mov	r3, r7
70000828:	2200      	movs	r2, #0
7000082a:	601a      	str	r2, [r3, #0]
7000082c:	605a      	str	r2, [r3, #4]

  /* System interrupt init*/

  /** PVD Configuration
  */
  sConfigPVD.PVDLevel = PWR_PVDLEVEL_EXT_VOL;
7000082e:	23e0      	movs	r3, #224	@ 0xe0
70000830:	603b      	str	r3, [r7, #0]
  sConfigPVD.Mode = PWR_PVD_MODE_NORMAL;
70000832:	2300      	movs	r3, #0
70000834:	607b      	str	r3, [r7, #4]
  HAL_PWR_ConfigPVD(&sConfigPVD);
70000836:	463b      	mov	r3, r7
70000838:	4618      	mov	r0, r3
7000083a:	f002 fcdf 	bl	700031fc <HAL_PWR_ConfigPVD>

  /** Enable the PVD Output
  */
  HAL_PWR_EnablePVD();
7000083e:	f002 fd57 	bl	700032f0 <HAL_PWR_EnablePVD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
70000842:	bf00      	nop
70000844:	3708      	adds	r7, #8
70000846:	46bd      	mov	sp, r7
70000848:	bd80      	pop	{r7, pc}
	...

7000084c <HAL_DCMIPP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmipp: DCMIPP handle pointer
  * @retval None
  */
void HAL_DCMIPP_MspInit(DCMIPP_HandleTypeDef* hdcmipp)
{
7000084c:	b580      	push	{r7, lr}
7000084e:	b08c      	sub	sp, #48	@ 0x30
70000850:	af00      	add	r7, sp, #0
70000852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
70000854:	f107 031c 	add.w	r3, r7, #28
70000858:	2200      	movs	r2, #0
7000085a:	601a      	str	r2, [r3, #0]
7000085c:	605a      	str	r2, [r3, #4]
7000085e:	609a      	str	r2, [r3, #8]
70000860:	60da      	str	r2, [r3, #12]
70000862:	611a      	str	r2, [r3, #16]
  if(hdcmipp->Instance==DCMIPP)
70000864:	687b      	ldr	r3, [r7, #4]
70000866:	681b      	ldr	r3, [r3, #0]
70000868:	4a3a      	ldr	r2, [pc, #232]	@ (70000954 <HAL_DCMIPP_MspInit+0x108>)
7000086a:	4293      	cmp	r3, r2
7000086c:	d16d      	bne.n	7000094a <HAL_DCMIPP_MspInit+0xfe>
  {
    /* USER CODE BEGIN DCMIPP_MspInit 0 */

    /* USER CODE END DCMIPP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMIPP_CLK_ENABLE();
7000086e:	4b3a      	ldr	r3, [pc, #232]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
70000870:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
70000874:	4a38      	ldr	r2, [pc, #224]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
70000876:	f043 0304 	orr.w	r3, r3, #4
7000087a:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
7000087e:	4b36      	ldr	r3, [pc, #216]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
70000880:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
70000884:	61bb      	str	r3, [r7, #24]
70000886:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
70000888:	4b33      	ldr	r3, [pc, #204]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
7000088a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000088e:	4a32      	ldr	r2, [pc, #200]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
70000890:	f043 0308 	orr.w	r3, r3, #8
70000894:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000898:	4b2f      	ldr	r3, [pc, #188]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
7000089a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000089e:	617b      	str	r3, [r7, #20]
700008a0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
700008a2:	4b2d      	ldr	r3, [pc, #180]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
700008a4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008a8:	4a2b      	ldr	r2, [pc, #172]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
700008aa:	f043 0302 	orr.w	r3, r3, #2
700008ae:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700008b2:	4b29      	ldr	r3, [pc, #164]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
700008b4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008b8:	613b      	str	r3, [r7, #16]
700008ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
700008bc:	4b26      	ldr	r3, [pc, #152]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
700008be:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008c2:	4a25      	ldr	r2, [pc, #148]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
700008c4:	f043 0304 	orr.w	r3, r3, #4
700008c8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700008cc:	4b22      	ldr	r3, [pc, #136]	@ (70000958 <HAL_DCMIPP_MspInit+0x10c>)
700008ce:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008d2:	60fb      	str	r3, [r7, #12]
700008d4:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> DCMIPP_D4
    PB9     ------> DCMIPP_D7
    PB7     ------> DCMIPP_VSYNC
    PD5     ------> DCMIPP_PIXCLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
700008d6:	2308      	movs	r3, #8
700008d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008da:	2302      	movs	r3, #2
700008dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008de:	2300      	movs	r3, #0
700008e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700008e2:	230d      	movs	r3, #13
700008e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
700008e6:	f107 031c 	add.w	r3, r7, #28
700008ea:	4619      	mov	r1, r3
700008ec:	481b      	ldr	r0, [pc, #108]	@ (7000095c <HAL_DCMIPP_MspInit+0x110>)
700008ee:	f001 fa25 	bl	70001d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_7;
700008f2:	f44f 7360 	mov.w	r3, #896	@ 0x380
700008f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008f8:	2302      	movs	r3, #2
700008fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008fc:	2300      	movs	r3, #0
700008fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
70000900:	230d      	movs	r3, #13
70000902:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000904:	f107 031c 	add.w	r3, r7, #28
70000908:	4619      	mov	r1, r3
7000090a:	4815      	ldr	r0, [pc, #84]	@ (70000960 <HAL_DCMIPP_MspInit+0x114>)
7000090c:	f001 fa16 	bl	70001d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
70000910:	f44f 6300 	mov.w	r3, #2048	@ 0x800
70000914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000916:	2302      	movs	r3, #2
70000918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000091a:	2300      	movs	r3, #0
7000091c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
7000091e:	230d      	movs	r3, #13
70000920:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000922:	f107 031c 	add.w	r3, r7, #28
70000926:	4619      	mov	r1, r3
70000928:	480e      	ldr	r0, [pc, #56]	@ (70000964 <HAL_DCMIPP_MspInit+0x118>)
7000092a:	f001 fa07 	bl	70001d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
7000092e:	2320      	movs	r3, #32
70000930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000932:	2302      	movs	r3, #2
70000934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000936:	2300      	movs	r3, #0
70000938:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
7000093a:	2305      	movs	r3, #5
7000093c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
7000093e:	f107 031c 	add.w	r3, r7, #28
70000942:	4619      	mov	r1, r3
70000944:	4805      	ldr	r0, [pc, #20]	@ (7000095c <HAL_DCMIPP_MspInit+0x110>)
70000946:	f001 f9f9 	bl	70001d3c <HAL_GPIO_Init>

    /* USER CODE END DCMIPP_MspInit 1 */

  }

}
7000094a:	bf00      	nop
7000094c:	3730      	adds	r7, #48	@ 0x30
7000094e:	46bd      	mov	sp, r7
70000950:	bd80      	pop	{r7, pc}
70000952:	bf00      	nop
70000954:	50002000 	.word	0x50002000
70000958:	58024400 	.word	0x58024400
7000095c:	58020c00 	.word	0x58020c00
70000960:	58020400 	.word	0x58020400
70000964:	58020800 	.word	0x58020800

70000968 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
70000968:	b580      	push	{r7, lr}
7000096a:	b0a8      	sub	sp, #160	@ 0xa0
7000096c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
7000096e:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000972:	2200      	movs	r2, #0
70000974:	601a      	str	r2, [r3, #0]
70000976:	605a      	str	r2, [r3, #4]
70000978:	609a      	str	r2, [r3, #8]
7000097a:	60da      	str	r2, [r3, #12]
7000097c:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
7000097e:	4b6e      	ldr	r3, [pc, #440]	@ (70000b38 <HAL_FMC_MspInit+0x1d0>)
70000980:	681b      	ldr	r3, [r3, #0]
70000982:	2b00      	cmp	r3, #0
70000984:	f040 80d4 	bne.w	70000b30 <HAL_FMC_MspInit+0x1c8>
    return;
  }
  FMC_Initialized = 1;
70000988:	4b6b      	ldr	r3, [pc, #428]	@ (70000b38 <HAL_FMC_MspInit+0x1d0>)
7000098a:	2201      	movs	r2, #1
7000098c:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
7000098e:	f107 0308 	add.w	r3, r7, #8
70000992:	2284      	movs	r2, #132	@ 0x84
70000994:	2100      	movs	r1, #0
70000996:	4618      	mov	r0, r3
70000998:	f007 f9c4 	bl	70007d24 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FMC;
7000099c:	2301      	movs	r3, #1
7000099e:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.FmcClockSelection = RCC_FMCCLKSOURCE_HCLK;
700009a0:	2300      	movs	r3, #0
700009a2:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700009a4:	f107 0308 	add.w	r3, r7, #8
700009a8:	4618      	mov	r0, r3
700009aa:	f003 fc77 	bl	7000429c <HAL_RCCEx_PeriphCLKConfig>
700009ae:	4603      	mov	r3, r0
700009b0:	2b00      	cmp	r3, #0
700009b2:	d001      	beq.n	700009b8 <HAL_FMC_MspInit+0x50>
    {
      Error_Handler();
700009b4:	f7ff ff2e 	bl	70000814 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
700009b8:	4b60      	ldr	r3, [pc, #384]	@ (70000b3c <HAL_FMC_MspInit+0x1d4>)
700009ba:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
700009be:	4a5f      	ldr	r2, [pc, #380]	@ (70000b3c <HAL_FMC_MspInit+0x1d4>)
700009c0:	f043 0310 	orr.w	r3, r3, #16
700009c4:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
700009c8:	4b5c      	ldr	r3, [pc, #368]	@ (70000b3c <HAL_FMC_MspInit+0x1d4>)
700009ca:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
700009ce:	607b      	str	r3, [r7, #4]
700009d0:	687b      	ldr	r3, [r7, #4]
  PE8   ------> FMC_A12
  PE10   ------> FMC_BA1
  PG9   ------> FMC_D26
  PG10   ------> FMC_D27
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_2|GPIO_PIN_13
700009d2:	f64f 13c7 	movw	r3, #63943	@ 0xf9c7
700009d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_15|GPIO_PIN_6
                          |GPIO_PIN_12|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700009da:	2302      	movs	r3, #2
700009dc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
700009e0:	2300      	movs	r3, #0
700009e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700009e6:	2303      	movs	r3, #3
700009e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
700009ec:	230c      	movs	r3, #12
700009ee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
700009f2:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
700009f6:	4619      	mov	r1, r3
700009f8:	4851      	ldr	r0, [pc, #324]	@ (70000b40 <HAL_FMC_MspInit+0x1d8>)
700009fa:	f001 f99f 	bl	70001d3c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1
700009fe:	f243 030f 	movw	r3, #12303	@ 0x300f
70000a02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_13|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000a06:	2302      	movs	r3, #2
70000a08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000a0c:	2300      	movs	r3, #0
70000a0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000a12:	2303      	movs	r3, #3
70000a14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000a18:	230c      	movs	r3, #12
70000a1a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
70000a1e:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000a22:	4619      	mov	r1, r3
70000a24:	4847      	ldr	r0, [pc, #284]	@ (70000b44 <HAL_FMC_MspInit+0x1dc>)
70000a26:	f001 f989 	bl	70001d3c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_14|GPIO_PIN_12|GPIO_PIN_11
70000a2a:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
70000a2e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_4
                          |GPIO_PIN_7|GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000a32:	2302      	movs	r3, #2
70000a34:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000a38:	2300      	movs	r3, #0
70000a3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000a3e:	2303      	movs	r3, #3
70000a40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000a44:	230c      	movs	r3, #12
70000a46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
70000a4a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000a4e:	4619      	mov	r1, r3
70000a50:	483d      	ldr	r0, [pc, #244]	@ (70000b48 <HAL_FMC_MspInit+0x1e0>)
70000a52:	f001 f973 	bl	70001d3c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_3|GPIO_PIN_4;
70000a56:	2338      	movs	r3, #56	@ 0x38
70000a58:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000a5c:	2302      	movs	r3, #2
70000a5e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000a62:	2300      	movs	r3, #0
70000a64:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000a68:	2303      	movs	r3, #3
70000a6a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000a6e:	230c      	movs	r3, #12
70000a70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000a74:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000a78:	4619      	mov	r1, r3
70000a7a:	4834      	ldr	r0, [pc, #208]	@ (70000b4c <HAL_FMC_MspInit+0x1e4>)
70000a7c:	f001 f95e 	bl	70001d3c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_15
70000a80:	f64c 3383 	movw	r3, #52099	@ 0xcb83
70000a84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_14|GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000a88:	2302      	movs	r3, #2
70000a8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000a8e:	2300      	movs	r3, #0
70000a90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000a94:	2303      	movs	r3, #3
70000a96:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000a9a:	230c      	movs	r3, #12
70000a9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000aa0:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000aa4:	4619      	mov	r1, r3
70000aa6:	482a      	ldr	r0, [pc, #168]	@ (70000b50 <HAL_FMC_MspInit+0x1e8>)
70000aa8:	f001 f948 	bl	70001d3c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_10
70000aac:	f641 7307 	movw	r3, #7943	@ 0x1f07
70000ab0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_8|GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000ab4:	2302      	movs	r3, #2
70000ab6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000aba:	2300      	movs	r3, #0
70000abc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000ac0:	2303      	movs	r3, #3
70000ac2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000ac6:	230c      	movs	r3, #12
70000ac8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
70000acc:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000ad0:	4619      	mov	r1, r3
70000ad2:	4820      	ldr	r0, [pc, #128]	@ (70000b54 <HAL_FMC_MspInit+0x1ec>)
70000ad4:	f001 f932 	bl	70001d3c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
70000ad8:	233f      	movs	r3, #63	@ 0x3f
70000ada:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000ade:	2302      	movs	r3, #2
70000ae0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000ae4:	2300      	movs	r3, #0
70000ae6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000aea:	2303      	movs	r3, #3
70000aec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
70000af0:	230c      	movs	r3, #12
70000af2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000af6:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000afa:	4619      	mov	r1, r3
70000afc:	4816      	ldr	r0, [pc, #88]	@ (70000b58 <HAL_FMC_MspInit+0x1f0>)
70000afe:	f001 f91d 	bl	70001d3c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
70000b02:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
70000b06:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b0a:	2302      	movs	r3, #2
70000b0c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b10:	2300      	movs	r3, #0
70000b12:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b16:	2303      	movs	r3, #3
70000b18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  GPIO_InitStruct.Alternate = GPIO_AF14_FMC;
70000b1c:	230e      	movs	r3, #14
70000b1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
70000b22:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
70000b26:	4619      	mov	r1, r3
70000b28:	4805      	ldr	r0, [pc, #20]	@ (70000b40 <HAL_FMC_MspInit+0x1d8>)
70000b2a:	f001 f907 	bl	70001d3c <HAL_GPIO_Init>
70000b2e:	e000      	b.n	70000b32 <HAL_FMC_MspInit+0x1ca>
    return;
70000b30:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
70000b32:	37a0      	adds	r7, #160	@ 0xa0
70000b34:	46bd      	mov	sp, r7
70000b36:	bd80      	pop	{r7, pc}
70000b38:	24027574 	.word	0x24027574
70000b3c:	58024400 	.word	0x58024400
70000b40:	58021000 	.word	0x58021000
70000b44:	58021400 	.word	0x58021400
70000b48:	58021800 	.word	0x58021800
70000b4c:	58020400 	.word	0x58020400
70000b50:	58020c00 	.word	0x58020c00
70000b54:	58020000 	.word	0x58020000
70000b58:	58020800 	.word	0x58020800

70000b5c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
70000b5c:	b580      	push	{r7, lr}
70000b5e:	b082      	sub	sp, #8
70000b60:	af00      	add	r7, sp, #0
70000b62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
70000b64:	f7ff ff00 	bl	70000968 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
70000b68:	bf00      	nop
70000b6a:	3708      	adds	r7, #8
70000b6c:	46bd      	mov	sp, r7
70000b6e:	bd80      	pop	{r7, pc}

70000b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
70000b70:	b480      	push	{r7}
70000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
70000b74:	bf00      	nop
70000b76:	e7fd      	b.n	70000b74 <NMI_Handler+0x4>

70000b78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
70000b78:	b480      	push	{r7}
70000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
70000b7c:	bf00      	nop
70000b7e:	e7fd      	b.n	70000b7c <HardFault_Handler+0x4>

70000b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
70000b80:	b480      	push	{r7}
70000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
70000b84:	bf00      	nop
70000b86:	e7fd      	b.n	70000b84 <MemManage_Handler+0x4>

70000b88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
70000b88:	b480      	push	{r7}
70000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
70000b8c:	bf00      	nop
70000b8e:	e7fd      	b.n	70000b8c <BusFault_Handler+0x4>

70000b90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
70000b90:	b480      	push	{r7}
70000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
70000b94:	bf00      	nop
70000b96:	e7fd      	b.n	70000b94 <UsageFault_Handler+0x4>

70000b98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
70000b98:	b480      	push	{r7}
70000b9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
70000b9c:	bf00      	nop
70000b9e:	46bd      	mov	sp, r7
70000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
70000ba4:	4770      	bx	lr

70000ba6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
70000ba6:	b480      	push	{r7}
70000ba8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
70000baa:	bf00      	nop
70000bac:	46bd      	mov	sp, r7
70000bae:	f85d 7b04 	ldr.w	r7, [sp], #4
70000bb2:	4770      	bx	lr

70000bb4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
70000bb4:	b480      	push	{r7}
70000bb6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
70000bb8:	bf00      	nop
70000bba:	46bd      	mov	sp, r7
70000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
70000bc0:	4770      	bx	lr

70000bc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
70000bc2:	b580      	push	{r7, lr}
70000bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
70000bc6:	f000 fd53 	bl	70001670 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
70000bca:	bf00      	nop
70000bcc:	bd80      	pop	{r7, pc}
	...

70000bd0 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB OTG HS interrupt.
  */
void OTG_HS_IRQHandler(void)
{
70000bd0:	b580      	push	{r7, lr}
70000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
70000bd4:	4802      	ldr	r0, [pc, #8]	@ (70000be0 <OTG_HS_IRQHandler+0x10>)
70000bd6:	f001 fa46 	bl	70002066 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
70000bda:	bf00      	nop
70000bdc:	bd80      	pop	{r7, pc}
70000bde:	bf00      	nop
70000be0:	240275bc 	.word	0x240275bc

70000be4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
70000be4:	b480      	push	{r7}
70000be6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
70000be8:	4b07      	ldr	r3, [pc, #28]	@ (70000c08 <SystemInit+0x24>)
70000bea:	4a08      	ldr	r2, [pc, #32]	@ (70000c0c <SystemInit+0x28>)
70000bec:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
70000bee:	4b06      	ldr	r3, [pc, #24]	@ (70000c08 <SystemInit+0x24>)
70000bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
70000bf4:	4a04      	ldr	r2, [pc, #16]	@ (70000c08 <SystemInit+0x24>)
70000bf6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
70000bfa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
70000bfe:	bf00      	nop
70000c00:	46bd      	mov	sp, r7
70000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
70000c06:	4770      	bx	lr
70000c08:	e000ed00 	.word	0xe000ed00
70000c0c:	70000000 	.word	0x70000000

70000c10 <USBD_VIDEO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_VIDEO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70000c10:	b580      	push	{r7, lr}
70000c12:	b084      	sub	sp, #16
70000c14:	af00      	add	r7, sp, #0
70000c16:	6078      	str	r0, [r7, #4]
70000c18:	460b      	mov	r3, r1
70000c1a:	70fb      	strb	r3, [r7, #3]
  USBD_VIDEO_HandleTypeDef *hVideo;

  /* Allocate Video structure */
  hVideo = (USBD_VIDEO_HandleTypeDef *)USBD_malloc(sizeof(USBD_VIDEO_HandleTypeDef));
70000c1c:	2010      	movs	r0, #16
70000c1e:	f007 f83d 	bl	70007c9c <USBD_static_malloc>
70000c22:	60f8      	str	r0, [r7, #12]

  if (hVideo == NULL)
70000c24:	68fb      	ldr	r3, [r7, #12]
70000c26:	2b00      	cmp	r3, #0
70000c28:	d109      	bne.n	70000c3e <USBD_VIDEO_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
70000c2a:	687b      	ldr	r3, [r7, #4]
70000c2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000c30:	687b      	ldr	r3, [r7, #4]
70000c32:	32b0      	adds	r2, #176	@ 0xb0
70000c34:	2100      	movs	r1, #0
70000c36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
70000c3a:	2302      	movs	r3, #2
70000c3c:	e03c      	b.n	70000cb8 <USBD_VIDEO_Init+0xa8>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hVideo;
70000c3e:	687b      	ldr	r3, [r7, #4]
70000c40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000c44:	687b      	ldr	r3, [r7, #4]
70000c46:	32b0      	adds	r2, #176	@ 0xb0
70000c48:	68f9      	ldr	r1, [r7, #12]
70000c4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
70000c4e:	687b      	ldr	r3, [r7, #4]
70000c50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000c54:	687b      	ldr	r3, [r7, #4]
70000c56:	32b0      	adds	r2, #176	@ 0xb0
70000c58:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
70000c5c:	687b      	ldr	r3, [r7, #4]
70000c5e:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  /* Initialize structure */
  hVideo->streaming_state = 0;
70000c62:	68fb      	ldr	r3, [r7, #12]
70000c64:	2200      	movs	r2, #0
70000c66:	73da      	strb	r2, [r3, #15]
  hVideo->frame_id = 0;
70000c68:	68fb      	ldr	r3, [r7, #12]
70000c6a:	2200      	movs	r2, #0
70000c6c:	739a      	strb	r2, [r3, #14]
  hVideo->data_length = 0;
70000c6e:	68fb      	ldr	r3, [r7, #12]
70000c70:	2200      	movs	r2, #0
70000c72:	601a      	str	r2, [r3, #0]
  hVideo->bytes_sent = 0;
70000c74:	68fb      	ldr	r3, [r7, #12]
70000c76:	2200      	movs	r2, #0
70000c78:	605a      	str	r2, [r3, #4]

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, VIDEO_IN_EP, USBD_EP_TYPE_BULK, VIDEO_PACKET_SIZE);
70000c7a:	f44f 7300 	mov.w	r3, #512	@ 0x200
70000c7e:	2202      	movs	r2, #2
70000c80:	2181      	movs	r1, #129	@ 0x81
70000c82:	6878      	ldr	r0, [r7, #4]
70000c84:	f006 fef9 	bl	70007a7a <USBD_LL_OpenEP>
  pdev->ep_in[VIDEO_IN_EP & 0xFU].is_used = 1U;
70000c88:	687b      	ldr	r3, [r7, #4]
70000c8a:	2201      	movs	r2, #1
70000c8c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Open Interrupt EP */
  (void)USBD_LL_OpenEP(pdev, VIDEO_CMD_EP, USBD_EP_TYPE_INTR, 0x08);
70000c8e:	2308      	movs	r3, #8
70000c90:	2203      	movs	r2, #3
70000c92:	2182      	movs	r1, #130	@ 0x82
70000c94:	6878      	ldr	r0, [r7, #4]
70000c96:	f006 fef0 	bl	70007a7a <USBD_LL_OpenEP>
  pdev->ep_in[VIDEO_CMD_EP & 0xFU].is_used = 1U;
70000c9a:	687b      	ldr	r3, [r7, #4]
70000c9c:	2201      	movs	r2, #1
70000c9e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Initialize the video Interface physical components */
  ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
70000ca2:	687b      	ldr	r3, [r7, #4]
70000ca4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000ca8:	687a      	ldr	r2, [r7, #4]
70000caa:	33b0      	adds	r3, #176	@ 0xb0
70000cac:	009b      	lsls	r3, r3, #2
70000cae:	4413      	add	r3, r2
70000cb0:	685b      	ldr	r3, [r3, #4]
70000cb2:	681b      	ldr	r3, [r3, #0]
70000cb4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
70000cb6:	2300      	movs	r3, #0
}
70000cb8:	4618      	mov	r0, r3
70000cba:	3710      	adds	r7, #16
70000cbc:	46bd      	mov	sp, r7
70000cbe:	bd80      	pop	{r7, pc}

70000cc0 <USBD_VIDEO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_VIDEO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70000cc0:	b580      	push	{r7, lr}
70000cc2:	b082      	sub	sp, #8
70000cc4:	af00      	add	r7, sp, #0
70000cc6:	6078      	str	r0, [r7, #4]
70000cc8:	460b      	mov	r3, r1
70000cca:	70fb      	strb	r3, [r7, #3]
  /* Close endpoints */
  (void)USBD_LL_CloseEP(pdev, VIDEO_IN_EP);
70000ccc:	2181      	movs	r1, #129	@ 0x81
70000cce:	6878      	ldr	r0, [r7, #4]
70000cd0:	f006 fef9 	bl	70007ac6 <USBD_LL_CloseEP>
  pdev->ep_in[VIDEO_IN_EP & 0xFU].is_used = 0U;
70000cd4:	687b      	ldr	r3, [r7, #4]
70000cd6:	2200      	movs	r2, #0
70000cd8:	871a      	strh	r2, [r3, #56]	@ 0x38

  (void)USBD_LL_CloseEP(pdev, VIDEO_CMD_EP);
70000cda:	2182      	movs	r1, #130	@ 0x82
70000cdc:	6878      	ldr	r0, [r7, #4]
70000cde:	f006 fef2 	bl	70007ac6 <USBD_LL_CloseEP>
  pdev->ep_in[VIDEO_CMD_EP & 0xFU].is_used = 0U;
70000ce2:	687b      	ldr	r3, [r7, #4]
70000ce4:	2200      	movs	r2, #0
70000ce6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* DeInit physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
70000cea:	687b      	ldr	r3, [r7, #4]
70000cec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000cf0:	687b      	ldr	r3, [r7, #4]
70000cf2:	32b0      	adds	r2, #176	@ 0xb0
70000cf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000cf8:	2b00      	cmp	r3, #0
70000cfa:	d01f      	beq.n	70000d3c <USBD_VIDEO_DeInit+0x7c>
  {
    ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
70000cfc:	687b      	ldr	r3, [r7, #4]
70000cfe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70000d02:	687a      	ldr	r2, [r7, #4]
70000d04:	33b0      	adds	r3, #176	@ 0xb0
70000d06:	009b      	lsls	r3, r3, #2
70000d08:	4413      	add	r3, r2
70000d0a:	685b      	ldr	r3, [r3, #4]
70000d0c:	685b      	ldr	r3, [r3, #4]
70000d0e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
70000d10:	687b      	ldr	r3, [r7, #4]
70000d12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000d16:	687b      	ldr	r3, [r7, #4]
70000d18:	32b0      	adds	r2, #176	@ 0xb0
70000d1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000d1e:	4618      	mov	r0, r3
70000d20:	f006 ffca 	bl	70007cb8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
70000d24:	687b      	ldr	r3, [r7, #4]
70000d26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000d2a:	687b      	ldr	r3, [r7, #4]
70000d2c:	32b0      	adds	r2, #176	@ 0xb0
70000d2e:	2100      	movs	r1, #0
70000d30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
70000d34:	687b      	ldr	r3, [r7, #4]
70000d36:	2200      	movs	r2, #0
70000d38:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
70000d3c:	2300      	movs	r3, #0
}
70000d3e:	4618      	mov	r0, r3
70000d40:	3708      	adds	r7, #8
70000d42:	46bd      	mov	sp, r7
70000d44:	bd80      	pop	{r7, pc}
	...

70000d48 <USBD_VIDEO_Setup>:
  * @param  pdev: device instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_VIDEO_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70000d48:	b580      	push	{r7, lr}
70000d4a:	b086      	sub	sp, #24
70000d4c:	af00      	add	r7, sp, #0
70000d4e:	6078      	str	r0, [r7, #4]
70000d50:	6039      	str	r1, [r7, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000d52:	687b      	ldr	r3, [r7, #4]
70000d54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000d58:	687b      	ldr	r3, [r7, #4]
70000d5a:	32b0      	adds	r2, #176	@ 0xb0
70000d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70000d60:	60fb      	str	r3, [r7, #12]
  uint16_t len = 0;
70000d62:	2300      	movs	r3, #0
70000d64:	817b      	strh	r3, [r7, #10]
  uint8_t *pbuf = NULL;
70000d66:	2300      	movs	r3, #0
70000d68:	617b      	str	r3, [r7, #20]
  uint16_t status_info = 0U;
70000d6a:	2300      	movs	r3, #0
70000d6c:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
70000d6e:	2300      	movs	r3, #0
70000d70:	74fb      	strb	r3, [r7, #19]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70000d72:	683b      	ldr	r3, [r7, #0]
70000d74:	781b      	ldrb	r3, [r3, #0]
70000d76:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70000d7a:	2b00      	cmp	r3, #0
70000d7c:	f000 80af 	beq.w	70000ede <USBD_VIDEO_Setup+0x196>
70000d80:	2b20      	cmp	r3, #32
70000d82:	f040 8111 	bne.w	70000fa8 <USBD_VIDEO_Setup+0x260>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
70000d86:	683b      	ldr	r3, [r7, #0]
70000d88:	785b      	ldrb	r3, [r3, #1]
70000d8a:	2b01      	cmp	r3, #1
70000d8c:	d01e      	beq.n	70000dcc <USBD_VIDEO_Setup+0x84>
70000d8e:	2b00      	cmp	r3, #0
70000d90:	f340 8098 	ble.w	70000ec4 <USBD_VIDEO_Setup+0x17c>
70000d94:	2b87      	cmp	r3, #135	@ 0x87
70000d96:	f300 8095 	bgt.w	70000ec4 <USBD_VIDEO_Setup+0x17c>
70000d9a:	2b81      	cmp	r3, #129	@ 0x81
70000d9c:	f2c0 8092 	blt.w	70000ec4 <USBD_VIDEO_Setup+0x17c>
70000da0:	3b81      	subs	r3, #129	@ 0x81
70000da2:	2b06      	cmp	r3, #6
70000da4:	f200 808e 	bhi.w	70000ec4 <USBD_VIDEO_Setup+0x17c>
70000da8:	a201      	add	r2, pc, #4	@ (adr r2, 70000db0 <USBD_VIDEO_Setup+0x68>)
70000daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70000dae:	bf00      	nop
70000db0:	70000e09 	.word	0x70000e09
70000db4:	70000e5b 	.word	0x70000e5b
70000db8:	70000e5b 	.word	0x70000e5b
70000dbc:	70000ec5 	.word	0x70000ec5
70000dc0:	70000e99 	.word	0x70000e99
70000dc4:	70000eaf 	.word	0x70000eaf
70000dc8:	70000e5b 	.word	0x70000e5b
      {
        case SET_CUR:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000dcc:	683b      	ldr	r3, [r7, #0]
70000dce:	889b      	ldrh	r3, [r3, #4]
70000dd0:	2b01      	cmp	r3, #1
70000dd2:	d17e      	bne.n	70000ed2 <USBD_VIDEO_Setup+0x18a>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000dd4:	683b      	ldr	r3, [r7, #0]
70000dd6:	885b      	ldrh	r3, [r3, #2]
70000dd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000ddc:	d107      	bne.n	70000dee <USBD_VIDEO_Setup+0xa6>
            {
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoProbeControl, req->wLength);
70000dde:	683b      	ldr	r3, [r7, #0]
70000de0:	88db      	ldrh	r3, [r3, #6]
70000de2:	461a      	mov	r2, r3
70000de4:	4976      	ldr	r1, [pc, #472]	@ (70000fc0 <USBD_VIDEO_Setup+0x278>)
70000de6:	6878      	ldr	r0, [r7, #4]
70000de8:	f006 fcd6 	bl	70007798 <USBD_CtlPrepareRx>
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
            {
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoCommitControl, req->wLength);
            }
          }
          break;
70000dec:	e071      	b.n	70000ed2 <USBD_VIDEO_Setup+0x18a>
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
70000dee:	683b      	ldr	r3, [r7, #0]
70000df0:	885b      	ldrh	r3, [r3, #2]
70000df2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70000df6:	d16c      	bne.n	70000ed2 <USBD_VIDEO_Setup+0x18a>
              (void)USBD_CtlPrepareRx(pdev, (uint8_t *)&videoCommitControl, req->wLength);
70000df8:	683b      	ldr	r3, [r7, #0]
70000dfa:	88db      	ldrh	r3, [r3, #6]
70000dfc:	461a      	mov	r2, r3
70000dfe:	4971      	ldr	r1, [pc, #452]	@ (70000fc4 <USBD_VIDEO_Setup+0x27c>)
70000e00:	6878      	ldr	r0, [r7, #4]
70000e02:	f006 fcc9 	bl	70007798 <USBD_CtlPrepareRx>
          break;
70000e06:	e064      	b.n	70000ed2 <USBD_VIDEO_Setup+0x18a>

        case GET_CUR:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000e08:	683b      	ldr	r3, [r7, #0]
70000e0a:	889b      	ldrh	r3, [r3, #4]
70000e0c:	2b01      	cmp	r3, #1
70000e0e:	d112      	bne.n	70000e36 <USBD_VIDEO_Setup+0xee>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000e10:	683b      	ldr	r3, [r7, #0]
70000e12:	885b      	ldrh	r3, [r3, #2]
70000e14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000e18:	d104      	bne.n	70000e24 <USBD_VIDEO_Setup+0xdc>
            {
              pbuf = (uint8_t *)&videoProbeControl;
70000e1a:	4b69      	ldr	r3, [pc, #420]	@ (70000fc0 <USBD_VIDEO_Setup+0x278>)
70000e1c:	617b      	str	r3, [r7, #20]
              len = sizeof(videoProbeControl);
70000e1e:	2322      	movs	r3, #34	@ 0x22
70000e20:	817b      	strh	r3, [r7, #10]
70000e22:	e008      	b.n	70000e36 <USBD_VIDEO_Setup+0xee>
            }
            else if (req->wValue == (VS_COMMIT_CONTROL << 8))
70000e24:	683b      	ldr	r3, [r7, #0]
70000e26:	885b      	ldrh	r3, [r3, #2]
70000e28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70000e2c:	d103      	bne.n	70000e36 <USBD_VIDEO_Setup+0xee>
            {
              pbuf = (uint8_t *)&videoCommitControl;
70000e2e:	4b65      	ldr	r3, [pc, #404]	@ (70000fc4 <USBD_VIDEO_Setup+0x27c>)
70000e30:	617b      	str	r3, [r7, #20]
              len = sizeof(videoCommitControl);
70000e32:	2322      	movs	r3, #34	@ 0x22
70000e34:	817b      	strh	r3, [r7, #10]
            }
          }

          if (pbuf != NULL)
70000e36:	697b      	ldr	r3, [r7, #20]
70000e38:	2b00      	cmp	r3, #0
70000e3a:	d04c      	beq.n	70000ed6 <USBD_VIDEO_Setup+0x18e>
          {
            len = MIN(len, req->wLength);
70000e3c:	683b      	ldr	r3, [r7, #0]
70000e3e:	88da      	ldrh	r2, [r3, #6]
70000e40:	897b      	ldrh	r3, [r7, #10]
70000e42:	4293      	cmp	r3, r2
70000e44:	bf28      	it	cs
70000e46:	4613      	movcs	r3, r2
70000e48:	b29b      	uxth	r3, r3
70000e4a:	817b      	strh	r3, [r7, #10]
            (void)USBD_CtlSendData(pdev, pbuf, len);
70000e4c:	897b      	ldrh	r3, [r7, #10]
70000e4e:	461a      	mov	r2, r3
70000e50:	6979      	ldr	r1, [r7, #20]
70000e52:	6878      	ldr	r0, [r7, #4]
70000e54:	f006 fc74 	bl	70007740 <USBD_CtlSendData>
          }
          break;
70000e58:	e03d      	b.n	70000ed6 <USBD_VIDEO_Setup+0x18e>

        case GET_MIN:
        case GET_MAX:
        case GET_DEF:
          if (req->wIndex == 0x0001)  /* VideoStreaming Interface */
70000e5a:	683b      	ldr	r3, [r7, #0]
70000e5c:	889b      	ldrh	r3, [r3, #4]
70000e5e:	2b01      	cmp	r3, #1
70000e60:	d108      	bne.n	70000e74 <USBD_VIDEO_Setup+0x12c>
          {
            if (req->wValue == (VS_PROBE_CONTROL << 8))
70000e62:	683b      	ldr	r3, [r7, #0]
70000e64:	885b      	ldrh	r3, [r3, #2]
70000e66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70000e6a:	d103      	bne.n	70000e74 <USBD_VIDEO_Setup+0x12c>
            {
              pbuf = (uint8_t *)&videoProbeControl;
70000e6c:	4b54      	ldr	r3, [pc, #336]	@ (70000fc0 <USBD_VIDEO_Setup+0x278>)
70000e6e:	617b      	str	r3, [r7, #20]
              len = sizeof(videoProbeControl);
70000e70:	2322      	movs	r3, #34	@ 0x22
70000e72:	817b      	strh	r3, [r7, #10]
            }
          }

          if (pbuf != NULL)
70000e74:	697b      	ldr	r3, [r7, #20]
70000e76:	2b00      	cmp	r3, #0
70000e78:	d02f      	beq.n	70000eda <USBD_VIDEO_Setup+0x192>
          {
            len = MIN(len, req->wLength);
70000e7a:	683b      	ldr	r3, [r7, #0]
70000e7c:	88da      	ldrh	r2, [r3, #6]
70000e7e:	897b      	ldrh	r3, [r7, #10]
70000e80:	4293      	cmp	r3, r2
70000e82:	bf28      	it	cs
70000e84:	4613      	movcs	r3, r2
70000e86:	b29b      	uxth	r3, r3
70000e88:	817b      	strh	r3, [r7, #10]
            (void)USBD_CtlSendData(pdev, pbuf, len);
70000e8a:	897b      	ldrh	r3, [r7, #10]
70000e8c:	461a      	mov	r2, r3
70000e8e:	6979      	ldr	r1, [r7, #20]
70000e90:	6878      	ldr	r0, [r7, #4]
70000e92:	f006 fc55 	bl	70007740 <USBD_CtlSendData>
          }
          break;
70000e96:	e020      	b.n	70000eda <USBD_VIDEO_Setup+0x192>

        case GET_LEN:
          len = sizeof(videoProbeControl);
70000e98:	2322      	movs	r3, #34	@ 0x22
70000e9a:	817b      	strh	r3, [r7, #10]
          pbuf = (uint8_t *)&len;
70000e9c:	f107 030a 	add.w	r3, r7, #10
70000ea0:	617b      	str	r3, [r7, #20]
          (void)USBD_CtlSendData(pdev, pbuf, 2);
70000ea2:	2202      	movs	r2, #2
70000ea4:	6979      	ldr	r1, [r7, #20]
70000ea6:	6878      	ldr	r0, [r7, #4]
70000ea8:	f006 fc4a 	bl	70007740 <USBD_CtlSendData>
          break;
70000eac:	e016      	b.n	70000edc <USBD_VIDEO_Setup+0x194>

        case GET_INFO:
          pbuf = (uint8_t *)&status_info;
70000eae:	f107 0308 	add.w	r3, r7, #8
70000eb2:	617b      	str	r3, [r7, #20]
          status_info = 0x0003;  /* GET/SET supported */
70000eb4:	2303      	movs	r3, #3
70000eb6:	813b      	strh	r3, [r7, #8]
          (void)USBD_CtlSendData(pdev, pbuf, 2);
70000eb8:	2202      	movs	r2, #2
70000eba:	6979      	ldr	r1, [r7, #20]
70000ebc:	6878      	ldr	r0, [r7, #4]
70000ebe:	f006 fc3f 	bl	70007740 <USBD_CtlSendData>
          break;
70000ec2:	e00b      	b.n	70000edc <USBD_VIDEO_Setup+0x194>

        default:
          USBD_CtlError(pdev, req);
70000ec4:	6839      	ldr	r1, [r7, #0]
70000ec6:	6878      	ldr	r0, [r7, #4]
70000ec8:	f006 fc29 	bl	7000771e <USBD_CtlError>
          ret = USBD_FAIL;
70000ecc:	2303      	movs	r3, #3
70000ece:	74fb      	strb	r3, [r7, #19]
          break;
70000ed0:	e004      	b.n	70000edc <USBD_VIDEO_Setup+0x194>
          break;
70000ed2:	bf00      	nop
70000ed4:	e06f      	b.n	70000fb6 <USBD_VIDEO_Setup+0x26e>
          break;
70000ed6:	bf00      	nop
70000ed8:	e06d      	b.n	70000fb6 <USBD_VIDEO_Setup+0x26e>
          break;
70000eda:	bf00      	nop
      }
      break;
70000edc:	e06b      	b.n	70000fb6 <USBD_VIDEO_Setup+0x26e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
70000ede:	683b      	ldr	r3, [r7, #0]
70000ee0:	785b      	ldrb	r3, [r3, #1]
70000ee2:	2b0b      	cmp	r3, #11
70000ee4:	d857      	bhi.n	70000f96 <USBD_VIDEO_Setup+0x24e>
70000ee6:	a201      	add	r2, pc, #4	@ (adr r2, 70000eec <USBD_VIDEO_Setup+0x1a4>)
70000ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70000eec:	70000f1d 	.word	0x70000f1d
70000ef0:	70000fa5 	.word	0x70000fa5
70000ef4:	70000f97 	.word	0x70000f97
70000ef8:	70000f97 	.word	0x70000f97
70000efc:	70000f97 	.word	0x70000f97
70000f00:	70000f97 	.word	0x70000f97
70000f04:	70000f97 	.word	0x70000f97
70000f08:	70000f97 	.word	0x70000f97
70000f0c:	70000f97 	.word	0x70000f97
70000f10:	70000f97 	.word	0x70000f97
70000f14:	70000f47 	.word	0x70000f47
70000f18:	70000f71 	.word	0x70000f71
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000f1c:	687b      	ldr	r3, [r7, #4]
70000f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000f22:	b2db      	uxtb	r3, r3
70000f24:	2b03      	cmp	r3, #3
70000f26:	d107      	bne.n	70000f38 <USBD_VIDEO_Setup+0x1f0>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
70000f28:	f107 0308 	add.w	r3, r7, #8
70000f2c:	2202      	movs	r2, #2
70000f2e:	4619      	mov	r1, r3
70000f30:	6878      	ldr	r0, [r7, #4]
70000f32:	f006 fc05 	bl	70007740 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000f36:	e036      	b.n	70000fa6 <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000f38:	6839      	ldr	r1, [r7, #0]
70000f3a:	6878      	ldr	r0, [r7, #4]
70000f3c:	f006 fbef 	bl	7000771e <USBD_CtlError>
            ret = USBD_FAIL;
70000f40:	2303      	movs	r3, #3
70000f42:	74fb      	strb	r3, [r7, #19]
          break;
70000f44:	e02f      	b.n	70000fa6 <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000f46:	687b      	ldr	r3, [r7, #4]
70000f48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000f4c:	b2db      	uxtb	r3, r3
70000f4e:	2b03      	cmp	r3, #3
70000f50:	d107      	bne.n	70000f62 <USBD_VIDEO_Setup+0x21a>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hVideo->streaming_state, 1U);
70000f52:	68fb      	ldr	r3, [r7, #12]
70000f54:	330f      	adds	r3, #15
70000f56:	2201      	movs	r2, #1
70000f58:	4619      	mov	r1, r3
70000f5a:	6878      	ldr	r0, [r7, #4]
70000f5c:	f006 fbf0 	bl	70007740 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000f60:	e021      	b.n	70000fa6 <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000f62:	6839      	ldr	r1, [r7, #0]
70000f64:	6878      	ldr	r0, [r7, #4]
70000f66:	f006 fbda 	bl	7000771e <USBD_CtlError>
            ret = USBD_FAIL;
70000f6a:	2303      	movs	r3, #3
70000f6c:	74fb      	strb	r3, [r7, #19]
          break;
70000f6e:	e01a      	b.n	70000fa6 <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70000f70:	687b      	ldr	r3, [r7, #4]
70000f72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70000f76:	b2db      	uxtb	r3, r3
70000f78:	2b03      	cmp	r3, #3
70000f7a:	d105      	bne.n	70000f88 <USBD_VIDEO_Setup+0x240>
          {
            hVideo->streaming_state = (uint8_t)(req->wValue);
70000f7c:	683b      	ldr	r3, [r7, #0]
70000f7e:	885b      	ldrh	r3, [r3, #2]
70000f80:	b2da      	uxtb	r2, r3
70000f82:	68fb      	ldr	r3, [r7, #12]
70000f84:	73da      	strb	r2, [r3, #15]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
70000f86:	e00e      	b.n	70000fa6 <USBD_VIDEO_Setup+0x25e>
            USBD_CtlError(pdev, req);
70000f88:	6839      	ldr	r1, [r7, #0]
70000f8a:	6878      	ldr	r0, [r7, #4]
70000f8c:	f006 fbc7 	bl	7000771e <USBD_CtlError>
            ret = USBD_FAIL;
70000f90:	2303      	movs	r3, #3
70000f92:	74fb      	strb	r3, [r7, #19]
          break;
70000f94:	e007      	b.n	70000fa6 <USBD_VIDEO_Setup+0x25e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
70000f96:	6839      	ldr	r1, [r7, #0]
70000f98:	6878      	ldr	r0, [r7, #4]
70000f9a:	f006 fbc0 	bl	7000771e <USBD_CtlError>
          ret = USBD_FAIL;
70000f9e:	2303      	movs	r3, #3
70000fa0:	74fb      	strb	r3, [r7, #19]
          break;
70000fa2:	e000      	b.n	70000fa6 <USBD_VIDEO_Setup+0x25e>
          break;
70000fa4:	bf00      	nop
      }
      break;
70000fa6:	e006      	b.n	70000fb6 <USBD_VIDEO_Setup+0x26e>

    default:
      USBD_CtlError(pdev, req);
70000fa8:	6839      	ldr	r1, [r7, #0]
70000faa:	6878      	ldr	r0, [r7, #4]
70000fac:	f006 fbb7 	bl	7000771e <USBD_CtlError>
      ret = USBD_FAIL;
70000fb0:	2303      	movs	r3, #3
70000fb2:	74fb      	strb	r3, [r7, #19]
      break;
70000fb4:	bf00      	nop
  }

  return (uint8_t)ret;
70000fb6:	7cfb      	ldrb	r3, [r7, #19]
}
70000fb8:	4618      	mov	r0, r3
70000fba:	3718      	adds	r7, #24
70000fbc:	46bd      	mov	sp, r7
70000fbe:	bd80      	pop	{r7, pc}
70000fc0:	24000040 	.word	0x24000040
70000fc4:	24027578 	.word	0x24027578

70000fc8 <USBD_VIDEO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_VIDEO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
70000fc8:	b580      	push	{r7, lr}
70000fca:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
70000fce:	af00      	add	r7, sp, #0
70000fd0:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000fd4:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000fd8:	6018      	str	r0, [r3, #0]
70000fda:	460a      	mov	r2, r1
70000fdc:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000fe0:	f2a3 2315 	subw	r3, r3, #533	@ 0x215
70000fe4:	701a      	strb	r2, [r3, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70000fe6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000fea:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000fee:	681b      	ldr	r3, [r3, #0]
70000ff0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70000ff4:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70000ff8:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70000ffc:	681b      	ldr	r3, [r3, #0]
70000ffe:	32b0      	adds	r2, #176	@ 0xb0
70001000:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70001004:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

  if (epnum == (VIDEO_IN_EP & 0x7F))
70001008:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000100c:	f2a3 2315 	subw	r3, r3, #533	@ 0x215
70001010:	781b      	ldrb	r3, [r3, #0]
70001012:	2b01      	cmp	r3, #1
70001014:	d176      	bne.n	70001104 <USBD_VIDEO_DataIn+0x13c>
  {
    /* Continue sending frame data if there's more to send */
    if (hVideo->bytes_sent < hVideo->data_length)
70001016:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000101a:	685a      	ldr	r2, [r3, #4]
7000101c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001020:	681b      	ldr	r3, [r3, #0]
70001022:	429a      	cmp	r2, r3
70001024:	d25d      	bcs.n	700010e2 <USBD_VIDEO_DataIn+0x11a>
    {
      uint32_t remaining = hVideo->data_length - hVideo->bytes_sent;
70001026:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000102a:	681a      	ldr	r2, [r3, #0]
7000102c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001030:	685b      	ldr	r3, [r3, #4]
70001032:	1ad3      	subs	r3, r2, r3
70001034:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
      uint32_t packet_size = (remaining > (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE)) ?
70001038:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
7000103c:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
70001040:	bf28      	it	cs
70001042:	f44f 73ff 	movcs.w	r3, #510	@ 0x1fe
70001046:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c

      /* Prepare packet with header */
      uint8_t packet[VIDEO_PACKET_SIZE];

      /* Copy header */
      packet[0] = UVC_PAYLOAD_HEADER_SIZE;
7000104a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000104e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001052:	2202      	movs	r2, #2
70001054:	701a      	strb	r2, [r3, #0]
      packet[1] = hVideo->header[1];
70001056:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000105a:	7b5a      	ldrb	r2, [r3, #13]
7000105c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001060:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001064:	705a      	strb	r2, [r3, #1]

      /* Check if this is the last packet */
      if (hVideo->bytes_sent + packet_size >= hVideo->data_length)
70001066:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000106a:	685a      	ldr	r2, [r3, #4]
7000106c:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
70001070:	441a      	add	r2, r3
70001072:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001076:	681b      	ldr	r3, [r3, #0]
70001078:	429a      	cmp	r2, r3
7000107a:	d30c      	bcc.n	70001096 <USBD_VIDEO_DataIn+0xce>
      {
        packet[1] |= UVC_HEADER_EOF;  /* Mark end of frame */
7000107c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001080:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001084:	785b      	ldrb	r3, [r3, #1]
70001086:	f043 0302 	orr.w	r3, r3, #2
7000108a:	b2da      	uxtb	r2, r3
7000108c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001090:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001094:	705a      	strb	r2, [r3, #1]
      }

      /* Copy data */
      memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE],
             &hVideo->data_buffer[hVideo->bytes_sent],
70001096:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000109a:	689a      	ldr	r2, [r3, #8]
7000109c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010a0:	685b      	ldr	r3, [r3, #4]
700010a2:	18d1      	adds	r1, r2, r3
      memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE],
700010a4:	f107 030c 	add.w	r3, r7, #12
700010a8:	3302      	adds	r3, #2
700010aa:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
700010ae:	4618      	mov	r0, r3
700010b0:	f006 fe64 	bl	70007d7c <memcpy>
             packet_size);

      /* Send packet */
      USBD_LL_Transmit(pdev, VIDEO_IN_EP, packet, packet_size + UVC_PAYLOAD_HEADER_SIZE);
700010b4:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
700010b8:	3302      	adds	r3, #2
700010ba:	f107 020c 	add.w	r2, r7, #12
700010be:	f507 7106 	add.w	r1, r7, #536	@ 0x218
700010c2:	f5a1 7005 	sub.w	r0, r1, #532	@ 0x214
700010c6:	2181      	movs	r1, #129	@ 0x81
700010c8:	6800      	ldr	r0, [r0, #0]
700010ca:	f006 fda4 	bl	70007c16 <USBD_LL_Transmit>

      hVideo->bytes_sent += packet_size;
700010ce:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010d2:	685a      	ldr	r2, [r3, #4]
700010d4:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
700010d8:	441a      	add	r2, r3
700010da:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010de:	605a      	str	r2, [r3, #4]
700010e0:	e010      	b.n	70001104 <USBD_VIDEO_DataIn+0x13c>
    }
    else
    {
      /* Frame transmission complete, toggle frame ID */
      hVideo->frame_id ^= 1;
700010e2:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010e6:	7b9b      	ldrb	r3, [r3, #14]
700010e8:	f083 0301 	eor.w	r3, r3, #1
700010ec:	b2da      	uxtb	r2, r3
700010ee:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010f2:	739a      	strb	r2, [r3, #14]
      hVideo->bytes_sent = 0;
700010f4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700010f8:	2200      	movs	r2, #0
700010fa:	605a      	str	r2, [r3, #4]
      hVideo->data_length = 0;
700010fc:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001100:	2200      	movs	r2, #0
70001102:	601a      	str	r2, [r3, #0]
    }
  }

  return (uint8_t)USBD_OK;
70001104:	2300      	movs	r3, #0
}
70001106:	4618      	mov	r0, r3
70001108:	f507 7706 	add.w	r7, r7, #536	@ 0x218
7000110c:	46bd      	mov	sp, r7
7000110e:	bd80      	pop	{r7, pc}

70001110 <USBD_VIDEO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_VIDEO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
70001110:	b480      	push	{r7}
70001112:	b083      	sub	sp, #12
70001114:	af00      	add	r7, sp, #0
70001116:	6078      	str	r0, [r7, #4]
70001118:	460b      	mov	r3, r1
7000111a:	70fb      	strb	r3, [r7, #3]
  return (uint8_t)USBD_OK;
7000111c:	2300      	movs	r3, #0
}
7000111e:	4618      	mov	r0, r3
70001120:	370c      	adds	r7, #12
70001122:	46bd      	mov	sp, r7
70001124:	f85d 7b04 	ldr.w	r7, [sp], #4
70001128:	4770      	bx	lr

7000112a <USBD_VIDEO_EP0_RxReady>:
  * @brief  USBD_VIDEO_EP0_RxReady
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_VIDEO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
7000112a:	b580      	push	{r7, lr}
7000112c:	b084      	sub	sp, #16
7000112e:	af00      	add	r7, sp, #0
70001130:	6078      	str	r0, [r7, #4]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
70001132:	687b      	ldr	r3, [r7, #4]
70001134:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70001138:	687b      	ldr	r3, [r7, #4]
7000113a:	32b0      	adds	r2, #176	@ 0xb0
7000113c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70001140:	60fb      	str	r3, [r7, #12]

  if (hVideo->streaming_state == 1U)
70001142:	68fb      	ldr	r3, [r7, #12]
70001144:	7bdb      	ldrb	r3, [r3, #15]
70001146:	2b01      	cmp	r3, #1
70001148:	d10c      	bne.n	70001164 <USBD_VIDEO_EP0_RxReady+0x3a>
  {
    /* Streaming interface is active */
    ((USBD_VIDEO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(0, NULL, 0);
7000114a:	687b      	ldr	r3, [r7, #4]
7000114c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
70001150:	687a      	ldr	r2, [r7, #4]
70001152:	33b0      	adds	r3, #176	@ 0xb0
70001154:	009b      	lsls	r3, r3, #2
70001156:	4413      	add	r3, r2
70001158:	685b      	ldr	r3, [r3, #4]
7000115a:	689b      	ldr	r3, [r3, #8]
7000115c:	2200      	movs	r2, #0
7000115e:	2100      	movs	r1, #0
70001160:	2000      	movs	r0, #0
70001162:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
70001164:	2300      	movs	r3, #0
}
70001166:	4618      	mov	r0, r3
70001168:	3710      	adds	r7, #16
7000116a:	46bd      	mov	sp, r7
7000116c:	bd80      	pop	{r7, pc}
	...

70001170 <USBD_VIDEO_GetFSCfgDesc>:
  * @brief  USBD_VIDEO_GetFSCfgDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetFSCfgDesc(uint16_t *length)
{
70001170:	b480      	push	{r7}
70001172:	b083      	sub	sp, #12
70001174:	af00      	add	r7, sp, #0
70001176:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_CfgDesc);
70001178:	687b      	ldr	r3, [r7, #4]
7000117a:	22a9      	movs	r2, #169	@ 0xa9
7000117c:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_CfgDesc;
7000117e:	4b03      	ldr	r3, [pc, #12]	@ (7000118c <USBD_VIDEO_GetFSCfgDesc+0x1c>)
}
70001180:	4618      	mov	r0, r3
70001182:	370c      	adds	r7, #12
70001184:	46bd      	mov	sp, r7
70001186:	f85d 7b04 	ldr.w	r7, [sp], #4
7000118a:	4770      	bx	lr
7000118c:	24000064 	.word	0x24000064

70001190 <USBD_VIDEO_GetHSCfgDesc>:
  * @brief  USBD_VIDEO_GetHSCfgDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetHSCfgDesc(uint16_t *length)
{
70001190:	b480      	push	{r7}
70001192:	b083      	sub	sp, #12
70001194:	af00      	add	r7, sp, #0
70001196:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_CfgDesc);
70001198:	687b      	ldr	r3, [r7, #4]
7000119a:	22a9      	movs	r2, #169	@ 0xa9
7000119c:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_CfgDesc;
7000119e:	4b03      	ldr	r3, [pc, #12]	@ (700011ac <USBD_VIDEO_GetHSCfgDesc+0x1c>)
}
700011a0:	4618      	mov	r0, r3
700011a2:	370c      	adds	r7, #12
700011a4:	46bd      	mov	sp, r7
700011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
700011aa:	4770      	bx	lr
700011ac:	24000064 	.word	0x24000064

700011b0 <USBD_VIDEO_GetDeviceQualifierDesc>:
  * @brief  USBD_VIDEO_GetDeviceQualifierDesc
  * @param  length: pointer to data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_VIDEO_GetDeviceQualifierDesc(uint16_t *length)
{
700011b0:	b480      	push	{r7}
700011b2:	b083      	sub	sp, #12
700011b4:	af00      	add	r7, sp, #0
700011b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_VIDEO_DeviceQualifierDesc);
700011b8:	687b      	ldr	r3, [r7, #4]
700011ba:	220a      	movs	r2, #10
700011bc:	801a      	strh	r2, [r3, #0]
  return USBD_VIDEO_DeviceQualifierDesc;
700011be:	4b03      	ldr	r3, [pc, #12]	@ (700011cc <USBD_VIDEO_GetDeviceQualifierDesc+0x1c>)
}
700011c0:	4618      	mov	r0, r3
700011c2:	370c      	adds	r7, #12
700011c4:	46bd      	mov	sp, r7
700011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
700011ca:	4770      	bx	lr
700011cc:	24000110 	.word	0x24000110

700011d0 <USBD_VIDEO_RegisterInterface>:
  * @param  pdev: device instance
  * @param  fops: Video Interface callback
  * @retval status
  */
uint8_t USBD_VIDEO_RegisterInterface(USBD_HandleTypeDef *pdev, USBD_VIDEO_ItfTypeDef *fops)
{
700011d0:	b480      	push	{r7}
700011d2:	b083      	sub	sp, #12
700011d4:	af00      	add	r7, sp, #0
700011d6:	6078      	str	r0, [r7, #4]
700011d8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
700011da:	683b      	ldr	r3, [r7, #0]
700011dc:	2b00      	cmp	r3, #0
700011de:	d101      	bne.n	700011e4 <USBD_VIDEO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
700011e0:	2303      	movs	r3, #3
700011e2:	e009      	b.n	700011f8 <USBD_VIDEO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
700011e4:	687b      	ldr	r3, [r7, #4]
700011e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
700011ea:	687a      	ldr	r2, [r7, #4]
700011ec:	33b0      	adds	r3, #176	@ 0xb0
700011ee:	009b      	lsls	r3, r3, #2
700011f0:	4413      	add	r3, r2
700011f2:	683a      	ldr	r2, [r7, #0]
700011f4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
700011f6:	2300      	movs	r3, #0
}
700011f8:	4618      	mov	r0, r3
700011fa:	370c      	adds	r7, #12
700011fc:	46bd      	mov	sp, r7
700011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
70001202:	4770      	bx	lr

70001204 <USBD_VIDEO_SendFrame>:
  * @param  pbuf: pointer to frame buffer
  * @param  size: frame size
  * @retval status
  */
uint8_t USBD_VIDEO_SendFrame(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t size)
{
70001204:	b580      	push	{r7, lr}
70001206:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
7000120a:	af00      	add	r7, sp, #0
7000120c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001210:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001214:	6018      	str	r0, [r3, #0]
70001216:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000121a:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
7000121e:	6019      	str	r1, [r3, #0]
70001220:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001224:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70001228:	601a      	str	r2, [r3, #0]
  USBD_VIDEO_HandleTypeDef *hVideo = (USBD_VIDEO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
7000122a:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000122e:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001232:	681b      	ldr	r3, [r3, #0]
70001234:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70001238:	f507 7306 	add.w	r3, r7, #536	@ 0x218
7000123c:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
70001240:	681b      	ldr	r3, [r3, #0]
70001242:	32b0      	adds	r2, #176	@ 0xb0
70001244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70001248:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214

  if (hVideo == NULL)
7000124c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001250:	2b00      	cmp	r3, #0
70001252:	d101      	bne.n	70001258 <USBD_VIDEO_SendFrame+0x54>
  {
    return (uint8_t)USBD_FAIL;
70001254:	2303      	movs	r3, #3
70001256:	e088      	b.n	7000136a <USBD_VIDEO_SendFrame+0x166>
  }

  /* Check if streaming is active */
  if (hVideo->streaming_state != 1U)
70001258:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000125c:	7bdb      	ldrb	r3, [r3, #15]
7000125e:	2b01      	cmp	r3, #1
70001260:	d001      	beq.n	70001266 <USBD_VIDEO_SendFrame+0x62>
  {
    return (uint8_t)USBD_BUSY;
70001262:	2301      	movs	r3, #1
70001264:	e081      	b.n	7000136a <USBD_VIDEO_SendFrame+0x166>
  }

  /* Check if previous frame is still being transmitted */
  if (hVideo->data_length != 0)
70001266:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
7000126a:	681b      	ldr	r3, [r3, #0]
7000126c:	2b00      	cmp	r3, #0
7000126e:	d001      	beq.n	70001274 <USBD_VIDEO_SendFrame+0x70>
  {
    return (uint8_t)USBD_BUSY;
70001270:	2301      	movs	r3, #1
70001272:	e07a      	b.n	7000136a <USBD_VIDEO_SendFrame+0x166>
  }

  /* Store frame information */
  hVideo->data_buffer = pbuf;
70001274:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001278:	f507 7206 	add.w	r2, r7, #536	@ 0x218
7000127c:	f5a2 7204 	sub.w	r2, r2, #528	@ 0x210
70001280:	6812      	ldr	r2, [r2, #0]
70001282:	609a      	str	r2, [r3, #8]
  hVideo->data_length = size;
70001284:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001288:	f507 7206 	add.w	r2, r7, #536	@ 0x218
7000128c:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
70001290:	6812      	ldr	r2, [r2, #0]
70001292:	601a      	str	r2, [r3, #0]
  hVideo->bytes_sent = 0;
70001294:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001298:	2200      	movs	r2, #0
7000129a:	605a      	str	r2, [r3, #4]

  /* Prepare header */
  hVideo->header[0] = UVC_PAYLOAD_HEADER_SIZE;
7000129c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012a0:	2202      	movs	r2, #2
700012a2:	731a      	strb	r2, [r3, #12]
  hVideo->header[1] = UVC_HEADER_FID;
700012a4:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012a8:	2201      	movs	r2, #1
700012aa:	735a      	strb	r2, [r3, #13]

  if (hVideo->frame_id)
700012ac:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012b0:	7b9b      	ldrb	r3, [r3, #14]
700012b2:	2b00      	cmp	r3, #0
700012b4:	d008      	beq.n	700012c8 <USBD_VIDEO_SendFrame+0xc4>
  {
    hVideo->header[1] |= UVC_HEADER_FID;
700012b6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012ba:	7b5b      	ldrb	r3, [r3, #13]
700012bc:	f043 0301 	orr.w	r3, r3, #1
700012c0:	b2da      	uxtb	r2, r3
700012c2:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012c6:	735a      	strb	r2, [r3, #13]
  }

  /* Send first packet */
  uint32_t first_packet_size = (size > (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE)) ?
700012c8:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700012cc:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
700012d0:	681b      	ldr	r3, [r3, #0]
700012d2:	f5b3 7fff 	cmp.w	r3, #510	@ 0x1fe
700012d6:	bf28      	it	cs
700012d8:	f44f 73ff 	movcs.w	r3, #510	@ 0x1fe
700012dc:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
                                (VIDEO_PACKET_SIZE - UVC_PAYLOAD_HEADER_SIZE) : size;

  uint8_t packet[VIDEO_PACKET_SIZE];

  /* Copy header */
  packet[0] = hVideo->header[0];
700012e0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012e4:	7b1a      	ldrb	r2, [r3, #12]
700012e6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700012ea:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
700012ee:	701a      	strb	r2, [r3, #0]
  packet[1] = hVideo->header[1];
700012f0:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
700012f4:	7b5a      	ldrb	r2, [r3, #13]
700012f6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
700012fa:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
700012fe:	705a      	strb	r2, [r3, #1]

  /* Check if entire frame fits in one packet */
  if (first_packet_size >= size)
70001300:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001304:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
70001308:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
7000130c:	681b      	ldr	r3, [r3, #0]
7000130e:	429a      	cmp	r2, r3
70001310:	d30c      	bcc.n	7000132c <USBD_VIDEO_SendFrame+0x128>
  {
    packet[1] |= UVC_HEADER_EOF;  /* Mark end of frame */
70001312:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001316:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
7000131a:	785b      	ldrb	r3, [r3, #1]
7000131c:	f043 0302 	orr.w	r3, r3, #2
70001320:	b2da      	uxtb	r2, r3
70001322:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001326:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
7000132a:	705a      	strb	r2, [r3, #1]
  }

  /* Copy data */
  memcpy(&packet[UVC_PAYLOAD_HEADER_SIZE], pbuf, first_packet_size);
7000132c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
70001330:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
70001334:	f107 0210 	add.w	r2, r7, #16
70001338:	1c90      	adds	r0, r2, #2
7000133a:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
7000133e:	6819      	ldr	r1, [r3, #0]
70001340:	f006 fd1c 	bl	70007d7c <memcpy>

  /* Transmit */
  USBD_LL_Transmit(pdev, VIDEO_IN_EP, packet, first_packet_size + UVC_PAYLOAD_HEADER_SIZE);
70001344:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
70001348:	3302      	adds	r3, #2
7000134a:	f107 0210 	add.w	r2, r7, #16
7000134e:	f507 7106 	add.w	r1, r7, #536	@ 0x218
70001352:	f5a1 7003 	sub.w	r0, r1, #524	@ 0x20c
70001356:	2181      	movs	r1, #129	@ 0x81
70001358:	6800      	ldr	r0, [r0, #0]
7000135a:	f006 fc5c 	bl	70007c16 <USBD_LL_Transmit>

  hVideo->bytes_sent = first_packet_size;
7000135e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
70001362:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
70001366:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
70001368:	2300      	movs	r3, #0
}
7000136a:	4618      	mov	r0, r3
7000136c:	f507 7706 	add.w	r7, r7, #536	@ 0x218
70001370:	46bd      	mov	sp, r7
70001372:	bd80      	pop	{r7, pc}

70001374 <VIDEO_Init_FS>:
/**
  * @brief  Initializes the VIDEO media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_Init_FS(void)
{
70001374:	b580      	push	{r7, lr}
70001376:	af00      	add	r7, sp, #0
  if (camera_initialized)
70001378:	4b18      	ldr	r3, [pc, #96]	@ (700013dc <VIDEO_Init_FS+0x68>)
7000137a:	781b      	ldrb	r3, [r3, #0]
7000137c:	2b00      	cmp	r3, #0
7000137e:	d001      	beq.n	70001384 <VIDEO_Init_FS+0x10>
  {
    return (USBD_OK);
70001380:	2300      	movs	r3, #0
70001382:	e029      	b.n	700013d8 <VIDEO_Init_FS+0x64>
  }

  /* Initialize camera control structure with defaults */
  camera_control.brightness = DEFAULT_BRIGHTNESS;
70001384:	4b16      	ldr	r3, [pc, #88]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
70001386:	2200      	movs	r2, #0
70001388:	801a      	strh	r2, [r3, #0]
  camera_control.contrast = DEFAULT_CONTRAST;
7000138a:	4b15      	ldr	r3, [pc, #84]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
7000138c:	2264      	movs	r2, #100	@ 0x64
7000138e:	805a      	strh	r2, [r3, #2]
  camera_control.hue = DEFAULT_HUE;
70001390:	4b13      	ldr	r3, [pc, #76]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
70001392:	2200      	movs	r2, #0
70001394:	809a      	strh	r2, [r3, #4]
  camera_control.saturation = DEFAULT_SATURATION;
70001396:	4b12      	ldr	r3, [pc, #72]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
70001398:	2264      	movs	r2, #100	@ 0x64
7000139a:	80da      	strh	r2, [r3, #6]
  camera_control.sharpness = DEFAULT_SHARPNESS;
7000139c:	4b10      	ldr	r3, [pc, #64]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
7000139e:	2264      	movs	r2, #100	@ 0x64
700013a0:	811a      	strh	r2, [r3, #8]
  camera_control.gamma = DEFAULT_GAMMA;
700013a2:	4b0f      	ldr	r3, [pc, #60]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
700013a4:	2264      	movs	r2, #100	@ 0x64
700013a6:	815a      	strh	r2, [r3, #10]
  camera_control.white_balance_temp = DEFAULT_WHITE_BALANCE;
700013a8:	4b0d      	ldr	r3, [pc, #52]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
700013aa:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
700013ae:	819a      	strh	r2, [r3, #12]
  camera_control.white_balance_auto = 1;  /* Auto white balance ON */
700013b0:	4b0b      	ldr	r3, [pc, #44]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
700013b2:	2201      	movs	r2, #1
700013b4:	739a      	strb	r2, [r3, #14]
  camera_control.power_line_freq = 1;     /* 50Hz */
700013b6:	4b0a      	ldr	r3, [pc, #40]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
700013b8:	2201      	movs	r2, #1
700013ba:	73da      	strb	r2, [r3, #15]
  camera_control.backlight_comp = 0;      /* OFF */
700013bc:	4b08      	ldr	r3, [pc, #32]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
700013be:	2200      	movs	r2, #0
700013c0:	741a      	strb	r2, [r3, #16]
  camera_control.gain = DEFAULT_GAIN;
700013c2:	4b07      	ldr	r3, [pc, #28]	@ (700013e0 <VIDEO_Init_FS+0x6c>)
700013c4:	2232      	movs	r2, #50	@ 0x32
700013c6:	825a      	strh	r2, [r3, #18]

  /* Initialize camera sensor */
  VIDEO_InitCameraSensor();
700013c8:	f000 f8c6 	bl	70001558 <VIDEO_InitCameraSensor>

  /* Apply default settings */
  VIDEO_ApplyCameraSettings();
700013cc:	f000 f8cb 	bl	70001566 <VIDEO_ApplyCameraSettings>

  camera_initialized = 1;
700013d0:	4b02      	ldr	r3, [pc, #8]	@ (700013dc <VIDEO_Init_FS+0x68>)
700013d2:	2201      	movs	r2, #1
700013d4:	701a      	strb	r2, [r3, #0]

  return (USBD_OK);
700013d6:	2300      	movs	r3, #0
}
700013d8:	4618      	mov	r0, r3
700013da:	bd80      	pop	{r7, pc}
700013dc:	240275b0 	.word	0x240275b0
700013e0:	2402759c 	.word	0x2402759c

700013e4 <VIDEO_DeInit_FS>:
/**
  * @brief  DeInitializes the VIDEO media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_DeInit_FS(void)
{
700013e4:	b480      	push	{r7}
700013e6:	af00      	add	r7, sp, #0
  camera_initialized = 0;
700013e8:	4b04      	ldr	r3, [pc, #16]	@ (700013fc <VIDEO_DeInit_FS+0x18>)
700013ea:	2200      	movs	r2, #0
700013ec:	701a      	strb	r2, [r3, #0]
   * - Disable camera sensor via I2C
   * - Turn off camera power supply
   * - Release GPIO resources
   */

  return (USBD_OK);
700013ee:	2300      	movs	r3, #0
}
700013f0:	4618      	mov	r0, r3
700013f2:	46bd      	mov	sp, r7
700013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
700013f8:	4770      	bx	lr
700013fa:	bf00      	nop
700013fc:	240275b0 	.word	0x240275b0

70001400 <VIDEO_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_Control_FS(uint8_t req, uint8_t *pbuf, uint16_t length)
{
70001400:	b580      	push	{r7, lr}
70001402:	b084      	sub	sp, #16
70001404:	af00      	add	r7, sp, #0
70001406:	4603      	mov	r3, r0
70001408:	6039      	str	r1, [r7, #0]
7000140a:	71fb      	strb	r3, [r7, #7]
7000140c:	4613      	mov	r3, r2
7000140e:	80bb      	strh	r3, [r7, #4]
  int16_t value;

  switch (req)
70001410:	79fb      	ldrb	r3, [r7, #7]
70001412:	2b01      	cmp	r3, #1
70001414:	d01a      	beq.n	7000144c <VIDEO_Control_FS+0x4c>
70001416:	2b00      	cmp	r3, #0
70001418:	dd7b      	ble.n	70001512 <VIDEO_Control_FS+0x112>
7000141a:	2b87      	cmp	r3, #135	@ 0x87
7000141c:	dc79      	bgt.n	70001512 <VIDEO_Control_FS+0x112>
7000141e:	2b81      	cmp	r3, #129	@ 0x81
70001420:	db77      	blt.n	70001512 <VIDEO_Control_FS+0x112>
70001422:	3b81      	subs	r3, #129	@ 0x81
70001424:	2b06      	cmp	r3, #6
70001426:	d874      	bhi.n	70001512 <VIDEO_Control_FS+0x112>
70001428:	a201      	add	r2, pc, #4	@ (adr r2, 70001430 <VIDEO_Control_FS+0x30>)
7000142a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000142e:	bf00      	nop
70001430:	70001487 	.word	0x70001487
70001434:	700014ad 	.word	0x700014ad
70001438:	700014c3 	.word	0x700014c3
7000143c:	700014d9 	.word	0x700014d9
70001440:	70001513 	.word	0x70001513
70001444:	70001505 	.word	0x70001505
70001448:	700014ef 	.word	0x700014ef
  {
    case SET_CUR:
      /* Process SET_CUR request */
      if (length >= 2)
7000144c:	88bb      	ldrh	r3, [r7, #4]
7000144e:	2b01      	cmp	r3, #1
70001450:	d961      	bls.n	70001516 <VIDEO_Control_FS+0x116>
      {
        value = (int16_t)(pbuf[0] | (pbuf[1] << 8));
70001452:	683b      	ldr	r3, [r7, #0]
70001454:	781b      	ldrb	r3, [r3, #0]
70001456:	b21a      	sxth	r2, r3
70001458:	683b      	ldr	r3, [r7, #0]
7000145a:	3301      	adds	r3, #1
7000145c:	781b      	ldrb	r3, [r3, #0]
7000145e:	b21b      	sxth	r3, r3
70001460:	021b      	lsls	r3, r3, #8
70001462:	b21b      	sxth	r3, r3
70001464:	4313      	orrs	r3, r2
70001466:	81fb      	strh	r3, [r7, #14]
         * This is simplified - in a complete implementation you'd check the
         * actual control selector from the setup packet
         */

        /* For now, we'll handle brightness as an example */
        if (value >= MIN_BRIGHTNESS && value <= MAX_BRIGHTNESS)
70001468:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
7000146c:	f113 0f80 	cmn.w	r3, #128	@ 0x80
70001470:	db51      	blt.n	70001516 <VIDEO_Control_FS+0x116>
70001472:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
70001476:	2b7f      	cmp	r3, #127	@ 0x7f
70001478:	dc4d      	bgt.n	70001516 <VIDEO_Control_FS+0x116>
        {
          camera_control.brightness = value;
7000147a:	4a30      	ldr	r2, [pc, #192]	@ (7000153c <VIDEO_Control_FS+0x13c>)
7000147c:	89fb      	ldrh	r3, [r7, #14]
7000147e:	8013      	strh	r3, [r2, #0]
          VIDEO_ApplyCameraSettings();
70001480:	f000 f871 	bl	70001566 <VIDEO_ApplyCameraSettings>
        }
      }
      break;
70001484:	e047      	b.n	70001516 <VIDEO_Control_FS+0x116>

    case GET_CUR:
      /* Process GET_CUR request - return current value */
      if (length >= 2)
70001486:	88bb      	ldrh	r3, [r7, #4]
70001488:	2b01      	cmp	r3, #1
7000148a:	d946      	bls.n	7000151a <VIDEO_Control_FS+0x11a>
      {
        /* Return brightness as example */
        pbuf[0] = (uint8_t)(camera_control.brightness & 0xFF);
7000148c:	4b2b      	ldr	r3, [pc, #172]	@ (7000153c <VIDEO_Control_FS+0x13c>)
7000148e:	f9b3 3000 	ldrsh.w	r3, [r3]
70001492:	b2da      	uxtb	r2, r3
70001494:	683b      	ldr	r3, [r7, #0]
70001496:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((camera_control.brightness >> 8) & 0xFF);
70001498:	4b28      	ldr	r3, [pc, #160]	@ (7000153c <VIDEO_Control_FS+0x13c>)
7000149a:	f9b3 3000 	ldrsh.w	r3, [r3]
7000149e:	121b      	asrs	r3, r3, #8
700014a0:	b21a      	sxth	r2, r3
700014a2:	683b      	ldr	r3, [r7, #0]
700014a4:	3301      	adds	r3, #1
700014a6:	b2d2      	uxtb	r2, r2
700014a8:	701a      	strb	r2, [r3, #0]
      }
      break;
700014aa:	e036      	b.n	7000151a <VIDEO_Control_FS+0x11a>

    case GET_MIN:
      /* Process GET_MIN request - return minimum value */
      if (length >= 2)
700014ac:	88bb      	ldrh	r3, [r7, #4]
700014ae:	2b01      	cmp	r3, #1
700014b0:	d935      	bls.n	7000151e <VIDEO_Control_FS+0x11e>
      {
        pbuf[0] = (uint8_t)(MIN_BRIGHTNESS & 0xFF);
700014b2:	683b      	ldr	r3, [r7, #0]
700014b4:	2280      	movs	r2, #128	@ 0x80
700014b6:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((MIN_BRIGHTNESS >> 8) & 0xFF);
700014b8:	683b      	ldr	r3, [r7, #0]
700014ba:	3301      	adds	r3, #1
700014bc:	22ff      	movs	r2, #255	@ 0xff
700014be:	701a      	strb	r2, [r3, #0]
      }
      break;
700014c0:	e02d      	b.n	7000151e <VIDEO_Control_FS+0x11e>

    case GET_MAX:
      /* Process GET_MAX request - return maximum value */
      if (length >= 2)
700014c2:	88bb      	ldrh	r3, [r7, #4]
700014c4:	2b01      	cmp	r3, #1
700014c6:	d92c      	bls.n	70001522 <VIDEO_Control_FS+0x122>
      {
        pbuf[0] = (uint8_t)(MAX_BRIGHTNESS & 0xFF);
700014c8:	683b      	ldr	r3, [r7, #0]
700014ca:	227f      	movs	r2, #127	@ 0x7f
700014cc:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((MAX_BRIGHTNESS >> 8) & 0xFF);
700014ce:	683b      	ldr	r3, [r7, #0]
700014d0:	3301      	adds	r3, #1
700014d2:	2200      	movs	r2, #0
700014d4:	701a      	strb	r2, [r3, #0]
      }
      break;
700014d6:	e024      	b.n	70001522 <VIDEO_Control_FS+0x122>

    case GET_RES:
      /* Process GET_RES request - return resolution/step */
      if (length >= 2)
700014d8:	88bb      	ldrh	r3, [r7, #4]
700014da:	2b01      	cmp	r3, #1
700014dc:	d923      	bls.n	70001526 <VIDEO_Control_FS+0x126>
      {
        pbuf[0] = 0x01;  /* Step of 1 */
700014de:	683b      	ldr	r3, [r7, #0]
700014e0:	2201      	movs	r2, #1
700014e2:	701a      	strb	r2, [r3, #0]
        pbuf[1] = 0x00;
700014e4:	683b      	ldr	r3, [r7, #0]
700014e6:	3301      	adds	r3, #1
700014e8:	2200      	movs	r2, #0
700014ea:	701a      	strb	r2, [r3, #0]
      }
      break;
700014ec:	e01b      	b.n	70001526 <VIDEO_Control_FS+0x126>

    case GET_DEF:
      /* Process GET_DEF request - return default value */
      if (length >= 2)
700014ee:	88bb      	ldrh	r3, [r7, #4]
700014f0:	2b01      	cmp	r3, #1
700014f2:	d91a      	bls.n	7000152a <VIDEO_Control_FS+0x12a>
      {
        pbuf[0] = (uint8_t)(DEFAULT_BRIGHTNESS & 0xFF);
700014f4:	683b      	ldr	r3, [r7, #0]
700014f6:	2200      	movs	r2, #0
700014f8:	701a      	strb	r2, [r3, #0]
        pbuf[1] = (uint8_t)((DEFAULT_BRIGHTNESS >> 8) & 0xFF);
700014fa:	683b      	ldr	r3, [r7, #0]
700014fc:	3301      	adds	r3, #1
700014fe:	2200      	movs	r2, #0
70001500:	701a      	strb	r2, [r3, #0]
      }
      break;
70001502:	e012      	b.n	7000152a <VIDEO_Control_FS+0x12a>

    case GET_INFO:
      /* Return capability info - GET/SET supported */
      if (length >= 1)
70001504:	88bb      	ldrh	r3, [r7, #4]
70001506:	2b00      	cmp	r3, #0
70001508:	d011      	beq.n	7000152e <VIDEO_Control_FS+0x12e>
      {
        pbuf[0] = 0x03;  /* Supports GET and SET */
7000150a:	683b      	ldr	r3, [r7, #0]
7000150c:	2203      	movs	r2, #3
7000150e:	701a      	strb	r2, [r3, #0]
      }
      break;
70001510:	e00d      	b.n	7000152e <VIDEO_Control_FS+0x12e>

    default:
      break;
70001512:	bf00      	nop
70001514:	e00c      	b.n	70001530 <VIDEO_Control_FS+0x130>
      break;
70001516:	bf00      	nop
70001518:	e00a      	b.n	70001530 <VIDEO_Control_FS+0x130>
      break;
7000151a:	bf00      	nop
7000151c:	e008      	b.n	70001530 <VIDEO_Control_FS+0x130>
      break;
7000151e:	bf00      	nop
70001520:	e006      	b.n	70001530 <VIDEO_Control_FS+0x130>
      break;
70001522:	bf00      	nop
70001524:	e004      	b.n	70001530 <VIDEO_Control_FS+0x130>
      break;
70001526:	bf00      	nop
70001528:	e002      	b.n	70001530 <VIDEO_Control_FS+0x130>
      break;
7000152a:	bf00      	nop
7000152c:	e000      	b.n	70001530 <VIDEO_Control_FS+0x130>
      break;
7000152e:	bf00      	nop
  }

  return (USBD_OK);
70001530:	2300      	movs	r3, #0
}
70001532:	4618      	mov	r0, r3
70001534:	3710      	adds	r7, #16
70001536:	46bd      	mov	sp, r7
70001538:	bd80      	pop	{r7, pc}
7000153a:	bf00      	nop
7000153c:	2402759c 	.word	0x2402759c

70001540 <VIDEO_PrepareFrame_FS>:
  * @param  pbuf: Pointer to frame buffer pointer
  * @param  psize: Pointer to frame size
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t VIDEO_PrepareFrame_FS(uint8_t **pbuf, uint32_t *psize)
{
70001540:	b480      	push	{r7}
70001542:	b083      	sub	sp, #12
70001544:	af00      	add	r7, sp, #0
70001546:	6078      	str	r0, [r7, #4]
70001548:	6039      	str	r1, [r7, #0]
   * - Format conversion
   * - Timestamp addition
   * - Quality adjustment
   */

  return (USBD_OK);
7000154a:	2300      	movs	r3, #0
}
7000154c:	4618      	mov	r0, r3
7000154e:	370c      	adds	r7, #12
70001550:	46bd      	mov	sp, r7
70001552:	f85d 7b04 	ldr.w	r7, [sp], #4
70001556:	4770      	bx	lr

70001558 <VIDEO_InitCameraSensor>:
/**
  * @brief  Initialize camera sensor via I2C or configuration interface
  * @retval None
  */
static void VIDEO_InitCameraSensor(void)
{
70001558:	b580      	push	{r7, lr}
7000155a:	af00      	add	r7, sp, #0
   *
   * Example for a generic camera:
   */

  /* Delay for camera power-up */
  HAL_Delay(100);
7000155c:	2064      	movs	r0, #100	@ 0x64
7000155e:	f000 f8a7 	bl	700016b0 <HAL_Delay>
   * reg_data[1] = 0x01;  // Start
   * HAL_I2C_Master_Transmit(&hi2c1, CAMERA_I2C_ADDRESS, reg_data, 2, 1000);
   */

  /* TODO: Add your camera-specific initialization here */
}
70001562:	bf00      	nop
70001564:	bd80      	pop	{r7, pc}

70001566 <VIDEO_ApplyCameraSettings>:
/**
  * @brief  Apply camera control settings to the sensor
  * @retval None
  */
static void VIDEO_ApplyCameraSettings(void)
{
70001566:	b480      	push	{r7}
70001568:	af00      	add	r7, sp, #0
  gain_reg[1] = (uint8_t)camera_control.gain;
  HAL_I2C_Master_Transmit(&hi2c1, CAMERA_I2C_ADDRESS, gain_reg, 2, 1000);
  */

  /* TODO: Add your camera-specific register writes here */
}
7000156a:	bf00      	nop
7000156c:	46bd      	mov	sp, r7
7000156e:	f85d 7b04 	ldr.w	r7, [sp], #4
70001572:	4770      	bx	lr

70001574 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
70001574:	480d      	ldr	r0, [pc, #52]	@ (700015ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
70001576:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
70001578:	f7ff fb34 	bl	70000be4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
7000157c:	480c      	ldr	r0, [pc, #48]	@ (700015b0 <LoopForever+0x6>)
  ldr r1, =_edata
7000157e:	490d      	ldr	r1, [pc, #52]	@ (700015b4 <LoopForever+0xa>)
  ldr r2, =_sidata
70001580:	4a0d      	ldr	r2, [pc, #52]	@ (700015b8 <LoopForever+0xe>)
  movs r3, #0
70001582:	2300      	movs	r3, #0
  b LoopCopyDataInit
70001584:	e002      	b.n	7000158c <LoopCopyDataInit>

70001586 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
70001586:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
70001588:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
7000158a:	3304      	adds	r3, #4

7000158c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
7000158c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
7000158e:	428c      	cmp	r4, r1
  bcc CopyDataInit
70001590:	d3f9      	bcc.n	70001586 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
70001592:	4a0a      	ldr	r2, [pc, #40]	@ (700015bc <LoopForever+0x12>)
  ldr r4, =_ebss
70001594:	4c0a      	ldr	r4, [pc, #40]	@ (700015c0 <LoopForever+0x16>)
  movs r3, #0
70001596:	2300      	movs	r3, #0
  b LoopFillZerobss
70001598:	e001      	b.n	7000159e <LoopFillZerobss>

7000159a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
7000159a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
7000159c:	3204      	adds	r2, #4

7000159e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
7000159e:	42a2      	cmp	r2, r4
  bcc FillZerobss
700015a0:	d3fb      	bcc.n	7000159a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
700015a2:	f006 fbc7 	bl	70007d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
700015a6:	f7fe fea3 	bl	700002f0 <main>

700015aa <LoopForever>:

LoopForever:
  b LoopForever
700015aa:	e7fe      	b.n	700015aa <LoopForever>
  ldr   r0, =_estack
700015ac:	20010000 	.word	0x20010000
  ldr r0, =_sdata
700015b0:	24000000 	.word	0x24000000
  ldr r1, =_edata
700015b4:	24000134 	.word	0x24000134
  ldr r2, =_sidata
700015b8:	70007dc0 	.word	0x70007dc0
  ldr r2, =_sbss
700015bc:	24027234 	.word	0x24027234
  ldr r4, =_ebss
700015c0:	24027abc 	.word	0x24027abc

700015c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
700015c4:	e7fe      	b.n	700015c4 <ADC1_2_IRQHandler>

700015c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
700015c6:	b580      	push	{r7, lr}
700015c8:	b082      	sub	sp, #8
700015ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
700015cc:	2300      	movs	r3, #0
700015ce:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
700015d0:	2003      	movs	r0, #3
700015d2:	f000 f981 	bl	700018d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
700015d6:	200f      	movs	r0, #15
700015d8:	f000 f80e 	bl	700015f8 <HAL_InitTick>
700015dc:	4603      	mov	r3, r0
700015de:	2b00      	cmp	r3, #0
700015e0:	d002      	beq.n	700015e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
700015e2:	2301      	movs	r3, #1
700015e4:	71fb      	strb	r3, [r7, #7]
700015e6:	e001      	b.n	700015ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
700015e8:	f7ff f91a 	bl	70000820 <HAL_MspInit>
  }

  /* Return function status */
  return status;
700015ec:	79fb      	ldrb	r3, [r7, #7]
}
700015ee:	4618      	mov	r0, r3
700015f0:	3708      	adds	r7, #8
700015f2:	46bd      	mov	sp, r7
700015f4:	bd80      	pop	{r7, pc}
	...

700015f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
700015f8:	b580      	push	{r7, lr}
700015fa:	b084      	sub	sp, #16
700015fc:	af00      	add	r7, sp, #0
700015fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
70001600:	2300      	movs	r3, #0
70001602:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
70001604:	4b17      	ldr	r3, [pc, #92]	@ (70001664 <HAL_InitTick+0x6c>)
70001606:	781b      	ldrb	r3, [r3, #0]
70001608:	2b00      	cmp	r3, #0
7000160a:	d023      	beq.n	70001654 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
7000160c:	4b16      	ldr	r3, [pc, #88]	@ (70001668 <HAL_InitTick+0x70>)
7000160e:	681a      	ldr	r2, [r3, #0]
70001610:	4b14      	ldr	r3, [pc, #80]	@ (70001664 <HAL_InitTick+0x6c>)
70001612:	781b      	ldrb	r3, [r3, #0]
70001614:	4619      	mov	r1, r3
70001616:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
7000161a:	fbb3 f3f1 	udiv	r3, r3, r1
7000161e:	fbb2 f3f3 	udiv	r3, r2, r3
70001622:	4618      	mov	r0, r3
70001624:	f000 f98b 	bl	7000193e <HAL_SYSTICK_Config>
70001628:	4603      	mov	r3, r0
7000162a:	2b00      	cmp	r3, #0
7000162c:	d10f      	bne.n	7000164e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
7000162e:	687b      	ldr	r3, [r7, #4]
70001630:	2b0f      	cmp	r3, #15
70001632:	d809      	bhi.n	70001648 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
70001634:	2200      	movs	r2, #0
70001636:	6879      	ldr	r1, [r7, #4]
70001638:	f04f 30ff 	mov.w	r0, #4294967295
7000163c:	f000 f957 	bl	700018ee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
70001640:	4a0a      	ldr	r2, [pc, #40]	@ (7000166c <HAL_InitTick+0x74>)
70001642:	687b      	ldr	r3, [r7, #4]
70001644:	6013      	str	r3, [r2, #0]
70001646:	e007      	b.n	70001658 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
70001648:	2301      	movs	r3, #1
7000164a:	73fb      	strb	r3, [r7, #15]
7000164c:	e004      	b.n	70001658 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
7000164e:	2301      	movs	r3, #1
70001650:	73fb      	strb	r3, [r7, #15]
70001652:	e001      	b.n	70001658 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
70001654:	2301      	movs	r3, #1
70001656:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
70001658:	7bfb      	ldrb	r3, [r7, #15]
}
7000165a:	4618      	mov	r0, r3
7000165c:	3710      	adds	r7, #16
7000165e:	46bd      	mov	sp, r7
70001660:	bd80      	pop	{r7, pc}
70001662:	bf00      	nop
70001664:	24000130 	.word	0x24000130
70001668:	24000004 	.word	0x24000004
7000166c:	2400012c 	.word	0x2400012c

70001670 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
70001670:	b480      	push	{r7}
70001672:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
70001674:	4b06      	ldr	r3, [pc, #24]	@ (70001690 <HAL_IncTick+0x20>)
70001676:	781b      	ldrb	r3, [r3, #0]
70001678:	461a      	mov	r2, r3
7000167a:	4b06      	ldr	r3, [pc, #24]	@ (70001694 <HAL_IncTick+0x24>)
7000167c:	681b      	ldr	r3, [r3, #0]
7000167e:	4413      	add	r3, r2
70001680:	4a04      	ldr	r2, [pc, #16]	@ (70001694 <HAL_IncTick+0x24>)
70001682:	6013      	str	r3, [r2, #0]
}
70001684:	bf00      	nop
70001686:	46bd      	mov	sp, r7
70001688:	f85d 7b04 	ldr.w	r7, [sp], #4
7000168c:	4770      	bx	lr
7000168e:	bf00      	nop
70001690:	24000130 	.word	0x24000130
70001694:	240275b4 	.word	0x240275b4

70001698 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
70001698:	b480      	push	{r7}
7000169a:	af00      	add	r7, sp, #0
  return uwTick;
7000169c:	4b03      	ldr	r3, [pc, #12]	@ (700016ac <HAL_GetTick+0x14>)
7000169e:	681b      	ldr	r3, [r3, #0]
}
700016a0:	4618      	mov	r0, r3
700016a2:	46bd      	mov	sp, r7
700016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
700016a8:	4770      	bx	lr
700016aa:	bf00      	nop
700016ac:	240275b4 	.word	0x240275b4

700016b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
700016b0:	b580      	push	{r7, lr}
700016b2:	b084      	sub	sp, #16
700016b4:	af00      	add	r7, sp, #0
700016b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
700016b8:	f7ff ffee 	bl	70001698 <HAL_GetTick>
700016bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
700016be:	687b      	ldr	r3, [r7, #4]
700016c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
700016c2:	68fb      	ldr	r3, [r7, #12]
700016c4:	f1b3 3fff 	cmp.w	r3, #4294967295
700016c8:	d005      	beq.n	700016d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
700016ca:	4b0a      	ldr	r3, [pc, #40]	@ (700016f4 <HAL_Delay+0x44>)
700016cc:	781b      	ldrb	r3, [r3, #0]
700016ce:	461a      	mov	r2, r3
700016d0:	68fb      	ldr	r3, [r7, #12]
700016d2:	4413      	add	r3, r2
700016d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
700016d6:	bf00      	nop
700016d8:	f7ff ffde 	bl	70001698 <HAL_GetTick>
700016dc:	4602      	mov	r2, r0
700016de:	68bb      	ldr	r3, [r7, #8]
700016e0:	1ad3      	subs	r3, r2, r3
700016e2:	68fa      	ldr	r2, [r7, #12]
700016e4:	429a      	cmp	r2, r3
700016e6:	d8f7      	bhi.n	700016d8 <HAL_Delay+0x28>
  {
  }
}
700016e8:	bf00      	nop
700016ea:	bf00      	nop
700016ec:	3710      	adds	r7, #16
700016ee:	46bd      	mov	sp, r7
700016f0:	bd80      	pop	{r7, pc}
700016f2:	bf00      	nop
700016f4:	24000130 	.word	0x24000130

700016f8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
700016f8:	b480      	push	{r7}
700016fa:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
700016fc:	4b05      	ldr	r3, [pc, #20]	@ (70001714 <HAL_SuspendTick+0x1c>)
700016fe:	681b      	ldr	r3, [r3, #0]
70001700:	4a04      	ldr	r2, [pc, #16]	@ (70001714 <HAL_SuspendTick+0x1c>)
70001702:	f023 0302 	bic.w	r3, r3, #2
70001706:	6013      	str	r3, [r2, #0]
}
70001708:	bf00      	nop
7000170a:	46bd      	mov	sp, r7
7000170c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001710:	4770      	bx	lr
70001712:	bf00      	nop
70001714:	e000e010 	.word	0xe000e010

70001718 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
70001718:	b480      	push	{r7}
7000171a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
7000171c:	4b05      	ldr	r3, [pc, #20]	@ (70001734 <HAL_ResumeTick+0x1c>)
7000171e:	681b      	ldr	r3, [r3, #0]
70001720:	4a04      	ldr	r2, [pc, #16]	@ (70001734 <HAL_ResumeTick+0x1c>)
70001722:	f043 0302 	orr.w	r3, r3, #2
70001726:	6013      	str	r3, [r2, #0]
}
70001728:	bf00      	nop
7000172a:	46bd      	mov	sp, r7
7000172c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001730:	4770      	bx	lr
70001732:	bf00      	nop
70001734:	e000e010 	.word	0xe000e010

70001738 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
70001738:	b480      	push	{r7}
7000173a:	b085      	sub	sp, #20
7000173c:	af00      	add	r7, sp, #0
7000173e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
70001740:	687b      	ldr	r3, [r7, #4]
70001742:	f003 0307 	and.w	r3, r3, #7
70001746:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
70001748:	4b0b      	ldr	r3, [pc, #44]	@ (70001778 <__NVIC_SetPriorityGrouping+0x40>)
7000174a:	68db      	ldr	r3, [r3, #12]
7000174c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
7000174e:	68ba      	ldr	r2, [r7, #8]
70001750:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
70001754:	4013      	ands	r3, r2
70001756:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
70001758:	68fb      	ldr	r3, [r7, #12]
7000175a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
7000175c:	68bb      	ldr	r3, [r7, #8]
7000175e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
70001760:	4b06      	ldr	r3, [pc, #24]	@ (7000177c <__NVIC_SetPriorityGrouping+0x44>)
70001762:	4313      	orrs	r3, r2
70001764:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
70001766:	4a04      	ldr	r2, [pc, #16]	@ (70001778 <__NVIC_SetPriorityGrouping+0x40>)
70001768:	68bb      	ldr	r3, [r7, #8]
7000176a:	60d3      	str	r3, [r2, #12]
}
7000176c:	bf00      	nop
7000176e:	3714      	adds	r7, #20
70001770:	46bd      	mov	sp, r7
70001772:	f85d 7b04 	ldr.w	r7, [sp], #4
70001776:	4770      	bx	lr
70001778:	e000ed00 	.word	0xe000ed00
7000177c:	05fa0000 	.word	0x05fa0000

70001780 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
70001780:	b480      	push	{r7}
70001782:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
70001784:	4b04      	ldr	r3, [pc, #16]	@ (70001798 <__NVIC_GetPriorityGrouping+0x18>)
70001786:	68db      	ldr	r3, [r3, #12]
70001788:	0a1b      	lsrs	r3, r3, #8
7000178a:	f003 0307 	and.w	r3, r3, #7
}
7000178e:	4618      	mov	r0, r3
70001790:	46bd      	mov	sp, r7
70001792:	f85d 7b04 	ldr.w	r7, [sp], #4
70001796:	4770      	bx	lr
70001798:	e000ed00 	.word	0xe000ed00

7000179c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
7000179c:	b480      	push	{r7}
7000179e:	b083      	sub	sp, #12
700017a0:	af00      	add	r7, sp, #0
700017a2:	4603      	mov	r3, r0
700017a4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
700017a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700017aa:	2b00      	cmp	r3, #0
700017ac:	db0b      	blt.n	700017c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
700017ae:	88fb      	ldrh	r3, [r7, #6]
700017b0:	f003 021f 	and.w	r2, r3, #31
700017b4:	4907      	ldr	r1, [pc, #28]	@ (700017d4 <__NVIC_EnableIRQ+0x38>)
700017b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700017ba:	095b      	lsrs	r3, r3, #5
700017bc:	2001      	movs	r0, #1
700017be:	fa00 f202 	lsl.w	r2, r0, r2
700017c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
700017c6:	bf00      	nop
700017c8:	370c      	adds	r7, #12
700017ca:	46bd      	mov	sp, r7
700017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
700017d0:	4770      	bx	lr
700017d2:	bf00      	nop
700017d4:	e000e100 	.word	0xe000e100

700017d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
700017d8:	b480      	push	{r7}
700017da:	b083      	sub	sp, #12
700017dc:	af00      	add	r7, sp, #0
700017de:	4603      	mov	r3, r0
700017e0:	6039      	str	r1, [r7, #0]
700017e2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
700017e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700017e8:	2b00      	cmp	r3, #0
700017ea:	db0a      	blt.n	70001802 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
700017ec:	683b      	ldr	r3, [r7, #0]
700017ee:	b2da      	uxtb	r2, r3
700017f0:	490c      	ldr	r1, [pc, #48]	@ (70001824 <__NVIC_SetPriority+0x4c>)
700017f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
700017f6:	0112      	lsls	r2, r2, #4
700017f8:	b2d2      	uxtb	r2, r2
700017fa:	440b      	add	r3, r1
700017fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
70001800:	e00a      	b.n	70001818 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
70001802:	683b      	ldr	r3, [r7, #0]
70001804:	b2da      	uxtb	r2, r3
70001806:	4908      	ldr	r1, [pc, #32]	@ (70001828 <__NVIC_SetPriority+0x50>)
70001808:	88fb      	ldrh	r3, [r7, #6]
7000180a:	f003 030f 	and.w	r3, r3, #15
7000180e:	3b04      	subs	r3, #4
70001810:	0112      	lsls	r2, r2, #4
70001812:	b2d2      	uxtb	r2, r2
70001814:	440b      	add	r3, r1
70001816:	761a      	strb	r2, [r3, #24]
}
70001818:	bf00      	nop
7000181a:	370c      	adds	r7, #12
7000181c:	46bd      	mov	sp, r7
7000181e:	f85d 7b04 	ldr.w	r7, [sp], #4
70001822:	4770      	bx	lr
70001824:	e000e100 	.word	0xe000e100
70001828:	e000ed00 	.word	0xe000ed00

7000182c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
7000182c:	b480      	push	{r7}
7000182e:	b089      	sub	sp, #36	@ 0x24
70001830:	af00      	add	r7, sp, #0
70001832:	60f8      	str	r0, [r7, #12]
70001834:	60b9      	str	r1, [r7, #8]
70001836:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
70001838:	68fb      	ldr	r3, [r7, #12]
7000183a:	f003 0307 	and.w	r3, r3, #7
7000183e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
70001840:	69fb      	ldr	r3, [r7, #28]
70001842:	f1c3 0307 	rsb	r3, r3, #7
70001846:	2b04      	cmp	r3, #4
70001848:	bf28      	it	cs
7000184a:	2304      	movcs	r3, #4
7000184c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
7000184e:	69fb      	ldr	r3, [r7, #28]
70001850:	3304      	adds	r3, #4
70001852:	2b06      	cmp	r3, #6
70001854:	d902      	bls.n	7000185c <NVIC_EncodePriority+0x30>
70001856:	69fb      	ldr	r3, [r7, #28]
70001858:	3b03      	subs	r3, #3
7000185a:	e000      	b.n	7000185e <NVIC_EncodePriority+0x32>
7000185c:	2300      	movs	r3, #0
7000185e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
70001860:	f04f 32ff 	mov.w	r2, #4294967295
70001864:	69bb      	ldr	r3, [r7, #24]
70001866:	fa02 f303 	lsl.w	r3, r2, r3
7000186a:	43da      	mvns	r2, r3
7000186c:	68bb      	ldr	r3, [r7, #8]
7000186e:	401a      	ands	r2, r3
70001870:	697b      	ldr	r3, [r7, #20]
70001872:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
70001874:	f04f 31ff 	mov.w	r1, #4294967295
70001878:	697b      	ldr	r3, [r7, #20]
7000187a:	fa01 f303 	lsl.w	r3, r1, r3
7000187e:	43d9      	mvns	r1, r3
70001880:	687b      	ldr	r3, [r7, #4]
70001882:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
70001884:	4313      	orrs	r3, r2
         );
}
70001886:	4618      	mov	r0, r3
70001888:	3724      	adds	r7, #36	@ 0x24
7000188a:	46bd      	mov	sp, r7
7000188c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001890:	4770      	bx	lr
	...

70001894 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
70001894:	b580      	push	{r7, lr}
70001896:	b082      	sub	sp, #8
70001898:	af00      	add	r7, sp, #0
7000189a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
7000189c:	687b      	ldr	r3, [r7, #4]
7000189e:	3b01      	subs	r3, #1
700018a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
700018a4:	d301      	bcc.n	700018aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
700018a6:	2301      	movs	r3, #1
700018a8:	e00f      	b.n	700018ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
700018aa:	4a0a      	ldr	r2, [pc, #40]	@ (700018d4 <SysTick_Config+0x40>)
700018ac:	687b      	ldr	r3, [r7, #4]
700018ae:	3b01      	subs	r3, #1
700018b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
700018b2:	210f      	movs	r1, #15
700018b4:	f04f 30ff 	mov.w	r0, #4294967295
700018b8:	f7ff ff8e 	bl	700017d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
700018bc:	4b05      	ldr	r3, [pc, #20]	@ (700018d4 <SysTick_Config+0x40>)
700018be:	2200      	movs	r2, #0
700018c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
700018c2:	4b04      	ldr	r3, [pc, #16]	@ (700018d4 <SysTick_Config+0x40>)
700018c4:	2207      	movs	r2, #7
700018c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
700018c8:	2300      	movs	r3, #0
}
700018ca:	4618      	mov	r0, r3
700018cc:	3708      	adds	r7, #8
700018ce:	46bd      	mov	sp, r7
700018d0:	bd80      	pop	{r7, pc}
700018d2:	bf00      	nop
700018d4:	e000e010 	.word	0xe000e010

700018d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
700018d8:	b580      	push	{r7, lr}
700018da:	b082      	sub	sp, #8
700018dc:	af00      	add	r7, sp, #0
700018de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
700018e0:	6878      	ldr	r0, [r7, #4]
700018e2:	f7ff ff29 	bl	70001738 <__NVIC_SetPriorityGrouping>
}
700018e6:	bf00      	nop
700018e8:	3708      	adds	r7, #8
700018ea:	46bd      	mov	sp, r7
700018ec:	bd80      	pop	{r7, pc}

700018ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
700018ee:	b580      	push	{r7, lr}
700018f0:	b086      	sub	sp, #24
700018f2:	af00      	add	r7, sp, #0
700018f4:	4603      	mov	r3, r0
700018f6:	60b9      	str	r1, [r7, #8]
700018f8:	607a      	str	r2, [r7, #4]
700018fa:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
700018fc:	f7ff ff40 	bl	70001780 <__NVIC_GetPriorityGrouping>
70001900:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
70001902:	687a      	ldr	r2, [r7, #4]
70001904:	68b9      	ldr	r1, [r7, #8]
70001906:	6978      	ldr	r0, [r7, #20]
70001908:	f7ff ff90 	bl	7000182c <NVIC_EncodePriority>
7000190c:	4602      	mov	r2, r0
7000190e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
70001912:	4611      	mov	r1, r2
70001914:	4618      	mov	r0, r3
70001916:	f7ff ff5f 	bl	700017d8 <__NVIC_SetPriority>
}
7000191a:	bf00      	nop
7000191c:	3718      	adds	r7, #24
7000191e:	46bd      	mov	sp, r7
70001920:	bd80      	pop	{r7, pc}

70001922 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32h7rsxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
70001922:	b580      	push	{r7, lr}
70001924:	b082      	sub	sp, #8
70001926:	af00      	add	r7, sp, #0
70001928:	4603      	mov	r3, r0
7000192a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
7000192c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70001930:	4618      	mov	r0, r3
70001932:	f7ff ff33 	bl	7000179c <__NVIC_EnableIRQ>
}
70001936:	bf00      	nop
70001938:	3708      	adds	r7, #8
7000193a:	46bd      	mov	sp, r7
7000193c:	bd80      	pop	{r7, pc}

7000193e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
7000193e:	b580      	push	{r7, lr}
70001940:	b082      	sub	sp, #8
70001942:	af00      	add	r7, sp, #0
70001944:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
70001946:	6878      	ldr	r0, [r7, #4]
70001948:	f7ff ffa4 	bl	70001894 <SysTick_Config>
7000194c:	4603      	mov	r3, r0
}
7000194e:	4618      	mov	r0, r3
70001950:	3708      	adds	r7, #8
70001952:	46bd      	mov	sp, r7
70001954:	bd80      	pop	{r7, pc}
	...

70001958 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
70001958:	b480      	push	{r7}
7000195a:	b083      	sub	sp, #12
7000195c:	af00      	add	r7, sp, #0
7000195e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
70001960:	f3bf 8f5f 	dmb	sy
}
70001964:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
70001966:	4a0b      	ldr	r2, [pc, #44]	@ (70001994 <HAL_MPU_Enable+0x3c>)
70001968:	687b      	ldr	r3, [r7, #4]
7000196a:	f043 0301 	orr.w	r3, r3, #1
7000196e:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
70001970:	4b09      	ldr	r3, [pc, #36]	@ (70001998 <HAL_MPU_Enable+0x40>)
70001972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70001974:	4a08      	ldr	r2, [pc, #32]	@ (70001998 <HAL_MPU_Enable+0x40>)
70001976:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000197a:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
7000197c:	f3bf 8f4f 	dsb	sy
}
70001980:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70001982:	f3bf 8f6f 	isb	sy
}
70001986:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
70001988:	bf00      	nop
7000198a:	370c      	adds	r7, #12
7000198c:	46bd      	mov	sp, r7
7000198e:	f85d 7b04 	ldr.w	r7, [sp], #4
70001992:	4770      	bx	lr
70001994:	e000ed90 	.word	0xe000ed90
70001998:	e000ed00 	.word	0xe000ed00

7000199c <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
7000199c:	b480      	push	{r7}
7000199e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
700019a0:	f3bf 8f5f 	dmb	sy
}
700019a4:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
700019a6:	4b0a      	ldr	r3, [pc, #40]	@ (700019d0 <HAL_MPU_Disable+0x34>)
700019a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700019aa:	4a09      	ldr	r2, [pc, #36]	@ (700019d0 <HAL_MPU_Disable+0x34>)
700019ac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700019b0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
700019b2:	4b08      	ldr	r3, [pc, #32]	@ (700019d4 <HAL_MPU_Disable+0x38>)
700019b4:	2200      	movs	r2, #0
700019b6:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
700019b8:	f3bf 8f4f 	dsb	sy
}
700019bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700019be:	f3bf 8f6f 	isb	sy
}
700019c2:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
700019c4:	bf00      	nop
700019c6:	46bd      	mov	sp, r7
700019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
700019cc:	4770      	bx	lr
700019ce:	bf00      	nop
700019d0:	e000ed00 	.word	0xe000ed00
700019d4:	e000ed90 	.word	0xe000ed90

700019d8 <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
700019d8:	b480      	push	{r7}
700019da:	b083      	sub	sp, #12
700019dc:	af00      	add	r7, sp, #0
700019de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
700019e0:	687b      	ldr	r3, [r7, #4]
700019e2:	785a      	ldrb	r2, [r3, #1]
700019e4:	4b1e      	ldr	r3, [pc, #120]	@ (70001a60 <HAL_MPU_ConfigRegion+0x88>)
700019e6:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
700019e8:	4b1d      	ldr	r3, [pc, #116]	@ (70001a60 <HAL_MPU_ConfigRegion+0x88>)
700019ea:	691b      	ldr	r3, [r3, #16]
700019ec:	4a1c      	ldr	r2, [pc, #112]	@ (70001a60 <HAL_MPU_ConfigRegion+0x88>)
700019ee:	f023 0301 	bic.w	r3, r3, #1
700019f2:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
700019f4:	4b1a      	ldr	r3, [pc, #104]	@ (70001a60 <HAL_MPU_ConfigRegion+0x88>)
700019f6:	691b      	ldr	r3, [r3, #16]
700019f8:	4a19      	ldr	r2, [pc, #100]	@ (70001a60 <HAL_MPU_ConfigRegion+0x88>)
700019fa:	f023 0301 	bic.w	r3, r3, #1
700019fe:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
70001a00:	4a17      	ldr	r2, [pc, #92]	@ (70001a60 <HAL_MPU_ConfigRegion+0x88>)
70001a02:	687b      	ldr	r3, [r7, #4]
70001a04:	685b      	ldr	r3, [r3, #4]
70001a06:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001a08:	687b      	ldr	r3, [r7, #4]
70001a0a:	7b1b      	ldrb	r3, [r3, #12]
70001a0c:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
70001a0e:	687b      	ldr	r3, [r7, #4]
70001a10:	7adb      	ldrb	r3, [r3, #11]
70001a12:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001a14:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
70001a16:	687b      	ldr	r3, [r7, #4]
70001a18:	7a9b      	ldrb	r3, [r3, #10]
70001a1a:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
70001a1c:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
70001a1e:	687b      	ldr	r3, [r7, #4]
70001a20:	7b5b      	ldrb	r3, [r3, #13]
70001a22:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
70001a24:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
70001a26:	687b      	ldr	r3, [r7, #4]
70001a28:	7b9b      	ldrb	r3, [r3, #14]
70001a2a:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
70001a2c:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
70001a2e:	687b      	ldr	r3, [r7, #4]
70001a30:	7bdb      	ldrb	r3, [r3, #15]
70001a32:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
70001a34:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
70001a36:	687b      	ldr	r3, [r7, #4]
70001a38:	7a5b      	ldrb	r3, [r3, #9]
70001a3a:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
70001a3c:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
70001a3e:	687b      	ldr	r3, [r7, #4]
70001a40:	7a1b      	ldrb	r3, [r3, #8]
70001a42:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
70001a44:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
70001a46:	687a      	ldr	r2, [r7, #4]
70001a48:	7812      	ldrb	r2, [r2, #0]
70001a4a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001a4c:	4a04      	ldr	r2, [pc, #16]	@ (70001a60 <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
70001a4e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70001a50:	6113      	str	r3, [r2, #16]
}
70001a52:	bf00      	nop
70001a54:	370c      	adds	r7, #12
70001a56:	46bd      	mov	sp, r7
70001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
70001a5c:	4770      	bx	lr
70001a5e:	bf00      	nop
70001a60:	e000ed90 	.word	0xe000ed90

70001a64 <HAL_DCMIPP_Init>:
  * @brief  Initialize the selected HAL DCMIPP handle and associate a DCMIPP peripheral instance.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_Init(DCMIPP_HandleTypeDef *hdcmipp)
{
70001a64:	b580      	push	{r7, lr}
70001a66:	b084      	sub	sp, #16
70001a68:	af00      	add	r7, sp, #0
70001a6a:	6078      	str	r0, [r7, #4]
  uint32_t pipe_index;

  /* Check pointer validity */
  if (hdcmipp == NULL)
70001a6c:	687b      	ldr	r3, [r7, #4]
70001a6e:	2b00      	cmp	r3, #0
70001a70:	d101      	bne.n	70001a76 <HAL_DCMIPP_Init+0x12>
  {
    return HAL_ERROR;
70001a72:	2301      	movs	r3, #1
70001a74:	e020      	b.n	70001ab8 <HAL_DCMIPP_Init+0x54>
  }

  /* Check function parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));

  if (hdcmipp->State == HAL_DCMIPP_STATE_RESET)
70001a76:	687b      	ldr	r3, [r7, #4]
70001a78:	791b      	ldrb	r3, [r3, #4]
70001a7a:	b2db      	uxtb	r3, r3
70001a7c:	2b00      	cmp	r3, #0
70001a7e:	d102      	bne.n	70001a86 <HAL_DCMIPP_Init+0x22>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmipp->MspInitCallback(hdcmipp);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMIPP_MspInit(hdcmipp);
70001a80:	6878      	ldr	r0, [r7, #4]
70001a82:	f7fe fee3 	bl	7000084c <HAL_DCMIPP_MspInit>
#endif /* (USE_HAL_DCMIPP_REGISTER_CALLBACKS) */
  }

  /* Change the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_BUSY;
70001a86:	687b      	ldr	r3, [r7, #4]
70001a88:	2203      	movs	r2, #3
70001a8a:	711a      	strb	r2, [r3, #4]

  /* Reset DCMIPP Pipe state */
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
70001a8c:	2300      	movs	r3, #0
70001a8e:	60fb      	str	r3, [r7, #12]
70001a90:	e008      	b.n	70001aa4 <HAL_DCMIPP_Init+0x40>
  {
    hdcmipp->PipeState[pipe_index] = HAL_DCMIPP_PIPE_STATE_RESET;
70001a92:	687a      	ldr	r2, [r7, #4]
70001a94:	68fb      	ldr	r3, [r7, #12]
70001a96:	4413      	add	r3, r2
70001a98:	3305      	adds	r3, #5
70001a9a:	2200      	movs	r2, #0
70001a9c:	701a      	strb	r2, [r3, #0]
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
70001a9e:	68fb      	ldr	r3, [r7, #12]
70001aa0:	3301      	adds	r3, #1
70001aa2:	60fb      	str	r3, [r7, #12]
70001aa4:	68fb      	ldr	r3, [r7, #12]
70001aa6:	2b00      	cmp	r3, #0
70001aa8:	d0f3      	beq.n	70001a92 <HAL_DCMIPP_Init+0x2e>
  }

  /* Update error code */
  hdcmipp->ErrorCode = HAL_DCMIPP_ERROR_NONE;
70001aaa:	687b      	ldr	r3, [r7, #4]
70001aac:	2200      	movs	r2, #0
70001aae:	609a      	str	r2, [r3, #8]

  /* Update the DCMIPP state*/
  hdcmipp->State = HAL_DCMIPP_STATE_INIT;
70001ab0:	687b      	ldr	r3, [r7, #4]
70001ab2:	2201      	movs	r2, #1
70001ab4:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
70001ab6:	2300      	movs	r3, #0
}
70001ab8:	4618      	mov	r0, r3
70001aba:	3710      	adds	r7, #16
70001abc:	46bd      	mov	sp, r7
70001abe:	bd80      	pop	{r7, pc}

70001ac0 <HAL_DCMIPP_PARALLEL_SetConfig>:
  *                         the parallel Interface configuration information for DCMIPP.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PARALLEL_SetConfig(DCMIPP_HandleTypeDef *hdcmipp,
                                                const DCMIPP_ParallelConfTypeDef *pParallelConfig)
{
70001ac0:	b480      	push	{r7}
70001ac2:	b085      	sub	sp, #20
70001ac4:	af00      	add	r7, sp, #0
70001ac6:	6078      	str	r0, [r7, #4]
70001ac8:	6039      	str	r1, [r7, #0]
  uint32_t prcr_reg;
  uint32_t prescr_reg;

  /* Check parameters */
  if ((hdcmipp == NULL) || (pParallelConfig == NULL))
70001aca:	687b      	ldr	r3, [r7, #4]
70001acc:	2b00      	cmp	r3, #0
70001ace:	d002      	beq.n	70001ad6 <HAL_DCMIPP_PARALLEL_SetConfig+0x16>
70001ad0:	683b      	ldr	r3, [r7, #0]
70001ad2:	2b00      	cmp	r3, #0
70001ad4:	d101      	bne.n	70001ada <HAL_DCMIPP_PARALLEL_SetConfig+0x1a>
  {
    return HAL_ERROR;
70001ad6:	2301      	movs	r3, #1
70001ad8:	e059      	b.n	70001b8e <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  assert_param(IS_DCMIPP_SYNC_MODE(pParallelConfig->SynchroMode));
  assert_param(IS_DCMIPP_SWAP_BITS(pParallelConfig->SwapBits));
  assert_param(IS_DCMIPP_SWAP_CYCLES(pParallelConfig->SwapCycles));

  /* Check DCMIPP state */
  if (hdcmipp->State != HAL_DCMIPP_STATE_INIT)
70001ada:	687b      	ldr	r3, [r7, #4]
70001adc:	791b      	ldrb	r3, [r3, #4]
70001ade:	b2db      	uxtb	r3, r3
70001ae0:	2b01      	cmp	r3, #1
70001ae2:	d001      	beq.n	70001ae8 <HAL_DCMIPP_PARALLEL_SetConfig+0x28>
  {
    return HAL_ERROR;
70001ae4:	2301      	movs	r3, #1
70001ae6:	e052      	b.n	70001b8e <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  }
  else
  {
    /* Configures the Format, VS, HS, PCK polarity, ExtendedDataMode, SynchronisationMode, Swap Cycles and bits */
    prcr_reg  = ((pParallelConfig->Format)           | \
70001ae8:	683b      	ldr	r3, [r7, #0]
70001aea:	681a      	ldr	r2, [r3, #0]
                 (pParallelConfig->VSPolarity)       | \
70001aec:	683b      	ldr	r3, [r7, #0]
70001aee:	685b      	ldr	r3, [r3, #4]
    prcr_reg  = ((pParallelConfig->Format)           | \
70001af0:	431a      	orrs	r2, r3
                 (pParallelConfig->HSPolarity)       | \
70001af2:	683b      	ldr	r3, [r7, #0]
70001af4:	689b      	ldr	r3, [r3, #8]
                 (pParallelConfig->VSPolarity)       | \
70001af6:	431a      	orrs	r2, r3
                 (pParallelConfig->PCKPolarity)      | \
70001af8:	683b      	ldr	r3, [r7, #0]
70001afa:	68db      	ldr	r3, [r3, #12]
                 (pParallelConfig->HSPolarity)       | \
70001afc:	431a      	orrs	r2, r3
                 (pParallelConfig->ExtendedDataMode) | \
70001afe:	683b      	ldr	r3, [r7, #0]
70001b00:	691b      	ldr	r3, [r3, #16]
                 (pParallelConfig->PCKPolarity)      | \
70001b02:	431a      	orrs	r2, r3
                 (pParallelConfig->SynchroMode)      | \
70001b04:	683b      	ldr	r3, [r7, #0]
70001b06:	695b      	ldr	r3, [r3, #20]
                 (pParallelConfig->ExtendedDataMode) | \
70001b08:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapCycles)       | \
70001b0a:	683b      	ldr	r3, [r7, #0]
70001b0c:	6a1b      	ldr	r3, [r3, #32]
                 (pParallelConfig->SynchroMode)      | \
70001b0e:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapBits));
70001b10:	683b      	ldr	r3, [r7, #0]
70001b12:	69db      	ldr	r3, [r3, #28]
    prcr_reg  = ((pParallelConfig->Format)           | \
70001b14:	4313      	orrs	r3, r2
70001b16:	60fb      	str	r3, [r7, #12]

    WRITE_REG(hdcmipp->Instance->PRCR, prcr_reg);
70001b18:	687b      	ldr	r3, [r7, #4]
70001b1a:	681b      	ldr	r3, [r3, #0]
70001b1c:	68fa      	ldr	r2, [r7, #12]
70001b1e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    if (pParallelConfig->SynchroMode == DCMIPP_SYNCHRO_EMBEDDED)
70001b22:	683b      	ldr	r3, [r7, #0]
70001b24:	695b      	ldr	r3, [r3, #20]
70001b26:	2b10      	cmp	r3, #16
70001b28:	d119      	bne.n	70001b5e <HAL_DCMIPP_PARALLEL_SetConfig+0x9e>
    {
      /* Set Embedded Sync codes */
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70001b2a:	683b      	ldr	r3, [r7, #0]
70001b2c:	7edb      	ldrb	r3, [r3, #27]
70001b2e:	061a      	lsls	r2, r3, #24
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
70001b30:	683b      	ldr	r3, [r7, #0]
70001b32:	7e9b      	ldrb	r3, [r3, #26]
70001b34:	041b      	lsls	r3, r3, #16
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70001b36:	4313      	orrs	r3, r2
                    ((uint32_t)pParallelConfig->SynchroCodes.FrameStartCode << DCMIPP_PRESCR_FSC_Pos) | \
70001b38:	683a      	ldr	r2, [r7, #0]
70001b3a:	7e12      	ldrb	r2, [r2, #24]
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
70001b3c:	431a      	orrs	r2, r3
                    ((uint32_t)pParallelConfig->SynchroCodes.LineStartCode << DCMIPP_PRESCR_LSC_Pos));
70001b3e:	683b      	ldr	r3, [r7, #0]
70001b40:	7e5b      	ldrb	r3, [r3, #25]
70001b42:	021b      	lsls	r3, r3, #8
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
70001b44:	4313      	orrs	r3, r2
70001b46:	60bb      	str	r3, [r7, #8]

      WRITE_REG(hdcmipp->Instance->PRESCR, prescr_reg);
70001b48:	687b      	ldr	r3, [r7, #4]
70001b4a:	681b      	ldr	r3, [r3, #0]
70001b4c:	68ba      	ldr	r2, [r7, #8]
70001b4e:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

      /* Set Embedded Sync Unmask codes : All codes are unmasked */
      WRITE_REG(hdcmipp->Instance->PRESUR, 0xFFFFFFFFU);
70001b52:	687b      	ldr	r3, [r7, #4]
70001b54:	681b      	ldr	r3, [r3, #0]
70001b56:	f04f 32ff 	mov.w	r2, #4294967295
70001b5a:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    }

    /* Enable the Synchronization error interrupt on parallel interface */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
70001b5e:	687b      	ldr	r3, [r7, #4]
70001b60:	681b      	ldr	r3, [r3, #0]
70001b62:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
70001b66:	687b      	ldr	r3, [r7, #4]
70001b68:	681b      	ldr	r3, [r3, #0]
70001b6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
70001b6e:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

    /* Enable Parallel interface */
    SET_BIT(hdcmipp->Instance->PRCR, DCMIPP_PRCR_ENABLE);
70001b72:	687b      	ldr	r3, [r7, #4]
70001b74:	681b      	ldr	r3, [r3, #0]
70001b76:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
70001b7a:	687b      	ldr	r3, [r7, #4]
70001b7c:	681b      	ldr	r3, [r3, #0]
70001b7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
70001b82:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

  }

  /* Update the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_READY;
70001b86:	687b      	ldr	r3, [r7, #4]
70001b88:	2202      	movs	r2, #2
70001b8a:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
70001b8c:	2300      	movs	r3, #0
}
70001b8e:	4618      	mov	r0, r3
70001b90:	3714      	adds	r7, #20
70001b92:	46bd      	mov	sp, r7
70001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
70001b98:	4770      	bx	lr

70001b9a <HAL_DCMIPP_PIPE_SetConfig>:
  * @param  pPipeConfig pointer to pipe configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                            const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
70001b9a:	b580      	push	{r7, lr}
70001b9c:	b086      	sub	sp, #24
70001b9e:	af00      	add	r7, sp, #0
70001ba0:	60f8      	str	r0, [r7, #12]
70001ba2:	60b9      	str	r1, [r7, #8]
70001ba4:	607a      	str	r2, [r7, #4]
  HAL_DCMIPP_PipeStateTypeDef pipe_state;

  /* Check the DCMIPP peripheral handle parameter and pPipeConfig parameter */
  if ((hdcmipp == NULL) || (pPipeConfig == NULL))
70001ba6:	68fb      	ldr	r3, [r7, #12]
70001ba8:	2b00      	cmp	r3, #0
70001baa:	d002      	beq.n	70001bb2 <HAL_DCMIPP_PIPE_SetConfig+0x18>
70001bac:	687b      	ldr	r3, [r7, #4]
70001bae:	2b00      	cmp	r3, #0
70001bb0:	d101      	bne.n	70001bb6 <HAL_DCMIPP_PIPE_SetConfig+0x1c>
  {
    return HAL_ERROR;
70001bb2:	2301      	movs	r3, #1
70001bb4:	e026      	b.n	70001c04 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
  /* Check the parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_FRAME_RATE(pPipeConfig->FrameRate));
  /* Get Pipe State */
  pipe_state = hdcmipp->PipeState[Pipe];
70001bb6:	68fa      	ldr	r2, [r7, #12]
70001bb8:	68bb      	ldr	r3, [r7, #8]
70001bba:	4413      	add	r3, r2
70001bbc:	3305      	adds	r3, #5
70001bbe:	781b      	ldrb	r3, [r3, #0]
70001bc0:	75fb      	strb	r3, [r7, #23]

  if (hdcmipp->State == HAL_DCMIPP_STATE_READY)
70001bc2:	68fb      	ldr	r3, [r7, #12]
70001bc4:	791b      	ldrb	r3, [r3, #4]
70001bc6:	b2db      	uxtb	r3, r3
70001bc8:	2b02      	cmp	r3, #2
70001bca:	d11a      	bne.n	70001c02 <HAL_DCMIPP_PIPE_SetConfig+0x68>
  {
    if ((pipe_state == HAL_DCMIPP_PIPE_STATE_RESET) || (pipe_state == HAL_DCMIPP_PIPE_STATE_ERROR))
70001bcc:	7dfb      	ldrb	r3, [r7, #23]
70001bce:	2b00      	cmp	r3, #0
70001bd0:	d002      	beq.n	70001bd8 <HAL_DCMIPP_PIPE_SetConfig+0x3e>
70001bd2:	7dfb      	ldrb	r3, [r7, #23]
70001bd4:	2b04      	cmp	r3, #4
70001bd6:	d112      	bne.n	70001bfe <HAL_DCMIPP_PIPE_SetConfig+0x64>
    {
      /* Update the DCMIPP PIPE state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70001bd8:	68fa      	ldr	r2, [r7, #12]
70001bda:	68bb      	ldr	r3, [r7, #8]
70001bdc:	4413      	add	r3, r2
70001bde:	3305      	adds	r3, #5
70001be0:	2202      	movs	r2, #2
70001be2:	701a      	strb	r2, [r3, #0]

      /* Initialize the DCMIPP Pipe registers */
      Pipe_Config(hdcmipp, Pipe, pPipeConfig);
70001be4:	687a      	ldr	r2, [r7, #4]
70001be6:	68b9      	ldr	r1, [r7, #8]
70001be8:	68f8      	ldr	r0, [r7, #12]
70001bea:	f000 f839 	bl	70001c60 <Pipe_Config>

      /* Update the DCMIPP pipe state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_READY;
70001bee:	68fa      	ldr	r2, [r7, #12]
70001bf0:	68bb      	ldr	r3, [r7, #8]
70001bf2:	4413      	add	r3, r2
70001bf4:	3305      	adds	r3, #5
70001bf6:	2201      	movs	r2, #1
70001bf8:	701a      	strb	r2, [r3, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
70001bfa:	2300      	movs	r3, #0
70001bfc:	e002      	b.n	70001c04 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
      return HAL_ERROR;
70001bfe:	2301      	movs	r3, #1
70001c00:	e000      	b.n	70001c04 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
    return HAL_ERROR;
70001c02:	2301      	movs	r3, #1
}
70001c04:	4618      	mov	r0, r3
70001c06:	3718      	adds	r7, #24
70001c08:	46bd      	mov	sp, r7
70001c0a:	bd80      	pop	{r7, pc}

70001c0c <HAL_DCMIPP_PIPE_Start>:
  * @param  CaptureMode DCMIPP capture mode for the pipe can be a value from @ref DCMIPP_Capture_Mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_Start(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, uint32_t DstAddress,
                                        uint32_t CaptureMode)
{
70001c0c:	b580      	push	{r7, lr}
70001c0e:	b084      	sub	sp, #16
70001c10:	af00      	add	r7, sp, #0
70001c12:	60f8      	str	r0, [r7, #12]
70001c14:	60b9      	str	r1, [r7, #8]
70001c16:	607a      	str	r2, [r7, #4]
70001c18:	603b      	str	r3, [r7, #0]
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_CAPTURE_MODE(CaptureMode));

  /* Check pointer validity */
  if ((hdcmipp == NULL) || ((DstAddress & 0xFU) != 0U))
70001c1a:	68fb      	ldr	r3, [r7, #12]
70001c1c:	2b00      	cmp	r3, #0
70001c1e:	d004      	beq.n	70001c2a <HAL_DCMIPP_PIPE_Start+0x1e>
70001c20:	687b      	ldr	r3, [r7, #4]
70001c22:	f003 030f 	and.w	r3, r3, #15
70001c26:	2b00      	cmp	r3, #0
70001c28:	d001      	beq.n	70001c2e <HAL_DCMIPP_PIPE_Start+0x22>
  {
    return HAL_ERROR;
70001c2a:	2301      	movs	r3, #1
70001c2c:	e014      	b.n	70001c58 <HAL_DCMIPP_PIPE_Start+0x4c>
  }

  /* Check DCMIPP pipe state */
  if (hdcmipp->PipeState[Pipe]  != HAL_DCMIPP_PIPE_STATE_READY)
70001c2e:	68fa      	ldr	r2, [r7, #12]
70001c30:	68bb      	ldr	r3, [r7, #8]
70001c32:	4413      	add	r3, r2
70001c34:	3305      	adds	r3, #5
70001c36:	781b      	ldrb	r3, [r3, #0]
70001c38:	b2db      	uxtb	r3, r3
70001c3a:	2b01      	cmp	r3, #1
70001c3c:	d001      	beq.n	70001c42 <HAL_DCMIPP_PIPE_Start+0x36>
  {
    return HAL_ERROR;
70001c3e:	2301      	movs	r3, #1
70001c40:	e00a      	b.n	70001c58 <HAL_DCMIPP_PIPE_Start+0x4c>
  }

  /* Set Capture Mode and Destination address for the selected pipe */
  DCMIPP_SetConfig(hdcmipp, Pipe, DstAddress, CaptureMode);
70001c42:	683b      	ldr	r3, [r7, #0]
70001c44:	687a      	ldr	r2, [r7, #4]
70001c46:	68b9      	ldr	r1, [r7, #8]
70001c48:	68f8      	ldr	r0, [r7, #12]
70001c4a:	f000 f825 	bl	70001c98 <DCMIPP_SetConfig>

  /* Enable Capture for the selected Pipe */
  DCMIPP_EnableCapture(hdcmipp, Pipe);
70001c4e:	68b9      	ldr	r1, [r7, #8]
70001c50:	68f8      	ldr	r0, [r7, #12]
70001c52:	f000 f851 	bl	70001cf8 <DCMIPP_EnableCapture>

  return HAL_OK;
70001c56:	2300      	movs	r3, #0
}
70001c58:	4618      	mov	r0, r3
70001c5a:	3710      	adds	r7, #16
70001c5c:	46bd      	mov	sp, r7
70001c5e:	bd80      	pop	{r7, pc}

70001c60 <Pipe_Config>:
  * @param  pPipeConfig pointer to the DCMIPP_PipeConfTypeDef structure that contains
  *                     the configuration information for the pipe.
  * @retval None
  */
static void Pipe_Config(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
70001c60:	b480      	push	{r7}
70001c62:	b085      	sub	sp, #20
70001c64:	af00      	add	r7, sp, #0
70001c66:	60f8      	str	r0, [r7, #12]
70001c68:	60b9      	str	r1, [r7, #8]
70001c6a:	607a      	str	r2, [r7, #4]
  if (Pipe == DCMIPP_PIPE0)
70001c6c:	68bb      	ldr	r3, [r7, #8]
70001c6e:	2b00      	cmp	r3, #0
70001c70:	d10c      	bne.n	70001c8c <Pipe_Config+0x2c>
  {
    /* Configure Pipe0 */
    /* Configure Frame Rate */
    MODIFY_REG(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_FRATE, pPipeConfig->FrameRate);
70001c72:	68fb      	ldr	r3, [r7, #12]
70001c74:	681b      	ldr	r3, [r3, #0]
70001c76:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
70001c7a:	f023 0103 	bic.w	r1, r3, #3
70001c7e:	687b      	ldr	r3, [r7, #4]
70001c80:	681a      	ldr	r2, [r3, #0]
70001c82:	68fb      	ldr	r3, [r7, #12]
70001c84:	681b      	ldr	r3, [r3, #0]
70001c86:	430a      	orrs	r2, r1
70001c88:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70001c8c:	bf00      	nop
70001c8e:	3714      	adds	r7, #20
70001c90:	46bd      	mov	sp, r7
70001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
70001c96:	4770      	bx	lr

70001c98 <DCMIPP_SetConfig>:
  * @param  DstAddress  Specifies the destination memory address for the captured data.
  * @param  CaptureMode Specifies the capture mode to be set for the pipe.
  * @retval None
  */
static void DCMIPP_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, uint32_t DstAddress, uint32_t CaptureMode)
{
70001c98:	b480      	push	{r7}
70001c9a:	b085      	sub	sp, #20
70001c9c:	af00      	add	r7, sp, #0
70001c9e:	60f8      	str	r0, [r7, #12]
70001ca0:	60b9      	str	r1, [r7, #8]
70001ca2:	607a      	str	r2, [r7, #4]
70001ca4:	603b      	str	r3, [r7, #0]
  if (Pipe == DCMIPP_PIPE0)
70001ca6:	68bb      	ldr	r3, [r7, #8]
70001ca8:	2b00      	cmp	r3, #0
70001caa:	d11f      	bne.n	70001cec <DCMIPP_SetConfig+0x54>
  {
    /* Update the DCMIPP pipe State */
    hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70001cac:	68fa      	ldr	r2, [r7, #12]
70001cae:	68bb      	ldr	r3, [r7, #8]
70001cb0:	4413      	add	r3, r2
70001cb2:	3305      	adds	r3, #5
70001cb4:	2202      	movs	r2, #2
70001cb6:	701a      	strb	r2, [r3, #0]

    /* Set the capture mode */
    hdcmipp->Instance->P0FCTCR |= CaptureMode;
70001cb8:	68fb      	ldr	r3, [r7, #12]
70001cba:	681b      	ldr	r3, [r3, #0]
70001cbc:	f8d3 1500 	ldr.w	r1, [r3, #1280]	@ 0x500
70001cc0:	68fb      	ldr	r3, [r7, #12]
70001cc2:	681b      	ldr	r3, [r3, #0]
70001cc4:	683a      	ldr	r2, [r7, #0]
70001cc6:	430a      	orrs	r2, r1
70001cc8:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500

    /* Set the destination address */
    WRITE_REG(hdcmipp->Instance->P0PPM0AR1, DstAddress);
70001ccc:	68fb      	ldr	r3, [r7, #12]
70001cce:	681b      	ldr	r3, [r3, #0]
70001cd0:	687a      	ldr	r2, [r7, #4]
70001cd2:	f8c3 25c4 	str.w	r2, [r3, #1476]	@ 0x5c4

    /* Enable all required interrupts lines for the PIPE0 */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PIPE0_FRAME | DCMIPP_IT_PIPE0_VSYNC | DCMIPP_IT_PIPE0_OVR |
70001cd6:	68fb      	ldr	r3, [r7, #12]
70001cd8:	681b      	ldr	r3, [r3, #0]
70001cda:	f8d3 13f0 	ldr.w	r1, [r3, #1008]	@ 0x3f0
70001cde:	68fb      	ldr	r3, [r7, #12]
70001ce0:	681a      	ldr	r2, [r3, #0]
70001ce2:	f248 6320 	movw	r3, #34336	@ 0x8620
70001ce6:	430b      	orrs	r3, r1
70001ce8:	f8c2 33f0 	str.w	r3, [r2, #1008]	@ 0x3f0
                           DCMIPP_IT_AXI_TRANSFER_ERROR);
  }
}
70001cec:	bf00      	nop
70001cee:	3714      	adds	r7, #20
70001cf0:	46bd      	mov	sp, r7
70001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
70001cf6:	4770      	bx	lr

70001cf8 <DCMIPP_EnableCapture>:
  * @param  hdcmipp     Pointer to DCMIPP handle
  * @param  Pipe        Specifies the DCMIPP pipe, can be a value from @ref DCMIPP_Pipes
  * @retval None
  */
static void DCMIPP_EnableCapture(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe)
{
70001cf8:	b480      	push	{r7}
70001cfa:	b083      	sub	sp, #12
70001cfc:	af00      	add	r7, sp, #0
70001cfe:	6078      	str	r0, [r7, #4]
70001d00:	6039      	str	r1, [r7, #0]
  if (Pipe == DCMIPP_PIPE0)
70001d02:	683b      	ldr	r3, [r7, #0]
70001d04:	2b00      	cmp	r3, #0
70001d06:	d113      	bne.n	70001d30 <DCMIPP_EnableCapture+0x38>
  {
    /* Activate the Pipe */
    SET_BIT(hdcmipp->Instance->P0FSCR, DCMIPP_P0FSCR_PIPEN);
70001d08:	687b      	ldr	r3, [r7, #4]
70001d0a:	681b      	ldr	r3, [r3, #0]
70001d0c:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
70001d10:	687b      	ldr	r3, [r7, #4]
70001d12:	681b      	ldr	r3, [r3, #0]
70001d14:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
70001d18:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

    /* Start the capture */
    SET_BIT(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_CPTREQ);
70001d1c:	687b      	ldr	r3, [r7, #4]
70001d1e:	681b      	ldr	r3, [r3, #0]
70001d20:	f8d3 2500 	ldr.w	r2, [r3, #1280]	@ 0x500
70001d24:	687b      	ldr	r3, [r7, #4]
70001d26:	681b      	ldr	r3, [r3, #0]
70001d28:	f042 0208 	orr.w	r2, r2, #8
70001d2c:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
70001d30:	bf00      	nop
70001d32:	370c      	adds	r7, #12
70001d34:	46bd      	mov	sp, r7
70001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
70001d3a:	4770      	bx	lr

70001d3c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
70001d3c:	b480      	push	{r7}
70001d3e:	b087      	sub	sp, #28
70001d40:	af00      	add	r7, sp, #0
70001d42:	6078      	str	r0, [r7, #4]
70001d44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
70001d46:	2300      	movs	r3, #0
70001d48:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70001d4a:	e143      	b.n	70001fd4 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
70001d4c:	683b      	ldr	r3, [r7, #0]
70001d4e:	681a      	ldr	r2, [r3, #0]
70001d50:	2101      	movs	r1, #1
70001d52:	697b      	ldr	r3, [r7, #20]
70001d54:	fa01 f303 	lsl.w	r3, r1, r3
70001d58:	4013      	ands	r3, r2
70001d5a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
70001d5c:	68fb      	ldr	r3, [r7, #12]
70001d5e:	2b00      	cmp	r3, #0
70001d60:	f000 8135 	beq.w	70001fce <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
70001d64:	683b      	ldr	r3, [r7, #0]
70001d66:	685b      	ldr	r3, [r3, #4]
70001d68:	f003 0303 	and.w	r3, r3, #3
70001d6c:	2b01      	cmp	r3, #1
70001d6e:	d005      	beq.n	70001d7c <HAL_GPIO_Init+0x40>
70001d70:	683b      	ldr	r3, [r7, #0]
70001d72:	685b      	ldr	r3, [r3, #4]
70001d74:	f003 0303 	and.w	r3, r3, #3
70001d78:	2b02      	cmp	r3, #2
70001d7a:	d130      	bne.n	70001dde <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
70001d7c:	687b      	ldr	r3, [r7, #4]
70001d7e:	689b      	ldr	r3, [r3, #8]
70001d80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70001d82:	697b      	ldr	r3, [r7, #20]
70001d84:	005b      	lsls	r3, r3, #1
70001d86:	2203      	movs	r2, #3
70001d88:	fa02 f303 	lsl.w	r3, r2, r3
70001d8c:	43db      	mvns	r3, r3
70001d8e:	693a      	ldr	r2, [r7, #16]
70001d90:	4013      	ands	r3, r2
70001d92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70001d94:	683b      	ldr	r3, [r7, #0]
70001d96:	68da      	ldr	r2, [r3, #12]
70001d98:	697b      	ldr	r3, [r7, #20]
70001d9a:	005b      	lsls	r3, r3, #1
70001d9c:	fa02 f303 	lsl.w	r3, r2, r3
70001da0:	693a      	ldr	r2, [r7, #16]
70001da2:	4313      	orrs	r3, r2
70001da4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
70001da6:	687b      	ldr	r3, [r7, #4]
70001da8:	693a      	ldr	r2, [r7, #16]
70001daa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
70001dac:	687b      	ldr	r3, [r7, #4]
70001dae:	685b      	ldr	r3, [r3, #4]
70001db0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
70001db2:	2201      	movs	r2, #1
70001db4:	697b      	ldr	r3, [r7, #20]
70001db6:	fa02 f303 	lsl.w	r3, r2, r3
70001dba:	43db      	mvns	r3, r3
70001dbc:	693a      	ldr	r2, [r7, #16]
70001dbe:	4013      	ands	r3, r2
70001dc0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
70001dc2:	683b      	ldr	r3, [r7, #0]
70001dc4:	685b      	ldr	r3, [r3, #4]
70001dc6:	091b      	lsrs	r3, r3, #4
70001dc8:	f003 0201 	and.w	r2, r3, #1
70001dcc:	697b      	ldr	r3, [r7, #20]
70001dce:	fa02 f303 	lsl.w	r3, r2, r3
70001dd2:	693a      	ldr	r2, [r7, #16]
70001dd4:	4313      	orrs	r3, r2
70001dd6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
70001dd8:	687b      	ldr	r3, [r7, #4]
70001dda:	693a      	ldr	r2, [r7, #16]
70001ddc:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70001dde:	683b      	ldr	r3, [r7, #0]
70001de0:	685b      	ldr	r3, [r3, #4]
70001de2:	f003 0303 	and.w	r3, r3, #3
70001de6:	2b03      	cmp	r3, #3
70001de8:	d109      	bne.n	70001dfe <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70001dea:	683b      	ldr	r3, [r7, #0]
70001dec:	685b      	ldr	r3, [r3, #4]
70001dee:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70001df2:	2b03      	cmp	r3, #3
70001df4:	d11b      	bne.n	70001e2e <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70001df6:	683b      	ldr	r3, [r7, #0]
70001df8:	689b      	ldr	r3, [r3, #8]
70001dfa:	2b01      	cmp	r3, #1
70001dfc:	d017      	beq.n	70001e2e <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
70001dfe:	687b      	ldr	r3, [r7, #4]
70001e00:	68db      	ldr	r3, [r3, #12]
70001e02:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
70001e04:	697b      	ldr	r3, [r7, #20]
70001e06:	005b      	lsls	r3, r3, #1
70001e08:	2203      	movs	r2, #3
70001e0a:	fa02 f303 	lsl.w	r3, r2, r3
70001e0e:	43db      	mvns	r3, r3
70001e10:	693a      	ldr	r2, [r7, #16]
70001e12:	4013      	ands	r3, r2
70001e14:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
70001e16:	683b      	ldr	r3, [r7, #0]
70001e18:	689a      	ldr	r2, [r3, #8]
70001e1a:	697b      	ldr	r3, [r7, #20]
70001e1c:	005b      	lsls	r3, r3, #1
70001e1e:	fa02 f303 	lsl.w	r3, r2, r3
70001e22:	693a      	ldr	r2, [r7, #16]
70001e24:	4313      	orrs	r3, r2
70001e26:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
70001e28:	687b      	ldr	r3, [r7, #4]
70001e2a:	693a      	ldr	r2, [r7, #16]
70001e2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
70001e2e:	683b      	ldr	r3, [r7, #0]
70001e30:	685b      	ldr	r3, [r3, #4]
70001e32:	f003 0303 	and.w	r3, r3, #3
70001e36:	2b02      	cmp	r3, #2
70001e38:	d123      	bne.n	70001e82 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
70001e3a:	697b      	ldr	r3, [r7, #20]
70001e3c:	08da      	lsrs	r2, r3, #3
70001e3e:	687b      	ldr	r3, [r7, #4]
70001e40:	3208      	adds	r2, #8
70001e42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70001e46:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70001e48:	697b      	ldr	r3, [r7, #20]
70001e4a:	f003 0307 	and.w	r3, r3, #7
70001e4e:	009b      	lsls	r3, r3, #2
70001e50:	220f      	movs	r2, #15
70001e52:	fa02 f303 	lsl.w	r3, r2, r3
70001e56:	43db      	mvns	r3, r3
70001e58:	693a      	ldr	r2, [r7, #16]
70001e5a:	4013      	ands	r3, r2
70001e5c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70001e5e:	683b      	ldr	r3, [r7, #0]
70001e60:	691a      	ldr	r2, [r3, #16]
70001e62:	697b      	ldr	r3, [r7, #20]
70001e64:	f003 0307 	and.w	r3, r3, #7
70001e68:	009b      	lsls	r3, r3, #2
70001e6a:	fa02 f303 	lsl.w	r3, r2, r3
70001e6e:	693a      	ldr	r2, [r7, #16]
70001e70:	4313      	orrs	r3, r2
70001e72:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
70001e74:	697b      	ldr	r3, [r7, #20]
70001e76:	08da      	lsrs	r2, r3, #3
70001e78:	687b      	ldr	r3, [r7, #4]
70001e7a:	3208      	adds	r2, #8
70001e7c:	6939      	ldr	r1, [r7, #16]
70001e7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
70001e82:	687b      	ldr	r3, [r7, #4]
70001e84:	681b      	ldr	r3, [r3, #0]
70001e86:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
70001e88:	697b      	ldr	r3, [r7, #20]
70001e8a:	005b      	lsls	r3, r3, #1
70001e8c:	2203      	movs	r2, #3
70001e8e:	fa02 f303 	lsl.w	r3, r2, r3
70001e92:	43db      	mvns	r3, r3
70001e94:	693a      	ldr	r2, [r7, #16]
70001e96:	4013      	ands	r3, r2
70001e98:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
70001e9a:	683b      	ldr	r3, [r7, #0]
70001e9c:	685b      	ldr	r3, [r3, #4]
70001e9e:	f003 0203 	and.w	r2, r3, #3
70001ea2:	697b      	ldr	r3, [r7, #20]
70001ea4:	005b      	lsls	r3, r3, #1
70001ea6:	fa02 f303 	lsl.w	r3, r2, r3
70001eaa:	693a      	ldr	r2, [r7, #16]
70001eac:	4313      	orrs	r3, r2
70001eae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
70001eb0:	687b      	ldr	r3, [r7, #4]
70001eb2:	693a      	ldr	r2, [r7, #16]
70001eb4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
70001eb6:	683b      	ldr	r3, [r7, #0]
70001eb8:	685b      	ldr	r3, [r3, #4]
70001eba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
70001ebe:	2b00      	cmp	r3, #0
70001ec0:	f000 8085 	beq.w	70001fce <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2u];
70001ec4:	4a4b      	ldr	r2, [pc, #300]	@ (70001ff4 <HAL_GPIO_Init+0x2b8>)
70001ec6:	697b      	ldr	r3, [r7, #20]
70001ec8:	089b      	lsrs	r3, r3, #2
70001eca:	334c      	adds	r3, #76	@ 0x4c
70001ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
70001ed0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70001ed2:	697b      	ldr	r3, [r7, #20]
70001ed4:	f003 0303 	and.w	r3, r3, #3
70001ed8:	009b      	lsls	r3, r3, #2
70001eda:	220f      	movs	r2, #15
70001edc:	fa02 f303 	lsl.w	r3, r2, r3
70001ee0:	43db      	mvns	r3, r3
70001ee2:	693a      	ldr	r2, [r7, #16]
70001ee4:	4013      	ands	r3, r2
70001ee6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70001ee8:	687b      	ldr	r3, [r7, #4]
70001eea:	0a9a      	lsrs	r2, r3, #10
70001eec:	4b42      	ldr	r3, [pc, #264]	@ (70001ff8 <HAL_GPIO_Init+0x2bc>)
70001eee:	4013      	ands	r3, r2
70001ef0:	697a      	ldr	r2, [r7, #20]
70001ef2:	f002 0203 	and.w	r2, r2, #3
70001ef6:	0092      	lsls	r2, r2, #2
70001ef8:	4093      	lsls	r3, r2
70001efa:	693a      	ldr	r2, [r7, #16]
70001efc:	4313      	orrs	r3, r2
70001efe:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
70001f00:	493c      	ldr	r1, [pc, #240]	@ (70001ff4 <HAL_GPIO_Init+0x2b8>)
70001f02:	697b      	ldr	r3, [r7, #20]
70001f04:	089b      	lsrs	r3, r3, #2
70001f06:	334c      	adds	r3, #76	@ 0x4c
70001f08:	693a      	ldr	r2, [r7, #16]
70001f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
70001f0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001f12:	681b      	ldr	r3, [r3, #0]
70001f14:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001f16:	68fb      	ldr	r3, [r7, #12]
70001f18:	43db      	mvns	r3, r3
70001f1a:	693a      	ldr	r2, [r7, #16]
70001f1c:	4013      	ands	r3, r2
70001f1e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
70001f20:	683b      	ldr	r3, [r7, #0]
70001f22:	685b      	ldr	r3, [r3, #4]
70001f24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70001f28:	2b00      	cmp	r3, #0
70001f2a:	d003      	beq.n	70001f34 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
70001f2c:	693a      	ldr	r2, [r7, #16]
70001f2e:	68fb      	ldr	r3, [r7, #12]
70001f30:	4313      	orrs	r3, r2
70001f32:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
70001f34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001f38:	693b      	ldr	r3, [r7, #16]
70001f3a:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
70001f3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001f40:	685b      	ldr	r3, [r3, #4]
70001f42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001f44:	68fb      	ldr	r3, [r7, #12]
70001f46:	43db      	mvns	r3, r3
70001f48:	693a      	ldr	r2, [r7, #16]
70001f4a:	4013      	ands	r3, r2
70001f4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
70001f4e:	683b      	ldr	r3, [r7, #0]
70001f50:	685b      	ldr	r3, [r3, #4]
70001f52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70001f56:	2b00      	cmp	r3, #0
70001f58:	d003      	beq.n	70001f62 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
70001f5a:	693a      	ldr	r2, [r7, #16]
70001f5c:	68fb      	ldr	r3, [r7, #12]
70001f5e:	4313      	orrs	r3, r2
70001f60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
70001f62:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001f66:	693b      	ldr	r3, [r7, #16]
70001f68:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
70001f6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001f6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70001f72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001f74:	68fb      	ldr	r3, [r7, #12]
70001f76:	43db      	mvns	r3, r3
70001f78:	693a      	ldr	r2, [r7, #16]
70001f7a:	4013      	ands	r3, r2
70001f7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
70001f7e:	683b      	ldr	r3, [r7, #0]
70001f80:	685b      	ldr	r3, [r3, #4]
70001f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70001f86:	2b00      	cmp	r3, #0
70001f88:	d003      	beq.n	70001f92 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
70001f8a:	693a      	ldr	r2, [r7, #16]
70001f8c:	68fb      	ldr	r3, [r7, #12]
70001f8e:	4313      	orrs	r3, r2
70001f90:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
70001f92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001f96:	693b      	ldr	r3, [r7, #16]
70001f98:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
70001f9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70001fa0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70001fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70001fa6:	68fb      	ldr	r3, [r7, #12]
70001fa8:	43db      	mvns	r3, r3
70001faa:	693a      	ldr	r2, [r7, #16]
70001fac:	4013      	ands	r3, r2
70001fae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
70001fb0:	683b      	ldr	r3, [r7, #0]
70001fb2:	685b      	ldr	r3, [r3, #4]
70001fb4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70001fb8:	2b00      	cmp	r3, #0
70001fba:	d003      	beq.n	70001fc4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
70001fbc:	693a      	ldr	r2, [r7, #16]
70001fbe:	68fb      	ldr	r3, [r7, #12]
70001fc0:	4313      	orrs	r3, r2
70001fc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
70001fc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70001fc8:	693b      	ldr	r3, [r7, #16]
70001fca:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
70001fce:	697b      	ldr	r3, [r7, #20]
70001fd0:	3301      	adds	r3, #1
70001fd2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70001fd4:	683b      	ldr	r3, [r7, #0]
70001fd6:	681a      	ldr	r2, [r3, #0]
70001fd8:	697b      	ldr	r3, [r7, #20]
70001fda:	fa22 f303 	lsr.w	r3, r2, r3
70001fde:	2b00      	cmp	r3, #0
70001fe0:	f47f aeb4 	bne.w	70001d4c <HAL_GPIO_Init+0x10>
  }
}
70001fe4:	bf00      	nop
70001fe6:	bf00      	nop
70001fe8:	371c      	adds	r7, #28
70001fea:	46bd      	mov	sp, r7
70001fec:	f85d 7b04 	ldr.w	r7, [sp], #4
70001ff0:	4770      	bx	lr
70001ff2:	bf00      	nop
70001ff4:	58000400 	.word	0x58000400
70001ff8:	0029ff7f 	.word	0x0029ff7f

70001ffc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
70001ffc:	b580      	push	{r7, lr}
70001ffe:	b084      	sub	sp, #16
70002000:	af00      	add	r7, sp, #0
70002002:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002004:	687b      	ldr	r3, [r7, #4]
70002006:	681b      	ldr	r3, [r3, #0]
70002008:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
7000200a:	687b      	ldr	r3, [r7, #4]
7000200c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002010:	2b01      	cmp	r3, #1
70002012:	d101      	bne.n	70002018 <HAL_PCD_Start+0x1c>
70002014:	2302      	movs	r3, #2
70002016:	e022      	b.n	7000205e <HAL_PCD_Start+0x62>
70002018:	687b      	ldr	r3, [r7, #4]
7000201a:	2201      	movs	r2, #1
7000201c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
70002020:	68fb      	ldr	r3, [r7, #12]
70002022:	68db      	ldr	r3, [r3, #12]
70002024:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70002028:	2b00      	cmp	r3, #0
7000202a:	d009      	beq.n	70002040 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
7000202c:	687b      	ldr	r3, [r7, #4]
7000202e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
70002030:	2b01      	cmp	r3, #1
70002032:	d105      	bne.n	70002040 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
70002034:	68fb      	ldr	r3, [r7, #12]
70002036:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70002038:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
7000203c:	68fb      	ldr	r3, [r7, #12]
7000203e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
70002040:	687b      	ldr	r3, [r7, #4]
70002042:	681b      	ldr	r3, [r3, #0]
70002044:	4618      	mov	r0, r3
70002046:	f003 f9d1 	bl	700053ec <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
7000204a:	687b      	ldr	r3, [r7, #4]
7000204c:	681b      	ldr	r3, [r3, #0]
7000204e:	4618      	mov	r0, r3
70002050:	f004 f876 	bl	70006140 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
70002054:	687b      	ldr	r3, [r7, #4]
70002056:	2200      	movs	r2, #0
70002058:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
7000205c:	2300      	movs	r3, #0
}
7000205e:	4618      	mov	r0, r3
70002060:	3710      	adds	r7, #16
70002062:	46bd      	mov	sp, r7
70002064:	bd80      	pop	{r7, pc}

70002066 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
70002066:	b590      	push	{r4, r7, lr}
70002068:	b08d      	sub	sp, #52	@ 0x34
7000206a:	af00      	add	r7, sp, #0
7000206c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
7000206e:	687b      	ldr	r3, [r7, #4]
70002070:	681b      	ldr	r3, [r3, #0]
70002072:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002074:	6a3b      	ldr	r3, [r7, #32]
70002076:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
70002078:	687b      	ldr	r3, [r7, #4]
7000207a:	681b      	ldr	r3, [r3, #0]
7000207c:	4618      	mov	r0, r3
7000207e:	f004 f913 	bl	700062a8 <USB_GetMode>
70002082:	4603      	mov	r3, r0
70002084:	2b00      	cmp	r3, #0
70002086:	f040 84b9 	bne.w	700029fc <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
7000208a:	687b      	ldr	r3, [r7, #4]
7000208c:	681b      	ldr	r3, [r3, #0]
7000208e:	4618      	mov	r0, r3
70002090:	f004 f877 	bl	70006182 <USB_ReadInterrupts>
70002094:	4603      	mov	r3, r0
70002096:	2b00      	cmp	r3, #0
70002098:	f000 84af 	beq.w	700029fa <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
7000209c:	69fb      	ldr	r3, [r7, #28]
7000209e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700020a2:	689b      	ldr	r3, [r3, #8]
700020a4:	0a1b      	lsrs	r3, r3, #8
700020a6:	f3c3 020d 	ubfx	r2, r3, #0, #14
700020aa:	687b      	ldr	r3, [r7, #4]
700020ac:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
700020b0:	687b      	ldr	r3, [r7, #4]
700020b2:	681b      	ldr	r3, [r3, #0]
700020b4:	4618      	mov	r0, r3
700020b6:	f004 f864 	bl	70006182 <USB_ReadInterrupts>
700020ba:	4603      	mov	r3, r0
700020bc:	f003 0302 	and.w	r3, r3, #2
700020c0:	2b02      	cmp	r3, #2
700020c2:	d107      	bne.n	700020d4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
700020c4:	687b      	ldr	r3, [r7, #4]
700020c6:	681b      	ldr	r3, [r3, #0]
700020c8:	695a      	ldr	r2, [r3, #20]
700020ca:	687b      	ldr	r3, [r7, #4]
700020cc:	681b      	ldr	r3, [r3, #0]
700020ce:	f002 0202 	and.w	r2, r2, #2
700020d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
700020d4:	687b      	ldr	r3, [r7, #4]
700020d6:	681b      	ldr	r3, [r3, #0]
700020d8:	4618      	mov	r0, r3
700020da:	f004 f852 	bl	70006182 <USB_ReadInterrupts>
700020de:	4603      	mov	r3, r0
700020e0:	f003 0310 	and.w	r3, r3, #16
700020e4:	2b10      	cmp	r3, #16
700020e6:	d161      	bne.n	700021ac <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
700020e8:	687b      	ldr	r3, [r7, #4]
700020ea:	681b      	ldr	r3, [r3, #0]
700020ec:	699a      	ldr	r2, [r3, #24]
700020ee:	687b      	ldr	r3, [r7, #4]
700020f0:	681b      	ldr	r3, [r3, #0]
700020f2:	f022 0210 	bic.w	r2, r2, #16
700020f6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
700020f8:	6a3b      	ldr	r3, [r7, #32]
700020fa:	6a1b      	ldr	r3, [r3, #32]
700020fc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
700020fe:	69bb      	ldr	r3, [r7, #24]
70002100:	f003 020f 	and.w	r2, r3, #15
70002104:	4613      	mov	r3, r2
70002106:	00db      	lsls	r3, r3, #3
70002108:	4413      	add	r3, r2
7000210a:	009b      	lsls	r3, r3, #2
7000210c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002110:	687a      	ldr	r2, [r7, #4]
70002112:	4413      	add	r3, r2
70002114:	3304      	adds	r3, #4
70002116:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
70002118:	69bb      	ldr	r3, [r7, #24]
7000211a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
7000211e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70002122:	d124      	bne.n	7000216e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
70002124:	69ba      	ldr	r2, [r7, #24]
70002126:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
7000212a:	4013      	ands	r3, r2
7000212c:	2b00      	cmp	r3, #0
7000212e:	d035      	beq.n	7000219c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
70002130:	697b      	ldr	r3, [r7, #20]
70002132:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
70002134:	69bb      	ldr	r3, [r7, #24]
70002136:	091b      	lsrs	r3, r3, #4
70002138:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
7000213a:	f3c3 030a 	ubfx	r3, r3, #0, #11
7000213e:	b29b      	uxth	r3, r3
70002140:	461a      	mov	r2, r3
70002142:	6a38      	ldr	r0, [r7, #32]
70002144:	f003 feaa 	bl	70005e9c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
70002148:	697b      	ldr	r3, [r7, #20]
7000214a:	68da      	ldr	r2, [r3, #12]
7000214c:	69bb      	ldr	r3, [r7, #24]
7000214e:	091b      	lsrs	r3, r3, #4
70002150:	f3c3 030a 	ubfx	r3, r3, #0, #11
70002154:	441a      	add	r2, r3
70002156:	697b      	ldr	r3, [r7, #20]
70002158:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
7000215a:	697b      	ldr	r3, [r7, #20]
7000215c:	695a      	ldr	r2, [r3, #20]
7000215e:	69bb      	ldr	r3, [r7, #24]
70002160:	091b      	lsrs	r3, r3, #4
70002162:	f3c3 030a 	ubfx	r3, r3, #0, #11
70002166:	441a      	add	r2, r3
70002168:	697b      	ldr	r3, [r7, #20]
7000216a:	615a      	str	r2, [r3, #20]
7000216c:	e016      	b.n	7000219c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
7000216e:	69bb      	ldr	r3, [r7, #24]
70002170:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
70002174:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
70002178:	d110      	bne.n	7000219c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
7000217a:	687b      	ldr	r3, [r7, #4]
7000217c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002180:	2208      	movs	r2, #8
70002182:	4619      	mov	r1, r3
70002184:	6a38      	ldr	r0, [r7, #32]
70002186:	f003 fe89 	bl	70005e9c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
7000218a:	697b      	ldr	r3, [r7, #20]
7000218c:	695a      	ldr	r2, [r3, #20]
7000218e:	69bb      	ldr	r3, [r7, #24]
70002190:	091b      	lsrs	r3, r3, #4
70002192:	f3c3 030a 	ubfx	r3, r3, #0, #11
70002196:	441a      	add	r2, r3
70002198:	697b      	ldr	r3, [r7, #20]
7000219a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
7000219c:	687b      	ldr	r3, [r7, #4]
7000219e:	681b      	ldr	r3, [r3, #0]
700021a0:	699a      	ldr	r2, [r3, #24]
700021a2:	687b      	ldr	r3, [r7, #4]
700021a4:	681b      	ldr	r3, [r3, #0]
700021a6:	f042 0210 	orr.w	r2, r2, #16
700021aa:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
700021ac:	687b      	ldr	r3, [r7, #4]
700021ae:	681b      	ldr	r3, [r3, #0]
700021b0:	4618      	mov	r0, r3
700021b2:	f003 ffe6 	bl	70006182 <USB_ReadInterrupts>
700021b6:	4603      	mov	r3, r0
700021b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
700021bc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
700021c0:	f040 80a7 	bne.w	70002312 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
700021c4:	2300      	movs	r3, #0
700021c6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
700021c8:	687b      	ldr	r3, [r7, #4]
700021ca:	681b      	ldr	r3, [r3, #0]
700021cc:	4618      	mov	r0, r3
700021ce:	f003 ffeb 	bl	700061a8 <USB_ReadDevAllOutEpInterrupt>
700021d2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
700021d4:	e099      	b.n	7000230a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
700021d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700021d8:	f003 0301 	and.w	r3, r3, #1
700021dc:	2b00      	cmp	r3, #0
700021de:	f000 808e 	beq.w	700022fe <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
700021e2:	687b      	ldr	r3, [r7, #4]
700021e4:	681b      	ldr	r3, [r3, #0]
700021e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700021e8:	b2d2      	uxtb	r2, r2
700021ea:	4611      	mov	r1, r2
700021ec:	4618      	mov	r0, r3
700021ee:	f004 f80f 	bl	70006210 <USB_ReadDevOutEPInterrupt>
700021f2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
700021f4:	693b      	ldr	r3, [r7, #16]
700021f6:	f003 0301 	and.w	r3, r3, #1
700021fa:	2b00      	cmp	r3, #0
700021fc:	d00c      	beq.n	70002218 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
700021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002200:	015a      	lsls	r2, r3, #5
70002202:	69fb      	ldr	r3, [r7, #28]
70002204:	4413      	add	r3, r2
70002206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000220a:	461a      	mov	r2, r3
7000220c:	2301      	movs	r3, #1
7000220e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
70002210:	6a79      	ldr	r1, [r7, #36]	@ 0x24
70002212:	6878      	ldr	r0, [r7, #4]
70002214:	f000 feb8 	bl	70002f88 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
70002218:	693b      	ldr	r3, [r7, #16]
7000221a:	f003 0308 	and.w	r3, r3, #8
7000221e:	2b00      	cmp	r3, #0
70002220:	d00c      	beq.n	7000223c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
70002222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002224:	015a      	lsls	r2, r3, #5
70002226:	69fb      	ldr	r3, [r7, #28]
70002228:	4413      	add	r3, r2
7000222a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000222e:	461a      	mov	r2, r3
70002230:	2308      	movs	r3, #8
70002232:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
70002234:	6a79      	ldr	r1, [r7, #36]	@ 0x24
70002236:	6878      	ldr	r0, [r7, #4]
70002238:	f000 ff8e 	bl	70003158 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
7000223c:	693b      	ldr	r3, [r7, #16]
7000223e:	f003 0310 	and.w	r3, r3, #16
70002242:	2b00      	cmp	r3, #0
70002244:	d008      	beq.n	70002258 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
70002246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002248:	015a      	lsls	r2, r3, #5
7000224a:	69fb      	ldr	r3, [r7, #28]
7000224c:	4413      	add	r3, r2
7000224e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002252:	461a      	mov	r2, r3
70002254:	2310      	movs	r3, #16
70002256:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
70002258:	693b      	ldr	r3, [r7, #16]
7000225a:	f003 0302 	and.w	r3, r3, #2
7000225e:	2b00      	cmp	r3, #0
70002260:	d030      	beq.n	700022c4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
70002262:	6a3b      	ldr	r3, [r7, #32]
70002264:	695b      	ldr	r3, [r3, #20]
70002266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
7000226a:	2b80      	cmp	r3, #128	@ 0x80
7000226c:	d109      	bne.n	70002282 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
7000226e:	69fb      	ldr	r3, [r7, #28]
70002270:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002274:	685b      	ldr	r3, [r3, #4]
70002276:	69fa      	ldr	r2, [r7, #28]
70002278:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000227c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
70002280:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
70002282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002284:	4613      	mov	r3, r2
70002286:	00db      	lsls	r3, r3, #3
70002288:	4413      	add	r3, r2
7000228a:	009b      	lsls	r3, r3, #2
7000228c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002290:	687a      	ldr	r2, [r7, #4]
70002292:	4413      	add	r3, r2
70002294:	3304      	adds	r3, #4
70002296:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
70002298:	697b      	ldr	r3, [r7, #20]
7000229a:	78db      	ldrb	r3, [r3, #3]
7000229c:	2b01      	cmp	r3, #1
7000229e:	d108      	bne.n	700022b2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
700022a0:	697b      	ldr	r3, [r7, #20]
700022a2:	2200      	movs	r2, #0
700022a4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
700022a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022a8:	b2db      	uxtb	r3, r3
700022aa:	4619      	mov	r1, r3
700022ac:	6878      	ldr	r0, [r7, #4]
700022ae:	f005 fb89 	bl	700079c4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
700022b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022b4:	015a      	lsls	r2, r3, #5
700022b6:	69fb      	ldr	r3, [r7, #28]
700022b8:	4413      	add	r3, r2
700022ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700022be:	461a      	mov	r2, r3
700022c0:	2302      	movs	r3, #2
700022c2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
700022c4:	693b      	ldr	r3, [r7, #16]
700022c6:	f003 0320 	and.w	r3, r3, #32
700022ca:	2b00      	cmp	r3, #0
700022cc:	d008      	beq.n	700022e0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
700022ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022d0:	015a      	lsls	r2, r3, #5
700022d2:	69fb      	ldr	r3, [r7, #28]
700022d4:	4413      	add	r3, r2
700022d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700022da:	461a      	mov	r2, r3
700022dc:	2320      	movs	r3, #32
700022de:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
700022e0:	693b      	ldr	r3, [r7, #16]
700022e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700022e6:	2b00      	cmp	r3, #0
700022e8:	d009      	beq.n	700022fe <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
700022ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700022ec:	015a      	lsls	r2, r3, #5
700022ee:	69fb      	ldr	r3, [r7, #28]
700022f0:	4413      	add	r3, r2
700022f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700022f6:	461a      	mov	r2, r3
700022f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
700022fc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
700022fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002300:	3301      	adds	r3, #1
70002302:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
70002304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70002306:	085b      	lsrs	r3, r3, #1
70002308:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
7000230a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000230c:	2b00      	cmp	r3, #0
7000230e:	f47f af62 	bne.w	700021d6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
70002312:	687b      	ldr	r3, [r7, #4]
70002314:	681b      	ldr	r3, [r3, #0]
70002316:	4618      	mov	r0, r3
70002318:	f003 ff33 	bl	70006182 <USB_ReadInterrupts>
7000231c:	4603      	mov	r3, r0
7000231e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70002322:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70002326:	f040 80db 	bne.w	700024e0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
7000232a:	687b      	ldr	r3, [r7, #4]
7000232c:	681b      	ldr	r3, [r3, #0]
7000232e:	4618      	mov	r0, r3
70002330:	f003 ff54 	bl	700061dc <USB_ReadDevAllInEpInterrupt>
70002334:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
70002336:	2300      	movs	r3, #0
70002338:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
7000233a:	e0cd      	b.n	700024d8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
7000233c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000233e:	f003 0301 	and.w	r3, r3, #1
70002342:	2b00      	cmp	r3, #0
70002344:	f000 80c2 	beq.w	700024cc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
70002348:	687b      	ldr	r3, [r7, #4]
7000234a:	681b      	ldr	r3, [r3, #0]
7000234c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000234e:	b2d2      	uxtb	r2, r2
70002350:	4611      	mov	r1, r2
70002352:	4618      	mov	r0, r3
70002354:	f003 ff7a 	bl	7000624c <USB_ReadDevInEPInterrupt>
70002358:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
7000235a:	693b      	ldr	r3, [r7, #16]
7000235c:	f003 0301 	and.w	r3, r3, #1
70002360:	2b00      	cmp	r3, #0
70002362:	d057      	beq.n	70002414 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
70002364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002366:	f003 030f 	and.w	r3, r3, #15
7000236a:	2201      	movs	r2, #1
7000236c:	fa02 f303 	lsl.w	r3, r2, r3
70002370:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
70002372:	69fb      	ldr	r3, [r7, #28]
70002374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002378:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
7000237a:	68fb      	ldr	r3, [r7, #12]
7000237c:	43db      	mvns	r3, r3
7000237e:	69f9      	ldr	r1, [r7, #28]
70002380:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70002384:	4013      	ands	r3, r2
70002386:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
70002388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000238a:	015a      	lsls	r2, r3, #5
7000238c:	69fb      	ldr	r3, [r7, #28]
7000238e:	4413      	add	r3, r2
70002390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002394:	461a      	mov	r2, r3
70002396:	2301      	movs	r3, #1
70002398:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
7000239a:	687b      	ldr	r3, [r7, #4]
7000239c:	799b      	ldrb	r3, [r3, #6]
7000239e:	2b01      	cmp	r3, #1
700023a0:	d132      	bne.n	70002408 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
700023a2:	6879      	ldr	r1, [r7, #4]
700023a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700023a6:	4613      	mov	r3, r2
700023a8:	00db      	lsls	r3, r3, #3
700023aa:	4413      	add	r3, r2
700023ac:	009b      	lsls	r3, r3, #2
700023ae:	440b      	add	r3, r1
700023b0:	3320      	adds	r3, #32
700023b2:	6819      	ldr	r1, [r3, #0]
700023b4:	6878      	ldr	r0, [r7, #4]
700023b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700023b8:	4613      	mov	r3, r2
700023ba:	00db      	lsls	r3, r3, #3
700023bc:	4413      	add	r3, r2
700023be:	009b      	lsls	r3, r3, #2
700023c0:	4403      	add	r3, r0
700023c2:	331c      	adds	r3, #28
700023c4:	681b      	ldr	r3, [r3, #0]
700023c6:	4419      	add	r1, r3
700023c8:	6878      	ldr	r0, [r7, #4]
700023ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700023cc:	4613      	mov	r3, r2
700023ce:	00db      	lsls	r3, r3, #3
700023d0:	4413      	add	r3, r2
700023d2:	009b      	lsls	r3, r3, #2
700023d4:	4403      	add	r3, r0
700023d6:	3320      	adds	r3, #32
700023d8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
700023da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700023dc:	2b00      	cmp	r3, #0
700023de:	d113      	bne.n	70002408 <HAL_PCD_IRQHandler+0x3a2>
700023e0:	6879      	ldr	r1, [r7, #4]
700023e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700023e4:	4613      	mov	r3, r2
700023e6:	00db      	lsls	r3, r3, #3
700023e8:	4413      	add	r3, r2
700023ea:	009b      	lsls	r3, r3, #2
700023ec:	440b      	add	r3, r1
700023ee:	3324      	adds	r3, #36	@ 0x24
700023f0:	681b      	ldr	r3, [r3, #0]
700023f2:	2b00      	cmp	r3, #0
700023f4:	d108      	bne.n	70002408 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
700023f6:	687b      	ldr	r3, [r7, #4]
700023f8:	6818      	ldr	r0, [r3, #0]
700023fa:	687b      	ldr	r3, [r7, #4]
700023fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002400:	461a      	mov	r2, r3
70002402:	2101      	movs	r1, #1
70002404:	f003 ff82 	bl	7000630c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
70002408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000240a:	b2db      	uxtb	r3, r3
7000240c:	4619      	mov	r1, r3
7000240e:	6878      	ldr	r0, [r7, #4]
70002410:	f005 fa43 	bl	7000789a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
70002414:	693b      	ldr	r3, [r7, #16]
70002416:	f003 0308 	and.w	r3, r3, #8
7000241a:	2b00      	cmp	r3, #0
7000241c:	d008      	beq.n	70002430 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
7000241e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002420:	015a      	lsls	r2, r3, #5
70002422:	69fb      	ldr	r3, [r7, #28]
70002424:	4413      	add	r3, r2
70002426:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000242a:	461a      	mov	r2, r3
7000242c:	2308      	movs	r3, #8
7000242e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
70002430:	693b      	ldr	r3, [r7, #16]
70002432:	f003 0310 	and.w	r3, r3, #16
70002436:	2b00      	cmp	r3, #0
70002438:	d008      	beq.n	7000244c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
7000243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000243c:	015a      	lsls	r2, r3, #5
7000243e:	69fb      	ldr	r3, [r7, #28]
70002440:	4413      	add	r3, r2
70002442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002446:	461a      	mov	r2, r3
70002448:	2310      	movs	r3, #16
7000244a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
7000244c:	693b      	ldr	r3, [r7, #16]
7000244e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70002452:	2b00      	cmp	r3, #0
70002454:	d008      	beq.n	70002468 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
70002456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002458:	015a      	lsls	r2, r3, #5
7000245a:	69fb      	ldr	r3, [r7, #28]
7000245c:	4413      	add	r3, r2
7000245e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002462:	461a      	mov	r2, r3
70002464:	2340      	movs	r3, #64	@ 0x40
70002466:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
70002468:	693b      	ldr	r3, [r7, #16]
7000246a:	f003 0302 	and.w	r3, r3, #2
7000246e:	2b00      	cmp	r3, #0
70002470:	d023      	beq.n	700024ba <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
70002472:	6a79      	ldr	r1, [r7, #36]	@ 0x24
70002474:	6a38      	ldr	r0, [r7, #32]
70002476:	f002 ffca 	bl	7000540e <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
7000247a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000247c:	4613      	mov	r3, r2
7000247e:	00db      	lsls	r3, r3, #3
70002480:	4413      	add	r3, r2
70002482:	009b      	lsls	r3, r3, #2
70002484:	3310      	adds	r3, #16
70002486:	687a      	ldr	r2, [r7, #4]
70002488:	4413      	add	r3, r2
7000248a:	3304      	adds	r3, #4
7000248c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
7000248e:	697b      	ldr	r3, [r7, #20]
70002490:	78db      	ldrb	r3, [r3, #3]
70002492:	2b01      	cmp	r3, #1
70002494:	d108      	bne.n	700024a8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
70002496:	697b      	ldr	r3, [r7, #20]
70002498:	2200      	movs	r2, #0
7000249a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
7000249c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000249e:	b2db      	uxtb	r3, r3
700024a0:	4619      	mov	r1, r3
700024a2:	6878      	ldr	r0, [r7, #4]
700024a4:	f005 faa0 	bl	700079e8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
700024a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700024aa:	015a      	lsls	r2, r3, #5
700024ac:	69fb      	ldr	r3, [r7, #28]
700024ae:	4413      	add	r3, r2
700024b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700024b4:	461a      	mov	r2, r3
700024b6:	2302      	movs	r3, #2
700024b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
700024ba:	693b      	ldr	r3, [r7, #16]
700024bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
700024c0:	2b00      	cmp	r3, #0
700024c2:	d003      	beq.n	700024cc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
700024c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
700024c6:	6878      	ldr	r0, [r7, #4]
700024c8:	f000 fcd2 	bl	70002e70 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
700024cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700024ce:	3301      	adds	r3, #1
700024d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
700024d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700024d4:	085b      	lsrs	r3, r3, #1
700024d6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
700024d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
700024da:	2b00      	cmp	r3, #0
700024dc:	f47f af2e 	bne.w	7000233c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
700024e0:	687b      	ldr	r3, [r7, #4]
700024e2:	681b      	ldr	r3, [r3, #0]
700024e4:	4618      	mov	r0, r3
700024e6:	f003 fe4c 	bl	70006182 <USB_ReadInterrupts>
700024ea:	4603      	mov	r3, r0
700024ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700024f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700024f4:	d122      	bne.n	7000253c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
700024f6:	69fb      	ldr	r3, [r7, #28]
700024f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700024fc:	685b      	ldr	r3, [r3, #4]
700024fe:	69fa      	ldr	r2, [r7, #28]
70002500:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002504:	f023 0301 	bic.w	r3, r3, #1
70002508:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
7000250a:	687b      	ldr	r3, [r7, #4]
7000250c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
70002510:	2b01      	cmp	r3, #1
70002512:	d108      	bne.n	70002526 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
70002514:	687b      	ldr	r3, [r7, #4]
70002516:	2200      	movs	r2, #0
70002518:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
7000251c:	2100      	movs	r1, #0
7000251e:	6878      	ldr	r0, [r7, #4]
70002520:	f000 fe60 	bl	700031e4 <HAL_PCDEx_LPM_Callback>
70002524:	e002      	b.n	7000252c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
70002526:	6878      	ldr	r0, [r7, #4]
70002528:	f005 fa24 	bl	70007974 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
7000252c:	687b      	ldr	r3, [r7, #4]
7000252e:	681b      	ldr	r3, [r3, #0]
70002530:	695a      	ldr	r2, [r3, #20]
70002532:	687b      	ldr	r3, [r7, #4]
70002534:	681b      	ldr	r3, [r3, #0]
70002536:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
7000253a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
7000253c:	687b      	ldr	r3, [r7, #4]
7000253e:	681b      	ldr	r3, [r3, #0]
70002540:	4618      	mov	r0, r3
70002542:	f003 fe1e 	bl	70006182 <USB_ReadInterrupts>
70002546:	4603      	mov	r3, r0
70002548:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
7000254c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
70002550:	d112      	bne.n	70002578 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
70002552:	69fb      	ldr	r3, [r7, #28]
70002554:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002558:	689b      	ldr	r3, [r3, #8]
7000255a:	f003 0301 	and.w	r3, r3, #1
7000255e:	2b01      	cmp	r3, #1
70002560:	d102      	bne.n	70002568 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
70002562:	6878      	ldr	r0, [r7, #4]
70002564:	f005 f9ea 	bl	7000793c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
70002568:	687b      	ldr	r3, [r7, #4]
7000256a:	681b      	ldr	r3, [r3, #0]
7000256c:	695a      	ldr	r2, [r3, #20]
7000256e:	687b      	ldr	r3, [r7, #4]
70002570:	681b      	ldr	r3, [r3, #0]
70002572:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
70002576:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
70002578:	687b      	ldr	r3, [r7, #4]
7000257a:	681b      	ldr	r3, [r3, #0]
7000257c:	4618      	mov	r0, r3
7000257e:	f003 fe00 	bl	70006182 <USB_ReadInterrupts>
70002582:	4603      	mov	r3, r0
70002584:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70002588:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
7000258c:	d121      	bne.n	700025d2 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
7000258e:	687b      	ldr	r3, [r7, #4]
70002590:	681b      	ldr	r3, [r3, #0]
70002592:	695a      	ldr	r2, [r3, #20]
70002594:	687b      	ldr	r3, [r7, #4]
70002596:	681b      	ldr	r3, [r3, #0]
70002598:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
7000259c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
7000259e:	687b      	ldr	r3, [r7, #4]
700025a0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
700025a4:	2b00      	cmp	r3, #0
700025a6:	d111      	bne.n	700025cc <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
700025a8:	687b      	ldr	r3, [r7, #4]
700025aa:	2201      	movs	r2, #1
700025ac:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
700025b0:	687b      	ldr	r3, [r7, #4]
700025b2:	681b      	ldr	r3, [r3, #0]
700025b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700025b6:	089b      	lsrs	r3, r3, #2
700025b8:	f003 020f 	and.w	r2, r3, #15
700025bc:	687b      	ldr	r3, [r7, #4]
700025be:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
700025c2:	2101      	movs	r1, #1
700025c4:	6878      	ldr	r0, [r7, #4]
700025c6:	f000 fe0d 	bl	700031e4 <HAL_PCDEx_LPM_Callback>
700025ca:	e002      	b.n	700025d2 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
700025cc:	6878      	ldr	r0, [r7, #4]
700025ce:	f005 f9b5 	bl	7000793c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
700025d2:	687b      	ldr	r3, [r7, #4]
700025d4:	681b      	ldr	r3, [r3, #0]
700025d6:	4618      	mov	r0, r3
700025d8:	f003 fdd3 	bl	70006182 <USB_ReadInterrupts>
700025dc:	4603      	mov	r3, r0
700025de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
700025e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700025e6:	f040 80b7 	bne.w	70002758 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
700025ea:	69fb      	ldr	r3, [r7, #28]
700025ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700025f0:	685b      	ldr	r3, [r3, #4]
700025f2:	69fa      	ldr	r2, [r7, #28]
700025f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700025f8:	f023 0301 	bic.w	r3, r3, #1
700025fc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
700025fe:	687b      	ldr	r3, [r7, #4]
70002600:	681b      	ldr	r3, [r3, #0]
70002602:	2110      	movs	r1, #16
70002604:	4618      	mov	r0, r3
70002606:	f002 ff02 	bl	7000540e <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
7000260a:	2300      	movs	r3, #0
7000260c:	62fb      	str	r3, [r7, #44]	@ 0x2c
7000260e:	e046      	b.n	7000269e <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
70002610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70002612:	015a      	lsls	r2, r3, #5
70002614:	69fb      	ldr	r3, [r7, #28]
70002616:	4413      	add	r3, r2
70002618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000261c:	461a      	mov	r2, r3
7000261e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
70002622:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
70002624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70002626:	015a      	lsls	r2, r3, #5
70002628:	69fb      	ldr	r3, [r7, #28]
7000262a:	4413      	add	r3, r2
7000262c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002630:	681b      	ldr	r3, [r3, #0]
70002632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70002634:	0151      	lsls	r1, r2, #5
70002636:	69fa      	ldr	r2, [r7, #28]
70002638:	440a      	add	r2, r1
7000263a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000263e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
70002642:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
70002644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70002646:	015a      	lsls	r2, r3, #5
70002648:	69fb      	ldr	r3, [r7, #28]
7000264a:	4413      	add	r3, r2
7000264c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002650:	461a      	mov	r2, r3
70002652:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
70002656:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
70002658:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000265a:	015a      	lsls	r2, r3, #5
7000265c:	69fb      	ldr	r3, [r7, #28]
7000265e:	4413      	add	r3, r2
70002660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002664:	681b      	ldr	r3, [r3, #0]
70002666:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70002668:	0151      	lsls	r1, r2, #5
7000266a:	69fa      	ldr	r2, [r7, #28]
7000266c:	440a      	add	r2, r1
7000266e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70002672:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
70002676:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
70002678:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000267a:	015a      	lsls	r2, r3, #5
7000267c:	69fb      	ldr	r3, [r7, #28]
7000267e:	4413      	add	r3, r2
70002680:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002684:	681b      	ldr	r3, [r3, #0]
70002686:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70002688:	0151      	lsls	r1, r2, #5
7000268a:	69fa      	ldr	r2, [r7, #28]
7000268c:	440a      	add	r2, r1
7000268e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70002692:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70002696:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
70002698:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000269a:	3301      	adds	r3, #1
7000269c:	62fb      	str	r3, [r7, #44]	@ 0x2c
7000269e:	687b      	ldr	r3, [r7, #4]
700026a0:	791b      	ldrb	r3, [r3, #4]
700026a2:	461a      	mov	r2, r3
700026a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700026a6:	4293      	cmp	r3, r2
700026a8:	d3b2      	bcc.n	70002610 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
700026aa:	69fb      	ldr	r3, [r7, #28]
700026ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026b0:	69db      	ldr	r3, [r3, #28]
700026b2:	69fa      	ldr	r2, [r7, #28]
700026b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700026b8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
700026bc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
700026be:	687b      	ldr	r3, [r7, #4]
700026c0:	7bdb      	ldrb	r3, [r3, #15]
700026c2:	2b00      	cmp	r3, #0
700026c4:	d016      	beq.n	700026f4 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
700026c6:	69fb      	ldr	r3, [r7, #28]
700026c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
700026d0:	69fa      	ldr	r2, [r7, #28]
700026d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700026d6:	f043 030b 	orr.w	r3, r3, #11
700026da:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
700026de:	69fb      	ldr	r3, [r7, #28]
700026e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
700026e6:	69fa      	ldr	r2, [r7, #28]
700026e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700026ec:	f043 030b 	orr.w	r3, r3, #11
700026f0:	6453      	str	r3, [r2, #68]	@ 0x44
700026f2:	e015      	b.n	70002720 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
700026f4:	69fb      	ldr	r3, [r7, #28]
700026f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700026fa:	695a      	ldr	r2, [r3, #20]
700026fc:	69fb      	ldr	r3, [r7, #28]
700026fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002702:	4619      	mov	r1, r3
70002704:	f242 032b 	movw	r3, #8235	@ 0x202b
70002708:	4313      	orrs	r3, r2
7000270a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
7000270c:	69fb      	ldr	r3, [r7, #28]
7000270e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002712:	691b      	ldr	r3, [r3, #16]
70002714:	69fa      	ldr	r2, [r7, #28]
70002716:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000271a:	f043 030b 	orr.w	r3, r3, #11
7000271e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
70002720:	69fb      	ldr	r3, [r7, #28]
70002722:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002726:	681b      	ldr	r3, [r3, #0]
70002728:	69fa      	ldr	r2, [r7, #28]
7000272a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000272e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
70002732:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
70002734:	687b      	ldr	r3, [r7, #4]
70002736:	6818      	ldr	r0, [r3, #0]
70002738:	687b      	ldr	r3, [r7, #4]
7000273a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
7000273c:	687b      	ldr	r3, [r7, #4]
7000273e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
70002742:	461a      	mov	r2, r3
70002744:	f003 fde2 	bl	7000630c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
70002748:	687b      	ldr	r3, [r7, #4]
7000274a:	681b      	ldr	r3, [r3, #0]
7000274c:	695a      	ldr	r2, [r3, #20]
7000274e:	687b      	ldr	r3, [r7, #4]
70002750:	681b      	ldr	r3, [r3, #0]
70002752:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
70002756:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
70002758:	687b      	ldr	r3, [r7, #4]
7000275a:	681b      	ldr	r3, [r3, #0]
7000275c:	4618      	mov	r0, r3
7000275e:	f003 fd10 	bl	70006182 <USB_ReadInterrupts>
70002762:	4603      	mov	r3, r0
70002764:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70002768:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
7000276c:	d123      	bne.n	700027b6 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
7000276e:	687b      	ldr	r3, [r7, #4]
70002770:	681b      	ldr	r3, [r3, #0]
70002772:	4618      	mov	r0, r3
70002774:	f003 fda6 	bl	700062c4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
70002778:	687b      	ldr	r3, [r7, #4]
7000277a:	681b      	ldr	r3, [r3, #0]
7000277c:	4618      	mov	r0, r3
7000277e:	f002 fe78 	bl	70005472 <USB_GetDevSpeed>
70002782:	4603      	mov	r3, r0
70002784:	461a      	mov	r2, r3
70002786:	687b      	ldr	r3, [r7, #4]
70002788:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
7000278a:	687b      	ldr	r3, [r7, #4]
7000278c:	681c      	ldr	r4, [r3, #0]
7000278e:	f001 fc07 	bl	70003fa0 <HAL_RCC_GetHCLKFreq>
70002792:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
70002794:	687b      	ldr	r3, [r7, #4]
70002796:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
70002798:	461a      	mov	r2, r3
7000279a:	4620      	mov	r0, r4
7000279c:	f002 fd84 	bl	700052a8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
700027a0:	6878      	ldr	r0, [r7, #4]
700027a2:	f005 f8a2 	bl	700078ea <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
700027a6:	687b      	ldr	r3, [r7, #4]
700027a8:	681b      	ldr	r3, [r3, #0]
700027aa:	695a      	ldr	r2, [r3, #20]
700027ac:	687b      	ldr	r3, [r7, #4]
700027ae:	681b      	ldr	r3, [r3, #0]
700027b0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
700027b4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
700027b6:	687b      	ldr	r3, [r7, #4]
700027b8:	681b      	ldr	r3, [r3, #0]
700027ba:	4618      	mov	r0, r3
700027bc:	f003 fce1 	bl	70006182 <USB_ReadInterrupts>
700027c0:	4603      	mov	r3, r0
700027c2:	f003 0308 	and.w	r3, r3, #8
700027c6:	2b08      	cmp	r3, #8
700027c8:	d10a      	bne.n	700027e0 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
700027ca:	6878      	ldr	r0, [r7, #4]
700027cc:	f005 f87f 	bl	700078ce <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
700027d0:	687b      	ldr	r3, [r7, #4]
700027d2:	681b      	ldr	r3, [r3, #0]
700027d4:	695a      	ldr	r2, [r3, #20]
700027d6:	687b      	ldr	r3, [r7, #4]
700027d8:	681b      	ldr	r3, [r3, #0]
700027da:	f002 0208 	and.w	r2, r2, #8
700027de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
700027e0:	687b      	ldr	r3, [r7, #4]
700027e2:	681b      	ldr	r3, [r3, #0]
700027e4:	4618      	mov	r0, r3
700027e6:	f003 fccc 	bl	70006182 <USB_ReadInterrupts>
700027ea:	4603      	mov	r3, r0
700027ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
700027f0:	2b80      	cmp	r3, #128	@ 0x80
700027f2:	d123      	bne.n	7000283c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
700027f4:	6a3b      	ldr	r3, [r7, #32]
700027f6:	699b      	ldr	r3, [r3, #24]
700027f8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
700027fc:	6a3b      	ldr	r3, [r7, #32]
700027fe:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002800:	2301      	movs	r3, #1
70002802:	627b      	str	r3, [r7, #36]	@ 0x24
70002804:	e014      	b.n	70002830 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
70002806:	6879      	ldr	r1, [r7, #4]
70002808:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000280a:	4613      	mov	r3, r2
7000280c:	00db      	lsls	r3, r3, #3
7000280e:	4413      	add	r3, r2
70002810:	009b      	lsls	r3, r3, #2
70002812:	440b      	add	r3, r1
70002814:	f203 2357 	addw	r3, r3, #599	@ 0x257
70002818:	781b      	ldrb	r3, [r3, #0]
7000281a:	2b01      	cmp	r3, #1
7000281c:	d105      	bne.n	7000282a <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
7000281e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002820:	b2db      	uxtb	r3, r3
70002822:	4619      	mov	r1, r3
70002824:	6878      	ldr	r0, [r7, #4]
70002826:	f000 faf2 	bl	70002e0e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
7000282a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000282c:	3301      	adds	r3, #1
7000282e:	627b      	str	r3, [r7, #36]	@ 0x24
70002830:	687b      	ldr	r3, [r7, #4]
70002832:	791b      	ldrb	r3, [r3, #4]
70002834:	461a      	mov	r2, r3
70002836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002838:	4293      	cmp	r3, r2
7000283a:	d3e4      	bcc.n	70002806 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
7000283c:	687b      	ldr	r3, [r7, #4]
7000283e:	681b      	ldr	r3, [r3, #0]
70002840:	4618      	mov	r0, r3
70002842:	f003 fc9e 	bl	70006182 <USB_ReadInterrupts>
70002846:	4603      	mov	r3, r0
70002848:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
7000284c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70002850:	d13c      	bne.n	700028cc <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
70002852:	2301      	movs	r3, #1
70002854:	627b      	str	r3, [r7, #36]	@ 0x24
70002856:	e02b      	b.n	700028b0 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
70002858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000285a:	015a      	lsls	r2, r3, #5
7000285c:	69fb      	ldr	r3, [r7, #28]
7000285e:	4413      	add	r3, r2
70002860:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002864:	681b      	ldr	r3, [r3, #0]
70002866:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
70002868:	6879      	ldr	r1, [r7, #4]
7000286a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000286c:	4613      	mov	r3, r2
7000286e:	00db      	lsls	r3, r3, #3
70002870:	4413      	add	r3, r2
70002872:	009b      	lsls	r3, r3, #2
70002874:	440b      	add	r3, r1
70002876:	3318      	adds	r3, #24
70002878:	781b      	ldrb	r3, [r3, #0]
7000287a:	2b01      	cmp	r3, #1
7000287c:	d115      	bne.n	700028aa <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
7000287e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
70002880:	2b00      	cmp	r3, #0
70002882:	da12      	bge.n	700028aa <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
70002884:	6879      	ldr	r1, [r7, #4]
70002886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70002888:	4613      	mov	r3, r2
7000288a:	00db      	lsls	r3, r3, #3
7000288c:	4413      	add	r3, r2
7000288e:	009b      	lsls	r3, r3, #2
70002890:	440b      	add	r3, r1
70002892:	3317      	adds	r3, #23
70002894:	2201      	movs	r2, #1
70002896:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
70002898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000289a:	b2db      	uxtb	r3, r3
7000289c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
700028a0:	b2db      	uxtb	r3, r3
700028a2:	4619      	mov	r1, r3
700028a4:	6878      	ldr	r0, [r7, #4]
700028a6:	f000 fab2 	bl	70002e0e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
700028aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700028ac:	3301      	adds	r3, #1
700028ae:	627b      	str	r3, [r7, #36]	@ 0x24
700028b0:	687b      	ldr	r3, [r7, #4]
700028b2:	791b      	ldrb	r3, [r3, #4]
700028b4:	461a      	mov	r2, r3
700028b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700028b8:	4293      	cmp	r3, r2
700028ba:	d3cd      	bcc.n	70002858 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
700028bc:	687b      	ldr	r3, [r7, #4]
700028be:	681b      	ldr	r3, [r3, #0]
700028c0:	695a      	ldr	r2, [r3, #20]
700028c2:	687b      	ldr	r3, [r7, #4]
700028c4:	681b      	ldr	r3, [r3, #0]
700028c6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
700028ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
700028cc:	687b      	ldr	r3, [r7, #4]
700028ce:	681b      	ldr	r3, [r3, #0]
700028d0:	4618      	mov	r0, r3
700028d2:	f003 fc56 	bl	70006182 <USB_ReadInterrupts>
700028d6:	4603      	mov	r3, r0
700028d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
700028dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
700028e0:	d156      	bne.n	70002990 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
700028e2:	2301      	movs	r3, #1
700028e4:	627b      	str	r3, [r7, #36]	@ 0x24
700028e6:	e045      	b.n	70002974 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
700028e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700028ea:	015a      	lsls	r2, r3, #5
700028ec:	69fb      	ldr	r3, [r7, #28]
700028ee:	4413      	add	r3, r2
700028f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700028f4:	681b      	ldr	r3, [r3, #0]
700028f6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
700028f8:	6879      	ldr	r1, [r7, #4]
700028fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700028fc:	4613      	mov	r3, r2
700028fe:	00db      	lsls	r3, r3, #3
70002900:	4413      	add	r3, r2
70002902:	009b      	lsls	r3, r3, #2
70002904:	440b      	add	r3, r1
70002906:	f503 7316 	add.w	r3, r3, #600	@ 0x258
7000290a:	781b      	ldrb	r3, [r3, #0]
7000290c:	2b01      	cmp	r3, #1
7000290e:	d12e      	bne.n	7000296e <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
70002910:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
70002912:	2b00      	cmp	r3, #0
70002914:	da2b      	bge.n	7000296e <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
70002916:	69bb      	ldr	r3, [r7, #24]
70002918:	0c1a      	lsrs	r2, r3, #16
7000291a:	687b      	ldr	r3, [r7, #4]
7000291c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
70002920:	4053      	eors	r3, r2
70002922:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
70002926:	2b00      	cmp	r3, #0
70002928:	d121      	bne.n	7000296e <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
7000292a:	6879      	ldr	r1, [r7, #4]
7000292c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000292e:	4613      	mov	r3, r2
70002930:	00db      	lsls	r3, r3, #3
70002932:	4413      	add	r3, r2
70002934:	009b      	lsls	r3, r3, #2
70002936:	440b      	add	r3, r1
70002938:	f203 2357 	addw	r3, r3, #599	@ 0x257
7000293c:	2201      	movs	r2, #1
7000293e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
70002940:	6a3b      	ldr	r3, [r7, #32]
70002942:	699b      	ldr	r3, [r3, #24]
70002944:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
70002948:	6a3b      	ldr	r3, [r7, #32]
7000294a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
7000294c:	6a3b      	ldr	r3, [r7, #32]
7000294e:	695b      	ldr	r3, [r3, #20]
70002950:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002954:	2b00      	cmp	r3, #0
70002956:	d10a      	bne.n	7000296e <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
70002958:	69fb      	ldr	r3, [r7, #28]
7000295a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000295e:	685b      	ldr	r3, [r3, #4]
70002960:	69fa      	ldr	r2, [r7, #28]
70002962:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70002966:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
7000296a:	6053      	str	r3, [r2, #4]
            break;
7000296c:	e008      	b.n	70002980 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
7000296e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70002970:	3301      	adds	r3, #1
70002972:	627b      	str	r3, [r7, #36]	@ 0x24
70002974:	687b      	ldr	r3, [r7, #4]
70002976:	791b      	ldrb	r3, [r3, #4]
70002978:	461a      	mov	r2, r3
7000297a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000297c:	4293      	cmp	r3, r2
7000297e:	d3b3      	bcc.n	700028e8 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
70002980:	687b      	ldr	r3, [r7, #4]
70002982:	681b      	ldr	r3, [r3, #0]
70002984:	695a      	ldr	r2, [r3, #20]
70002986:	687b      	ldr	r3, [r7, #4]
70002988:	681b      	ldr	r3, [r3, #0]
7000298a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
7000298e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
70002990:	687b      	ldr	r3, [r7, #4]
70002992:	681b      	ldr	r3, [r3, #0]
70002994:	4618      	mov	r0, r3
70002996:	f003 fbf4 	bl	70006182 <USB_ReadInterrupts>
7000299a:	4603      	mov	r3, r0
7000299c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
700029a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
700029a4:	d10a      	bne.n	700029bc <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
700029a6:	6878      	ldr	r0, [r7, #4]
700029a8:	f005 f830 	bl	70007a0c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
700029ac:	687b      	ldr	r3, [r7, #4]
700029ae:	681b      	ldr	r3, [r3, #0]
700029b0:	695a      	ldr	r2, [r3, #20]
700029b2:	687b      	ldr	r3, [r7, #4]
700029b4:	681b      	ldr	r3, [r3, #0]
700029b6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
700029ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
700029bc:	687b      	ldr	r3, [r7, #4]
700029be:	681b      	ldr	r3, [r3, #0]
700029c0:	4618      	mov	r0, r3
700029c2:	f003 fbde 	bl	70006182 <USB_ReadInterrupts>
700029c6:	4603      	mov	r3, r0
700029c8:	f003 0304 	and.w	r3, r3, #4
700029cc:	2b04      	cmp	r3, #4
700029ce:	d115      	bne.n	700029fc <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
700029d0:	687b      	ldr	r3, [r7, #4]
700029d2:	681b      	ldr	r3, [r3, #0]
700029d4:	685b      	ldr	r3, [r3, #4]
700029d6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
700029d8:	69bb      	ldr	r3, [r7, #24]
700029da:	f003 0304 	and.w	r3, r3, #4
700029de:	2b00      	cmp	r3, #0
700029e0:	d002      	beq.n	700029e8 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
700029e2:	6878      	ldr	r0, [r7, #4]
700029e4:	f005 f820 	bl	70007a28 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
700029e8:	687b      	ldr	r3, [r7, #4]
700029ea:	681b      	ldr	r3, [r3, #0]
700029ec:	6859      	ldr	r1, [r3, #4]
700029ee:	687b      	ldr	r3, [r7, #4]
700029f0:	681b      	ldr	r3, [r3, #0]
700029f2:	69ba      	ldr	r2, [r7, #24]
700029f4:	430a      	orrs	r2, r1
700029f6:	605a      	str	r2, [r3, #4]
700029f8:	e000      	b.n	700029fc <HAL_PCD_IRQHandler+0x996>
      return;
700029fa:	bf00      	nop
    }
  }
}
700029fc:	3734      	adds	r7, #52	@ 0x34
700029fe:	46bd      	mov	sp, r7
70002a00:	bd90      	pop	{r4, r7, pc}

70002a02 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
70002a02:	b580      	push	{r7, lr}
70002a04:	b082      	sub	sp, #8
70002a06:	af00      	add	r7, sp, #0
70002a08:	6078      	str	r0, [r7, #4]
70002a0a:	460b      	mov	r3, r1
70002a0c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
70002a0e:	687b      	ldr	r3, [r7, #4]
70002a10:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002a14:	2b01      	cmp	r3, #1
70002a16:	d101      	bne.n	70002a1c <HAL_PCD_SetAddress+0x1a>
70002a18:	2302      	movs	r3, #2
70002a1a:	e012      	b.n	70002a42 <HAL_PCD_SetAddress+0x40>
70002a1c:	687b      	ldr	r3, [r7, #4]
70002a1e:	2201      	movs	r2, #1
70002a20:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
70002a24:	687b      	ldr	r3, [r7, #4]
70002a26:	78fa      	ldrb	r2, [r7, #3]
70002a28:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
70002a2a:	687b      	ldr	r3, [r7, #4]
70002a2c:	681b      	ldr	r3, [r3, #0]
70002a2e:	78fa      	ldrb	r2, [r7, #3]
70002a30:	4611      	mov	r1, r2
70002a32:	4618      	mov	r0, r3
70002a34:	f003 fb5e 	bl	700060f4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
70002a38:	687b      	ldr	r3, [r7, #4]
70002a3a:	2200      	movs	r2, #0
70002a3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002a40:	2300      	movs	r3, #0
}
70002a42:	4618      	mov	r0, r3
70002a44:	3708      	adds	r7, #8
70002a46:	46bd      	mov	sp, r7
70002a48:	bd80      	pop	{r7, pc}

70002a4a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
70002a4a:	b580      	push	{r7, lr}
70002a4c:	b084      	sub	sp, #16
70002a4e:	af00      	add	r7, sp, #0
70002a50:	6078      	str	r0, [r7, #4]
70002a52:	4608      	mov	r0, r1
70002a54:	4611      	mov	r1, r2
70002a56:	461a      	mov	r2, r3
70002a58:	4603      	mov	r3, r0
70002a5a:	70fb      	strb	r3, [r7, #3]
70002a5c:	460b      	mov	r3, r1
70002a5e:	803b      	strh	r3, [r7, #0]
70002a60:	4613      	mov	r3, r2
70002a62:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
70002a64:	2300      	movs	r3, #0
70002a66:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
70002a68:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002a6c:	2b00      	cmp	r3, #0
70002a6e:	da0f      	bge.n	70002a90 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002a70:	78fb      	ldrb	r3, [r7, #3]
70002a72:	f003 020f 	and.w	r2, r3, #15
70002a76:	4613      	mov	r3, r2
70002a78:	00db      	lsls	r3, r3, #3
70002a7a:	4413      	add	r3, r2
70002a7c:	009b      	lsls	r3, r3, #2
70002a7e:	3310      	adds	r3, #16
70002a80:	687a      	ldr	r2, [r7, #4]
70002a82:	4413      	add	r3, r2
70002a84:	3304      	adds	r3, #4
70002a86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002a88:	68fb      	ldr	r3, [r7, #12]
70002a8a:	2201      	movs	r2, #1
70002a8c:	705a      	strb	r2, [r3, #1]
70002a8e:	e00f      	b.n	70002ab0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002a90:	78fb      	ldrb	r3, [r7, #3]
70002a92:	f003 020f 	and.w	r2, r3, #15
70002a96:	4613      	mov	r3, r2
70002a98:	00db      	lsls	r3, r3, #3
70002a9a:	4413      	add	r3, r2
70002a9c:	009b      	lsls	r3, r3, #2
70002a9e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002aa2:	687a      	ldr	r2, [r7, #4]
70002aa4:	4413      	add	r3, r2
70002aa6:	3304      	adds	r3, #4
70002aa8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002aaa:	68fb      	ldr	r3, [r7, #12]
70002aac:	2200      	movs	r2, #0
70002aae:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
70002ab0:	78fb      	ldrb	r3, [r7, #3]
70002ab2:	f003 030f 	and.w	r3, r3, #15
70002ab6:	b2da      	uxtb	r2, r3
70002ab8:	68fb      	ldr	r3, [r7, #12]
70002aba:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
70002abc:	883b      	ldrh	r3, [r7, #0]
70002abe:	f3c3 020a 	ubfx	r2, r3, #0, #11
70002ac2:	68fb      	ldr	r3, [r7, #12]
70002ac4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
70002ac6:	68fb      	ldr	r3, [r7, #12]
70002ac8:	78ba      	ldrb	r2, [r7, #2]
70002aca:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
70002acc:	68fb      	ldr	r3, [r7, #12]
70002ace:	785b      	ldrb	r3, [r3, #1]
70002ad0:	2b00      	cmp	r3, #0
70002ad2:	d004      	beq.n	70002ade <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
70002ad4:	68fb      	ldr	r3, [r7, #12]
70002ad6:	781b      	ldrb	r3, [r3, #0]
70002ad8:	461a      	mov	r2, r3
70002ada:	68fb      	ldr	r3, [r7, #12]
70002adc:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
70002ade:	78bb      	ldrb	r3, [r7, #2]
70002ae0:	2b02      	cmp	r3, #2
70002ae2:	d102      	bne.n	70002aea <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
70002ae4:	68fb      	ldr	r3, [r7, #12]
70002ae6:	2200      	movs	r2, #0
70002ae8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
70002aea:	687b      	ldr	r3, [r7, #4]
70002aec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002af0:	2b01      	cmp	r3, #1
70002af2:	d101      	bne.n	70002af8 <HAL_PCD_EP_Open+0xae>
70002af4:	2302      	movs	r3, #2
70002af6:	e00e      	b.n	70002b16 <HAL_PCD_EP_Open+0xcc>
70002af8:	687b      	ldr	r3, [r7, #4]
70002afa:	2201      	movs	r2, #1
70002afc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
70002b00:	687b      	ldr	r3, [r7, #4]
70002b02:	681b      	ldr	r3, [r3, #0]
70002b04:	68f9      	ldr	r1, [r7, #12]
70002b06:	4618      	mov	r0, r3
70002b08:	f002 fcd8 	bl	700054bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
70002b0c:	687b      	ldr	r3, [r7, #4]
70002b0e:	2200      	movs	r2, #0
70002b10:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
70002b14:	7afb      	ldrb	r3, [r7, #11]
}
70002b16:	4618      	mov	r0, r3
70002b18:	3710      	adds	r7, #16
70002b1a:	46bd      	mov	sp, r7
70002b1c:	bd80      	pop	{r7, pc}

70002b1e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002b1e:	b580      	push	{r7, lr}
70002b20:	b084      	sub	sp, #16
70002b22:	af00      	add	r7, sp, #0
70002b24:	6078      	str	r0, [r7, #4]
70002b26:	460b      	mov	r3, r1
70002b28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
70002b2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002b2e:	2b00      	cmp	r3, #0
70002b30:	da0f      	bge.n	70002b52 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002b32:	78fb      	ldrb	r3, [r7, #3]
70002b34:	f003 020f 	and.w	r2, r3, #15
70002b38:	4613      	mov	r3, r2
70002b3a:	00db      	lsls	r3, r3, #3
70002b3c:	4413      	add	r3, r2
70002b3e:	009b      	lsls	r3, r3, #2
70002b40:	3310      	adds	r3, #16
70002b42:	687a      	ldr	r2, [r7, #4]
70002b44:	4413      	add	r3, r2
70002b46:	3304      	adds	r3, #4
70002b48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002b4a:	68fb      	ldr	r3, [r7, #12]
70002b4c:	2201      	movs	r2, #1
70002b4e:	705a      	strb	r2, [r3, #1]
70002b50:	e00f      	b.n	70002b72 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002b52:	78fb      	ldrb	r3, [r7, #3]
70002b54:	f003 020f 	and.w	r2, r3, #15
70002b58:	4613      	mov	r3, r2
70002b5a:	00db      	lsls	r3, r3, #3
70002b5c:	4413      	add	r3, r2
70002b5e:	009b      	lsls	r3, r3, #2
70002b60:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002b64:	687a      	ldr	r2, [r7, #4]
70002b66:	4413      	add	r3, r2
70002b68:	3304      	adds	r3, #4
70002b6a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002b6c:	68fb      	ldr	r3, [r7, #12]
70002b6e:	2200      	movs	r2, #0
70002b70:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
70002b72:	78fb      	ldrb	r3, [r7, #3]
70002b74:	f003 030f 	and.w	r3, r3, #15
70002b78:	b2da      	uxtb	r2, r3
70002b7a:	68fb      	ldr	r3, [r7, #12]
70002b7c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002b7e:	687b      	ldr	r3, [r7, #4]
70002b80:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002b84:	2b01      	cmp	r3, #1
70002b86:	d101      	bne.n	70002b8c <HAL_PCD_EP_Close+0x6e>
70002b88:	2302      	movs	r3, #2
70002b8a:	e00e      	b.n	70002baa <HAL_PCD_EP_Close+0x8c>
70002b8c:	687b      	ldr	r3, [r7, #4]
70002b8e:	2201      	movs	r2, #1
70002b90:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
70002b94:	687b      	ldr	r3, [r7, #4]
70002b96:	681b      	ldr	r3, [r3, #0]
70002b98:	68f9      	ldr	r1, [r7, #12]
70002b9a:	4618      	mov	r0, r3
70002b9c:	f002 fd16 	bl	700055cc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
70002ba0:	687b      	ldr	r3, [r7, #4]
70002ba2:	2200      	movs	r2, #0
70002ba4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
70002ba8:	2300      	movs	r3, #0
}
70002baa:	4618      	mov	r0, r3
70002bac:	3710      	adds	r7, #16
70002bae:	46bd      	mov	sp, r7
70002bb0:	bd80      	pop	{r7, pc}

70002bb2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
70002bb2:	b580      	push	{r7, lr}
70002bb4:	b086      	sub	sp, #24
70002bb6:	af00      	add	r7, sp, #0
70002bb8:	60f8      	str	r0, [r7, #12]
70002bba:	607a      	str	r2, [r7, #4]
70002bbc:	603b      	str	r3, [r7, #0]
70002bbe:	460b      	mov	r3, r1
70002bc0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002bc2:	7afb      	ldrb	r3, [r7, #11]
70002bc4:	f003 020f 	and.w	r2, r3, #15
70002bc8:	4613      	mov	r3, r2
70002bca:	00db      	lsls	r3, r3, #3
70002bcc:	4413      	add	r3, r2
70002bce:	009b      	lsls	r3, r3, #2
70002bd0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002bd4:	68fa      	ldr	r2, [r7, #12]
70002bd6:	4413      	add	r3, r2
70002bd8:	3304      	adds	r3, #4
70002bda:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
70002bdc:	697b      	ldr	r3, [r7, #20]
70002bde:	687a      	ldr	r2, [r7, #4]
70002be0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
70002be2:	697b      	ldr	r3, [r7, #20]
70002be4:	683a      	ldr	r2, [r7, #0]
70002be6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
70002be8:	697b      	ldr	r3, [r7, #20]
70002bea:	2200      	movs	r2, #0
70002bec:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
70002bee:	697b      	ldr	r3, [r7, #20]
70002bf0:	2200      	movs	r2, #0
70002bf2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
70002bf4:	7afb      	ldrb	r3, [r7, #11]
70002bf6:	f003 030f 	and.w	r3, r3, #15
70002bfa:	b2da      	uxtb	r2, r3
70002bfc:	697b      	ldr	r3, [r7, #20]
70002bfe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
70002c00:	68fb      	ldr	r3, [r7, #12]
70002c02:	799b      	ldrb	r3, [r3, #6]
70002c04:	2b01      	cmp	r3, #1
70002c06:	d102      	bne.n	70002c0e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
70002c08:	687a      	ldr	r2, [r7, #4]
70002c0a:	697b      	ldr	r3, [r7, #20]
70002c0c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
70002c0e:	68fb      	ldr	r3, [r7, #12]
70002c10:	6818      	ldr	r0, [r3, #0]
70002c12:	68fb      	ldr	r3, [r7, #12]
70002c14:	799b      	ldrb	r3, [r3, #6]
70002c16:	461a      	mov	r2, r3
70002c18:	6979      	ldr	r1, [r7, #20]
70002c1a:	f002 fdb3 	bl	70005784 <USB_EPStartXfer>

  return HAL_OK;
70002c1e:	2300      	movs	r3, #0
}
70002c20:	4618      	mov	r0, r3
70002c22:	3718      	adds	r7, #24
70002c24:	46bd      	mov	sp, r7
70002c26:	bd80      	pop	{r7, pc}

70002c28 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
70002c28:	b580      	push	{r7, lr}
70002c2a:	b086      	sub	sp, #24
70002c2c:	af00      	add	r7, sp, #0
70002c2e:	60f8      	str	r0, [r7, #12]
70002c30:	607a      	str	r2, [r7, #4]
70002c32:	603b      	str	r3, [r7, #0]
70002c34:	460b      	mov	r3, r1
70002c36:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002c38:	7afb      	ldrb	r3, [r7, #11]
70002c3a:	f003 020f 	and.w	r2, r3, #15
70002c3e:	4613      	mov	r3, r2
70002c40:	00db      	lsls	r3, r3, #3
70002c42:	4413      	add	r3, r2
70002c44:	009b      	lsls	r3, r3, #2
70002c46:	3310      	adds	r3, #16
70002c48:	68fa      	ldr	r2, [r7, #12]
70002c4a:	4413      	add	r3, r2
70002c4c:	3304      	adds	r3, #4
70002c4e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
70002c50:	697b      	ldr	r3, [r7, #20]
70002c52:	687a      	ldr	r2, [r7, #4]
70002c54:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
70002c56:	697b      	ldr	r3, [r7, #20]
70002c58:	683a      	ldr	r2, [r7, #0]
70002c5a:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
70002c5c:	697b      	ldr	r3, [r7, #20]
70002c5e:	2200      	movs	r2, #0
70002c60:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
70002c62:	697b      	ldr	r3, [r7, #20]
70002c64:	2201      	movs	r2, #1
70002c66:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
70002c68:	7afb      	ldrb	r3, [r7, #11]
70002c6a:	f003 030f 	and.w	r3, r3, #15
70002c6e:	b2da      	uxtb	r2, r3
70002c70:	697b      	ldr	r3, [r7, #20]
70002c72:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
70002c74:	68fb      	ldr	r3, [r7, #12]
70002c76:	799b      	ldrb	r3, [r3, #6]
70002c78:	2b01      	cmp	r3, #1
70002c7a:	d102      	bne.n	70002c82 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
70002c7c:	687a      	ldr	r2, [r7, #4]
70002c7e:	697b      	ldr	r3, [r7, #20]
70002c80:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
70002c82:	68fb      	ldr	r3, [r7, #12]
70002c84:	6818      	ldr	r0, [r3, #0]
70002c86:	68fb      	ldr	r3, [r7, #12]
70002c88:	799b      	ldrb	r3, [r3, #6]
70002c8a:	461a      	mov	r2, r3
70002c8c:	6979      	ldr	r1, [r7, #20]
70002c8e:	f002 fd79 	bl	70005784 <USB_EPStartXfer>

  return HAL_OK;
70002c92:	2300      	movs	r3, #0
}
70002c94:	4618      	mov	r0, r3
70002c96:	3718      	adds	r7, #24
70002c98:	46bd      	mov	sp, r7
70002c9a:	bd80      	pop	{r7, pc}

70002c9c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002c9c:	b580      	push	{r7, lr}
70002c9e:	b084      	sub	sp, #16
70002ca0:	af00      	add	r7, sp, #0
70002ca2:	6078      	str	r0, [r7, #4]
70002ca4:	460b      	mov	r3, r1
70002ca6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
70002ca8:	78fb      	ldrb	r3, [r7, #3]
70002caa:	f003 030f 	and.w	r3, r3, #15
70002cae:	687a      	ldr	r2, [r7, #4]
70002cb0:	7912      	ldrb	r2, [r2, #4]
70002cb2:	4293      	cmp	r3, r2
70002cb4:	d901      	bls.n	70002cba <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
70002cb6:	2301      	movs	r3, #1
70002cb8:	e04f      	b.n	70002d5a <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
70002cba:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002cbe:	2b00      	cmp	r3, #0
70002cc0:	da0f      	bge.n	70002ce2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002cc2:	78fb      	ldrb	r3, [r7, #3]
70002cc4:	f003 020f 	and.w	r2, r3, #15
70002cc8:	4613      	mov	r3, r2
70002cca:	00db      	lsls	r3, r3, #3
70002ccc:	4413      	add	r3, r2
70002cce:	009b      	lsls	r3, r3, #2
70002cd0:	3310      	adds	r3, #16
70002cd2:	687a      	ldr	r2, [r7, #4]
70002cd4:	4413      	add	r3, r2
70002cd6:	3304      	adds	r3, #4
70002cd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002cda:	68fb      	ldr	r3, [r7, #12]
70002cdc:	2201      	movs	r2, #1
70002cde:	705a      	strb	r2, [r3, #1]
70002ce0:	e00d      	b.n	70002cfe <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
70002ce2:	78fa      	ldrb	r2, [r7, #3]
70002ce4:	4613      	mov	r3, r2
70002ce6:	00db      	lsls	r3, r3, #3
70002ce8:	4413      	add	r3, r2
70002cea:	009b      	lsls	r3, r3, #2
70002cec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002cf0:	687a      	ldr	r2, [r7, #4]
70002cf2:	4413      	add	r3, r2
70002cf4:	3304      	adds	r3, #4
70002cf6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002cf8:	68fb      	ldr	r3, [r7, #12]
70002cfa:	2200      	movs	r2, #0
70002cfc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
70002cfe:	68fb      	ldr	r3, [r7, #12]
70002d00:	2201      	movs	r2, #1
70002d02:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
70002d04:	78fb      	ldrb	r3, [r7, #3]
70002d06:	f003 030f 	and.w	r3, r3, #15
70002d0a:	b2da      	uxtb	r2, r3
70002d0c:	68fb      	ldr	r3, [r7, #12]
70002d0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002d10:	687b      	ldr	r3, [r7, #4]
70002d12:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002d16:	2b01      	cmp	r3, #1
70002d18:	d101      	bne.n	70002d1e <HAL_PCD_EP_SetStall+0x82>
70002d1a:	2302      	movs	r3, #2
70002d1c:	e01d      	b.n	70002d5a <HAL_PCD_EP_SetStall+0xbe>
70002d1e:	687b      	ldr	r3, [r7, #4]
70002d20:	2201      	movs	r2, #1
70002d22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
70002d26:	687b      	ldr	r3, [r7, #4]
70002d28:	681b      	ldr	r3, [r3, #0]
70002d2a:	68f9      	ldr	r1, [r7, #12]
70002d2c:	4618      	mov	r0, r3
70002d2e:	f003 f90d 	bl	70005f4c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
70002d32:	78fb      	ldrb	r3, [r7, #3]
70002d34:	f003 030f 	and.w	r3, r3, #15
70002d38:	2b00      	cmp	r3, #0
70002d3a:	d109      	bne.n	70002d50 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
70002d3c:	687b      	ldr	r3, [r7, #4]
70002d3e:	6818      	ldr	r0, [r3, #0]
70002d40:	687b      	ldr	r3, [r7, #4]
70002d42:	7999      	ldrb	r1, [r3, #6]
70002d44:	687b      	ldr	r3, [r7, #4]
70002d46:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70002d4a:	461a      	mov	r2, r3
70002d4c:	f003 fade 	bl	7000630c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
70002d50:	687b      	ldr	r3, [r7, #4]
70002d52:	2200      	movs	r2, #0
70002d54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002d58:	2300      	movs	r3, #0
}
70002d5a:	4618      	mov	r0, r3
70002d5c:	3710      	adds	r7, #16
70002d5e:	46bd      	mov	sp, r7
70002d60:	bd80      	pop	{r7, pc}

70002d62 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002d62:	b580      	push	{r7, lr}
70002d64:	b084      	sub	sp, #16
70002d66:	af00      	add	r7, sp, #0
70002d68:	6078      	str	r0, [r7, #4]
70002d6a:	460b      	mov	r3, r1
70002d6c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
70002d6e:	78fb      	ldrb	r3, [r7, #3]
70002d70:	f003 030f 	and.w	r3, r3, #15
70002d74:	687a      	ldr	r2, [r7, #4]
70002d76:	7912      	ldrb	r2, [r2, #4]
70002d78:	4293      	cmp	r3, r2
70002d7a:	d901      	bls.n	70002d80 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
70002d7c:	2301      	movs	r3, #1
70002d7e:	e042      	b.n	70002e06 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
70002d80:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002d84:	2b00      	cmp	r3, #0
70002d86:	da0f      	bge.n	70002da8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002d88:	78fb      	ldrb	r3, [r7, #3]
70002d8a:	f003 020f 	and.w	r2, r3, #15
70002d8e:	4613      	mov	r3, r2
70002d90:	00db      	lsls	r3, r3, #3
70002d92:	4413      	add	r3, r2
70002d94:	009b      	lsls	r3, r3, #2
70002d96:	3310      	adds	r3, #16
70002d98:	687a      	ldr	r2, [r7, #4]
70002d9a:	4413      	add	r3, r2
70002d9c:	3304      	adds	r3, #4
70002d9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
70002da0:	68fb      	ldr	r3, [r7, #12]
70002da2:	2201      	movs	r2, #1
70002da4:	705a      	strb	r2, [r3, #1]
70002da6:	e00f      	b.n	70002dc8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002da8:	78fb      	ldrb	r3, [r7, #3]
70002daa:	f003 020f 	and.w	r2, r3, #15
70002dae:	4613      	mov	r3, r2
70002db0:	00db      	lsls	r3, r3, #3
70002db2:	4413      	add	r3, r2
70002db4:	009b      	lsls	r3, r3, #2
70002db6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002dba:	687a      	ldr	r2, [r7, #4]
70002dbc:	4413      	add	r3, r2
70002dbe:	3304      	adds	r3, #4
70002dc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
70002dc2:	68fb      	ldr	r3, [r7, #12]
70002dc4:	2200      	movs	r2, #0
70002dc6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
70002dc8:	68fb      	ldr	r3, [r7, #12]
70002dca:	2200      	movs	r2, #0
70002dcc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
70002dce:	78fb      	ldrb	r3, [r7, #3]
70002dd0:	f003 030f 	and.w	r3, r3, #15
70002dd4:	b2da      	uxtb	r2, r3
70002dd6:	68fb      	ldr	r3, [r7, #12]
70002dd8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
70002dda:	687b      	ldr	r3, [r7, #4]
70002ddc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
70002de0:	2b01      	cmp	r3, #1
70002de2:	d101      	bne.n	70002de8 <HAL_PCD_EP_ClrStall+0x86>
70002de4:	2302      	movs	r3, #2
70002de6:	e00e      	b.n	70002e06 <HAL_PCD_EP_ClrStall+0xa4>
70002de8:	687b      	ldr	r3, [r7, #4]
70002dea:	2201      	movs	r2, #1
70002dec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
70002df0:	687b      	ldr	r3, [r7, #4]
70002df2:	681b      	ldr	r3, [r3, #0]
70002df4:	68f9      	ldr	r1, [r7, #12]
70002df6:	4618      	mov	r0, r3
70002df8:	f003 f916 	bl	70006028 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
70002dfc:	687b      	ldr	r3, [r7, #4]
70002dfe:	2200      	movs	r2, #0
70002e00:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
70002e04:	2300      	movs	r3, #0
}
70002e06:	4618      	mov	r0, r3
70002e08:	3710      	adds	r7, #16
70002e0a:	46bd      	mov	sp, r7
70002e0c:	bd80      	pop	{r7, pc}

70002e0e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
70002e0e:	b580      	push	{r7, lr}
70002e10:	b084      	sub	sp, #16
70002e12:	af00      	add	r7, sp, #0
70002e14:	6078      	str	r0, [r7, #4]
70002e16:	460b      	mov	r3, r1
70002e18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
70002e1a:	f997 3003 	ldrsb.w	r3, [r7, #3]
70002e1e:	2b00      	cmp	r3, #0
70002e20:	da0c      	bge.n	70002e3c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
70002e22:	78fb      	ldrb	r3, [r7, #3]
70002e24:	f003 020f 	and.w	r2, r3, #15
70002e28:	4613      	mov	r3, r2
70002e2a:	00db      	lsls	r3, r3, #3
70002e2c:	4413      	add	r3, r2
70002e2e:	009b      	lsls	r3, r3, #2
70002e30:	3310      	adds	r3, #16
70002e32:	687a      	ldr	r2, [r7, #4]
70002e34:	4413      	add	r3, r2
70002e36:	3304      	adds	r3, #4
70002e38:	60fb      	str	r3, [r7, #12]
70002e3a:	e00c      	b.n	70002e56 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
70002e3c:	78fb      	ldrb	r3, [r7, #3]
70002e3e:	f003 020f 	and.w	r2, r3, #15
70002e42:	4613      	mov	r3, r2
70002e44:	00db      	lsls	r3, r3, #3
70002e46:	4413      	add	r3, r2
70002e48:	009b      	lsls	r3, r3, #2
70002e4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70002e4e:	687a      	ldr	r2, [r7, #4]
70002e50:	4413      	add	r3, r2
70002e52:	3304      	adds	r3, #4
70002e54:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
70002e56:	687b      	ldr	r3, [r7, #4]
70002e58:	681b      	ldr	r3, [r3, #0]
70002e5a:	68f9      	ldr	r1, [r7, #12]
70002e5c:	4618      	mov	r0, r3
70002e5e:	f002 ff35 	bl	70005ccc <USB_EPStopXfer>
70002e62:	4603      	mov	r3, r0
70002e64:	72fb      	strb	r3, [r7, #11]

  return ret;
70002e66:	7afb      	ldrb	r3, [r7, #11]
}
70002e68:	4618      	mov	r0, r3
70002e6a:	3710      	adds	r7, #16
70002e6c:	46bd      	mov	sp, r7
70002e6e:	bd80      	pop	{r7, pc}

70002e70 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70002e70:	b580      	push	{r7, lr}
70002e72:	b08a      	sub	sp, #40	@ 0x28
70002e74:	af02      	add	r7, sp, #8
70002e76:	6078      	str	r0, [r7, #4]
70002e78:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002e7a:	687b      	ldr	r3, [r7, #4]
70002e7c:	681b      	ldr	r3, [r3, #0]
70002e7e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002e80:	697b      	ldr	r3, [r7, #20]
70002e82:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
70002e84:	683a      	ldr	r2, [r7, #0]
70002e86:	4613      	mov	r3, r2
70002e88:	00db      	lsls	r3, r3, #3
70002e8a:	4413      	add	r3, r2
70002e8c:	009b      	lsls	r3, r3, #2
70002e8e:	3310      	adds	r3, #16
70002e90:	687a      	ldr	r2, [r7, #4]
70002e92:	4413      	add	r3, r2
70002e94:	3304      	adds	r3, #4
70002e96:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
70002e98:	68fb      	ldr	r3, [r7, #12]
70002e9a:	695a      	ldr	r2, [r3, #20]
70002e9c:	68fb      	ldr	r3, [r7, #12]
70002e9e:	691b      	ldr	r3, [r3, #16]
70002ea0:	429a      	cmp	r2, r3
70002ea2:	d901      	bls.n	70002ea8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
70002ea4:	2301      	movs	r3, #1
70002ea6:	e06b      	b.n	70002f80 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
70002ea8:	68fb      	ldr	r3, [r7, #12]
70002eaa:	691a      	ldr	r2, [r3, #16]
70002eac:	68fb      	ldr	r3, [r7, #12]
70002eae:	695b      	ldr	r3, [r3, #20]
70002eb0:	1ad3      	subs	r3, r2, r3
70002eb2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
70002eb4:	68fb      	ldr	r3, [r7, #12]
70002eb6:	689b      	ldr	r3, [r3, #8]
70002eb8:	69fa      	ldr	r2, [r7, #28]
70002eba:	429a      	cmp	r2, r3
70002ebc:	d902      	bls.n	70002ec4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
70002ebe:	68fb      	ldr	r3, [r7, #12]
70002ec0:	689b      	ldr	r3, [r3, #8]
70002ec2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
70002ec4:	69fb      	ldr	r3, [r7, #28]
70002ec6:	3303      	adds	r3, #3
70002ec8:	089b      	lsrs	r3, r3, #2
70002eca:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002ecc:	e02a      	b.n	70002f24 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
70002ece:	68fb      	ldr	r3, [r7, #12]
70002ed0:	691a      	ldr	r2, [r3, #16]
70002ed2:	68fb      	ldr	r3, [r7, #12]
70002ed4:	695b      	ldr	r3, [r3, #20]
70002ed6:	1ad3      	subs	r3, r2, r3
70002ed8:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
70002eda:	68fb      	ldr	r3, [r7, #12]
70002edc:	689b      	ldr	r3, [r3, #8]
70002ede:	69fa      	ldr	r2, [r7, #28]
70002ee0:	429a      	cmp	r2, r3
70002ee2:	d902      	bls.n	70002eea <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
70002ee4:	68fb      	ldr	r3, [r7, #12]
70002ee6:	689b      	ldr	r3, [r3, #8]
70002ee8:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
70002eea:	69fb      	ldr	r3, [r7, #28]
70002eec:	3303      	adds	r3, #3
70002eee:	089b      	lsrs	r3, r3, #2
70002ef0:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
70002ef2:	68fb      	ldr	r3, [r7, #12]
70002ef4:	68d9      	ldr	r1, [r3, #12]
70002ef6:	683b      	ldr	r3, [r7, #0]
70002ef8:	b2da      	uxtb	r2, r3
70002efa:	69fb      	ldr	r3, [r7, #28]
70002efc:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
70002efe:	687b      	ldr	r3, [r7, #4]
70002f00:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
70002f02:	9300      	str	r3, [sp, #0]
70002f04:	4603      	mov	r3, r0
70002f06:	6978      	ldr	r0, [r7, #20]
70002f08:	f002 ff8a 	bl	70005e20 <USB_WritePacket>

    ep->xfer_buff  += len;
70002f0c:	68fb      	ldr	r3, [r7, #12]
70002f0e:	68da      	ldr	r2, [r3, #12]
70002f10:	69fb      	ldr	r3, [r7, #28]
70002f12:	441a      	add	r2, r3
70002f14:	68fb      	ldr	r3, [r7, #12]
70002f16:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
70002f18:	68fb      	ldr	r3, [r7, #12]
70002f1a:	695a      	ldr	r2, [r3, #20]
70002f1c:	69fb      	ldr	r3, [r7, #28]
70002f1e:	441a      	add	r2, r3
70002f20:	68fb      	ldr	r3, [r7, #12]
70002f22:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002f24:	683b      	ldr	r3, [r7, #0]
70002f26:	015a      	lsls	r2, r3, #5
70002f28:	693b      	ldr	r3, [r7, #16]
70002f2a:	4413      	add	r3, r2
70002f2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70002f30:	699b      	ldr	r3, [r3, #24]
70002f32:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
70002f34:	69ba      	ldr	r2, [r7, #24]
70002f36:	429a      	cmp	r2, r3
70002f38:	d809      	bhi.n	70002f4e <PCD_WriteEmptyTxFifo+0xde>
70002f3a:	68fb      	ldr	r3, [r7, #12]
70002f3c:	695a      	ldr	r2, [r3, #20]
70002f3e:	68fb      	ldr	r3, [r7, #12]
70002f40:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
70002f42:	429a      	cmp	r2, r3
70002f44:	d203      	bcs.n	70002f4e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
70002f46:	68fb      	ldr	r3, [r7, #12]
70002f48:	691b      	ldr	r3, [r3, #16]
70002f4a:	2b00      	cmp	r3, #0
70002f4c:	d1bf      	bne.n	70002ece <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
70002f4e:	68fb      	ldr	r3, [r7, #12]
70002f50:	691a      	ldr	r2, [r3, #16]
70002f52:	68fb      	ldr	r3, [r7, #12]
70002f54:	695b      	ldr	r3, [r3, #20]
70002f56:	429a      	cmp	r2, r3
70002f58:	d811      	bhi.n	70002f7e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
70002f5a:	683b      	ldr	r3, [r7, #0]
70002f5c:	f003 030f 	and.w	r3, r3, #15
70002f60:	2201      	movs	r2, #1
70002f62:	fa02 f303 	lsl.w	r3, r2, r3
70002f66:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
70002f68:	693b      	ldr	r3, [r7, #16]
70002f6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70002f6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70002f70:	68bb      	ldr	r3, [r7, #8]
70002f72:	43db      	mvns	r3, r3
70002f74:	6939      	ldr	r1, [r7, #16]
70002f76:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70002f7a:	4013      	ands	r3, r2
70002f7c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
70002f7e:	2300      	movs	r3, #0
}
70002f80:	4618      	mov	r0, r3
70002f82:	3720      	adds	r7, #32
70002f84:	46bd      	mov	sp, r7
70002f86:	bd80      	pop	{r7, pc}

70002f88 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70002f88:	b580      	push	{r7, lr}
70002f8a:	b088      	sub	sp, #32
70002f8c:	af00      	add	r7, sp, #0
70002f8e:	6078      	str	r0, [r7, #4]
70002f90:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70002f92:	687b      	ldr	r3, [r7, #4]
70002f94:	681b      	ldr	r3, [r3, #0]
70002f96:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
70002f98:	69fb      	ldr	r3, [r7, #28]
70002f9a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
70002f9c:	69fb      	ldr	r3, [r7, #28]
70002f9e:	333c      	adds	r3, #60	@ 0x3c
70002fa0:	3304      	adds	r3, #4
70002fa2:	681b      	ldr	r3, [r3, #0]
70002fa4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
70002fa6:	683b      	ldr	r3, [r7, #0]
70002fa8:	015a      	lsls	r2, r3, #5
70002faa:	69bb      	ldr	r3, [r7, #24]
70002fac:	4413      	add	r3, r2
70002fae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002fb2:	689b      	ldr	r3, [r3, #8]
70002fb4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
70002fb6:	687b      	ldr	r3, [r7, #4]
70002fb8:	799b      	ldrb	r3, [r3, #6]
70002fba:	2b01      	cmp	r3, #1
70002fbc:	d17b      	bne.n	700030b6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
70002fbe:	693b      	ldr	r3, [r7, #16]
70002fc0:	f003 0308 	and.w	r3, r3, #8
70002fc4:	2b00      	cmp	r3, #0
70002fc6:	d015      	beq.n	70002ff4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70002fc8:	697b      	ldr	r3, [r7, #20]
70002fca:	4a61      	ldr	r2, [pc, #388]	@ (70003150 <PCD_EP_OutXfrComplete_int+0x1c8>)
70002fcc:	4293      	cmp	r3, r2
70002fce:	f240 80b9 	bls.w	70003144 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
70002fd2:	693b      	ldr	r3, [r7, #16]
70002fd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70002fd8:	2b00      	cmp	r3, #0
70002fda:	f000 80b3 	beq.w	70003144 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70002fde:	683b      	ldr	r3, [r7, #0]
70002fe0:	015a      	lsls	r2, r3, #5
70002fe2:	69bb      	ldr	r3, [r7, #24]
70002fe4:	4413      	add	r3, r2
70002fe6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70002fea:	461a      	mov	r2, r3
70002fec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70002ff0:	6093      	str	r3, [r2, #8]
70002ff2:	e0a7      	b.n	70003144 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
70002ff4:	693b      	ldr	r3, [r7, #16]
70002ff6:	f003 0320 	and.w	r3, r3, #32
70002ffa:	2b00      	cmp	r3, #0
70002ffc:	d009      	beq.n	70003012 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
70002ffe:	683b      	ldr	r3, [r7, #0]
70003000:	015a      	lsls	r2, r3, #5
70003002:	69bb      	ldr	r3, [r7, #24]
70003004:	4413      	add	r3, r2
70003006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000300a:	461a      	mov	r2, r3
7000300c:	2320      	movs	r3, #32
7000300e:	6093      	str	r3, [r2, #8]
70003010:	e098      	b.n	70003144 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
70003012:	693b      	ldr	r3, [r7, #16]
70003014:	f003 0328 	and.w	r3, r3, #40	@ 0x28
70003018:	2b00      	cmp	r3, #0
7000301a:	f040 8093 	bne.w	70003144 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
7000301e:	697b      	ldr	r3, [r7, #20]
70003020:	4a4b      	ldr	r2, [pc, #300]	@ (70003150 <PCD_EP_OutXfrComplete_int+0x1c8>)
70003022:	4293      	cmp	r3, r2
70003024:	d90f      	bls.n	70003046 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
70003026:	693b      	ldr	r3, [r7, #16]
70003028:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
7000302c:	2b00      	cmp	r3, #0
7000302e:	d00a      	beq.n	70003046 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70003030:	683b      	ldr	r3, [r7, #0]
70003032:	015a      	lsls	r2, r3, #5
70003034:	69bb      	ldr	r3, [r7, #24]
70003036:	4413      	add	r3, r2
70003038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000303c:	461a      	mov	r2, r3
7000303e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70003042:	6093      	str	r3, [r2, #8]
70003044:	e07e      	b.n	70003144 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
70003046:	683a      	ldr	r2, [r7, #0]
70003048:	4613      	mov	r3, r2
7000304a:	00db      	lsls	r3, r3, #3
7000304c:	4413      	add	r3, r2
7000304e:	009b      	lsls	r3, r3, #2
70003050:	f503 7314 	add.w	r3, r3, #592	@ 0x250
70003054:	687a      	ldr	r2, [r7, #4]
70003056:	4413      	add	r3, r2
70003058:	3304      	adds	r3, #4
7000305a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
7000305c:	68fb      	ldr	r3, [r7, #12]
7000305e:	6a1a      	ldr	r2, [r3, #32]
70003060:	683b      	ldr	r3, [r7, #0]
70003062:	0159      	lsls	r1, r3, #5
70003064:	69bb      	ldr	r3, [r7, #24]
70003066:	440b      	add	r3, r1
70003068:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000306c:	691b      	ldr	r3, [r3, #16]
7000306e:	f3c3 0312 	ubfx	r3, r3, #0, #19
70003072:	1ad2      	subs	r2, r2, r3
70003074:	68fb      	ldr	r3, [r7, #12]
70003076:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
70003078:	683b      	ldr	r3, [r7, #0]
7000307a:	2b00      	cmp	r3, #0
7000307c:	d114      	bne.n	700030a8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
7000307e:	68fb      	ldr	r3, [r7, #12]
70003080:	691b      	ldr	r3, [r3, #16]
70003082:	2b00      	cmp	r3, #0
70003084:	d109      	bne.n	7000309a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
70003086:	687b      	ldr	r3, [r7, #4]
70003088:	6818      	ldr	r0, [r3, #0]
7000308a:	687b      	ldr	r3, [r7, #4]
7000308c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70003090:	461a      	mov	r2, r3
70003092:	2101      	movs	r1, #1
70003094:	f003 f93a 	bl	7000630c <USB_EP0_OutStart>
70003098:	e006      	b.n	700030a8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
7000309a:	68fb      	ldr	r3, [r7, #12]
7000309c:	68da      	ldr	r2, [r3, #12]
7000309e:	68fb      	ldr	r3, [r7, #12]
700030a0:	695b      	ldr	r3, [r3, #20]
700030a2:	441a      	add	r2, r3
700030a4:	68fb      	ldr	r3, [r7, #12]
700030a6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
700030a8:	683b      	ldr	r3, [r7, #0]
700030aa:	b2db      	uxtb	r3, r3
700030ac:	4619      	mov	r1, r3
700030ae:	6878      	ldr	r0, [r7, #4]
700030b0:	f004 fbd8 	bl	70007864 <HAL_PCD_DataOutStageCallback>
700030b4:	e046      	b.n	70003144 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
700030b6:	697b      	ldr	r3, [r7, #20]
700030b8:	4a26      	ldr	r2, [pc, #152]	@ (70003154 <PCD_EP_OutXfrComplete_int+0x1cc>)
700030ba:	4293      	cmp	r3, r2
700030bc:	d124      	bne.n	70003108 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
700030be:	693b      	ldr	r3, [r7, #16]
700030c0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
700030c4:	2b00      	cmp	r3, #0
700030c6:	d00a      	beq.n	700030de <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
700030c8:	683b      	ldr	r3, [r7, #0]
700030ca:	015a      	lsls	r2, r3, #5
700030cc:	69bb      	ldr	r3, [r7, #24]
700030ce:	4413      	add	r3, r2
700030d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700030d4:	461a      	mov	r2, r3
700030d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700030da:	6093      	str	r3, [r2, #8]
700030dc:	e032      	b.n	70003144 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
700030de:	693b      	ldr	r3, [r7, #16]
700030e0:	f003 0320 	and.w	r3, r3, #32
700030e4:	2b00      	cmp	r3, #0
700030e6:	d008      	beq.n	700030fa <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
700030e8:	683b      	ldr	r3, [r7, #0]
700030ea:	015a      	lsls	r2, r3, #5
700030ec:	69bb      	ldr	r3, [r7, #24]
700030ee:	4413      	add	r3, r2
700030f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700030f4:	461a      	mov	r2, r3
700030f6:	2320      	movs	r3, #32
700030f8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
700030fa:	683b      	ldr	r3, [r7, #0]
700030fc:	b2db      	uxtb	r3, r3
700030fe:	4619      	mov	r1, r3
70003100:	6878      	ldr	r0, [r7, #4]
70003102:	f004 fbaf 	bl	70007864 <HAL_PCD_DataOutStageCallback>
70003106:	e01d      	b.n	70003144 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
70003108:	683b      	ldr	r3, [r7, #0]
7000310a:	2b00      	cmp	r3, #0
7000310c:	d114      	bne.n	70003138 <PCD_EP_OutXfrComplete_int+0x1b0>
7000310e:	6879      	ldr	r1, [r7, #4]
70003110:	683a      	ldr	r2, [r7, #0]
70003112:	4613      	mov	r3, r2
70003114:	00db      	lsls	r3, r3, #3
70003116:	4413      	add	r3, r2
70003118:	009b      	lsls	r3, r3, #2
7000311a:	440b      	add	r3, r1
7000311c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
70003120:	681b      	ldr	r3, [r3, #0]
70003122:	2b00      	cmp	r3, #0
70003124:	d108      	bne.n	70003138 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
70003126:	687b      	ldr	r3, [r7, #4]
70003128:	6818      	ldr	r0, [r3, #0]
7000312a:	687b      	ldr	r3, [r7, #4]
7000312c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70003130:	461a      	mov	r2, r3
70003132:	2100      	movs	r1, #0
70003134:	f003 f8ea 	bl	7000630c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
70003138:	683b      	ldr	r3, [r7, #0]
7000313a:	b2db      	uxtb	r3, r3
7000313c:	4619      	mov	r1, r3
7000313e:	6878      	ldr	r0, [r7, #4]
70003140:	f004 fb90 	bl	70007864 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
70003144:	2300      	movs	r3, #0
}
70003146:	4618      	mov	r0, r3
70003148:	3720      	adds	r7, #32
7000314a:	46bd      	mov	sp, r7
7000314c:	bd80      	pop	{r7, pc}
7000314e:	bf00      	nop
70003150:	4f54300a 	.word	0x4f54300a
70003154:	4f54310a 	.word	0x4f54310a

70003158 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
70003158:	b580      	push	{r7, lr}
7000315a:	b086      	sub	sp, #24
7000315c:	af00      	add	r7, sp, #0
7000315e:	6078      	str	r0, [r7, #4]
70003160:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
70003162:	687b      	ldr	r3, [r7, #4]
70003164:	681b      	ldr	r3, [r3, #0]
70003166:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
70003168:	697b      	ldr	r3, [r7, #20]
7000316a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
7000316c:	697b      	ldr	r3, [r7, #20]
7000316e:	333c      	adds	r3, #60	@ 0x3c
70003170:	3304      	adds	r3, #4
70003172:	681b      	ldr	r3, [r3, #0]
70003174:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
70003176:	683b      	ldr	r3, [r7, #0]
70003178:	015a      	lsls	r2, r3, #5
7000317a:	693b      	ldr	r3, [r7, #16]
7000317c:	4413      	add	r3, r2
7000317e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70003182:	689b      	ldr	r3, [r3, #8]
70003184:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70003186:	68fb      	ldr	r3, [r7, #12]
70003188:	4a15      	ldr	r2, [pc, #84]	@ (700031e0 <PCD_EP_OutSetupPacket_int+0x88>)
7000318a:	4293      	cmp	r3, r2
7000318c:	d90e      	bls.n	700031ac <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
7000318e:	68bb      	ldr	r3, [r7, #8]
70003190:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
70003194:	2b00      	cmp	r3, #0
70003196:	d009      	beq.n	700031ac <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
70003198:	683b      	ldr	r3, [r7, #0]
7000319a:	015a      	lsls	r2, r3, #5
7000319c:	693b      	ldr	r3, [r7, #16]
7000319e:	4413      	add	r3, r2
700031a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700031a4:	461a      	mov	r2, r3
700031a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700031aa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
700031ac:	6878      	ldr	r0, [r7, #4]
700031ae:	f004 fb47 	bl	70007840 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
700031b2:	68fb      	ldr	r3, [r7, #12]
700031b4:	4a0a      	ldr	r2, [pc, #40]	@ (700031e0 <PCD_EP_OutSetupPacket_int+0x88>)
700031b6:	4293      	cmp	r3, r2
700031b8:	d90c      	bls.n	700031d4 <PCD_EP_OutSetupPacket_int+0x7c>
700031ba:	687b      	ldr	r3, [r7, #4]
700031bc:	799b      	ldrb	r3, [r3, #6]
700031be:	2b01      	cmp	r3, #1
700031c0:	d108      	bne.n	700031d4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
700031c2:	687b      	ldr	r3, [r7, #4]
700031c4:	6818      	ldr	r0, [r3, #0]
700031c6:	687b      	ldr	r3, [r7, #4]
700031c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
700031cc:	461a      	mov	r2, r3
700031ce:	2101      	movs	r1, #1
700031d0:	f003 f89c 	bl	7000630c <USB_EP0_OutStart>
  }

  return HAL_OK;
700031d4:	2300      	movs	r3, #0
}
700031d6:	4618      	mov	r0, r3
700031d8:	3718      	adds	r7, #24
700031da:	46bd      	mov	sp, r7
700031dc:	bd80      	pop	{r7, pc}
700031de:	bf00      	nop
700031e0:	4f54300a 	.word	0x4f54300a

700031e4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
700031e4:	b480      	push	{r7}
700031e6:	b083      	sub	sp, #12
700031e8:	af00      	add	r7, sp, #0
700031ea:	6078      	str	r0, [r7, #4]
700031ec:	460b      	mov	r3, r1
700031ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
700031f0:	bf00      	nop
700031f2:	370c      	adds	r7, #12
700031f4:	46bd      	mov	sp, r7
700031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
700031fa:	4770      	bx	lr

700031fc <HAL_PWR_ConfigPVD>:
  *         configure will replace a possible previous configuration done through
  *         HAL_PWREx_ConfigAVD.
  * @retval None.
  */
void HAL_PWR_ConfigPVD(const PWR_PVDTypeDef *sConfigPVD)
{
700031fc:	b480      	push	{r7}
700031fe:	b083      	sub	sp, #12
70003200:	af00      	add	r7, sp, #0
70003202:	6078      	str	r0, [r7, #4]
  /* Check the PVD configuration parameter */
  if (sConfigPVD == NULL)
70003204:	687b      	ldr	r3, [r7, #4]
70003206:	2b00      	cmp	r3, #0
70003208:	d069      	beq.n	700032de <HAL_PWR_ConfigPVD+0xe2>
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS[7:5] bits according to PVDLevel value */
  MODIFY_REG(PWR->CR1, PWR_CR1_PLS, sConfigPVD->PVDLevel);
7000320a:	4b38      	ldr	r3, [pc, #224]	@ (700032ec <HAL_PWR_ConfigPVD+0xf0>)
7000320c:	681b      	ldr	r3, [r3, #0]
7000320e:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
70003212:	687b      	ldr	r3, [r7, #4]
70003214:	681b      	ldr	r3, [r3, #0]
70003216:	4935      	ldr	r1, [pc, #212]	@ (700032ec <HAL_PWR_ConfigPVD+0xf0>)
70003218:	4313      	orrs	r3, r2
7000321a:	600b      	str	r3, [r1, #0]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
7000321c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003220:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70003224:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
70003228:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000322c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
70003230:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70003238:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000323c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003240:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
70003244:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003248:	681b      	ldr	r3, [r3, #0]
7000324a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000324e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003252:	6013      	str	r3, [r2, #0]
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
70003254:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003258:	685b      	ldr	r3, [r3, #4]
7000325a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000325e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003262:	6053      	str	r3, [r2, #4]

  /* Configure the PVD in interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
70003264:	687b      	ldr	r3, [r7, #4]
70003266:	685b      	ldr	r3, [r3, #4]
70003268:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
7000326c:	2b00      	cmp	r3, #0
7000326e:	d009      	beq.n	70003284 <HAL_PWR_ConfigPVD+0x88>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
70003270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003274:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70003278:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000327c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003280:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the PVD in event mode */
  if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
70003284:	687b      	ldr	r3, [r7, #4]
70003286:	685b      	ldr	r3, [r3, #4]
70003288:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000328c:	2b00      	cmp	r3, #0
7000328e:	d009      	beq.n	700032a4 <HAL_PWR_ConfigPVD+0xa8>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
70003290:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003294:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70003298:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000329c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700032a0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  }

  /* Rising edge configuration */
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
700032a4:	687b      	ldr	r3, [r7, #4]
700032a6:	685b      	ldr	r3, [r3, #4]
700032a8:	f003 0301 	and.w	r3, r3, #1
700032ac:	2b00      	cmp	r3, #0
700032ae:	d007      	beq.n	700032c0 <HAL_PWR_ConfigPVD+0xc4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
700032b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700032b4:	681b      	ldr	r3, [r3, #0]
700032b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700032ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700032be:	6013      	str	r3, [r2, #0]
  }

  /* Falling edge configuration */
  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
700032c0:	687b      	ldr	r3, [r7, #4]
700032c2:	685b      	ldr	r3, [r3, #4]
700032c4:	f003 0302 	and.w	r3, r3, #2
700032c8:	2b00      	cmp	r3, #0
700032ca:	d009      	beq.n	700032e0 <HAL_PWR_ConfigPVD+0xe4>
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
700032cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700032d0:	685b      	ldr	r3, [r3, #4]
700032d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700032d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700032da:	6053      	str	r3, [r2, #4]
700032dc:	e000      	b.n	700032e0 <HAL_PWR_ConfigPVD+0xe4>
    return;
700032de:	bf00      	nop
  }
}
700032e0:	370c      	adds	r7, #12
700032e2:	46bd      	mov	sp, r7
700032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
700032e8:	4770      	bx	lr
700032ea:	bf00      	nop
700032ec:	58024800 	.word	0x58024800

700032f0 <HAL_PWR_EnablePVD>:
/**
  * @brief  Enable the programmable voltage detector (PVD).
  * @retval None.
  */
void HAL_PWR_EnablePVD(void)
{
700032f0:	b480      	push	{r7}
700032f2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_PVDE);
700032f4:	4b05      	ldr	r3, [pc, #20]	@ (7000330c <HAL_PWR_EnablePVD+0x1c>)
700032f6:	681b      	ldr	r3, [r3, #0]
700032f8:	4a04      	ldr	r2, [pc, #16]	@ (7000330c <HAL_PWR_EnablePVD+0x1c>)
700032fa:	f043 0310 	orr.w	r3, r3, #16
700032fe:	6013      	str	r3, [r2, #0]
}
70003300:	bf00      	nop
70003302:	46bd      	mov	sp, r7
70003304:	f85d 7b04 	ldr.w	r7, [sp], #4
70003308:	4770      	bx	lr
7000330a:	bf00      	nop
7000330c:	58024800 	.word	0x58024800

70003310 <HAL_PWREx_EnableUSBReg>:
/**
  * @brief Enable the USB Regulator.
  * @retval None.
  */
void HAL_PWREx_EnableUSBReg(void)
{
70003310:	b480      	push	{r7}
70003312:	af00      	add	r7, sp, #0
  /* Enable the USB regulator */
  SET_BIT(PWR->CSR2, PWR_CSR2_USBREGEN);
70003314:	4b05      	ldr	r3, [pc, #20]	@ (7000332c <HAL_PWREx_EnableUSBReg+0x1c>)
70003316:	68db      	ldr	r3, [r3, #12]
70003318:	4a04      	ldr	r2, [pc, #16]	@ (7000332c <HAL_PWREx_EnableUSBReg+0x1c>)
7000331a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
7000331e:	60d3      	str	r3, [r2, #12]
}
70003320:	bf00      	nop
70003322:	46bd      	mov	sp, r7
70003324:	f85d 7b04 	ldr.w	r7, [sp], #4
70003328:	4770      	bx	lr
7000332a:	bf00      	nop
7000332c:	58024800 	.word	0x58024800

70003330 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
70003330:	b580      	push	{r7, lr}
70003332:	b088      	sub	sp, #32
70003334:	af00      	add	r7, sp, #0
70003336:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
70003338:	687b      	ldr	r3, [r7, #4]
7000333a:	2b00      	cmp	r3, #0
7000333c:	d101      	bne.n	70003342 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
7000333e:	2301      	movs	r3, #1
70003340:	e328      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
70003342:	4b97      	ldr	r3, [pc, #604]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003344:	691b      	ldr	r3, [r3, #16]
70003346:	f003 0338 	and.w	r3, r3, #56	@ 0x38
7000334a:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
7000334c:	4b94      	ldr	r3, [pc, #592]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000334e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003350:	f003 0303 	and.w	r3, r3, #3
70003354:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
70003356:	4b92      	ldr	r3, [pc, #584]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003358:	681b      	ldr	r3, [r3, #0]
7000335a:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
7000335e:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
70003360:	687b      	ldr	r3, [r7, #4]
70003362:	681b      	ldr	r3, [r3, #0]
70003364:	f003 0301 	and.w	r3, r3, #1
70003368:	2b00      	cmp	r3, #0
7000336a:	f000 809c 	beq.w	700034a6 <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
7000336e:	69fb      	ldr	r3, [r7, #28]
70003370:	2b10      	cmp	r3, #16
70003372:	d005      	beq.n	70003380 <HAL_RCC_OscConfig+0x50>
70003374:	697b      	ldr	r3, [r7, #20]
70003376:	2b00      	cmp	r3, #0
70003378:	d009      	beq.n	7000338e <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
7000337a:	69bb      	ldr	r3, [r7, #24]
7000337c:	2b02      	cmp	r3, #2
7000337e:	d106      	bne.n	7000338e <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
70003380:	687b      	ldr	r3, [r7, #4]
70003382:	685b      	ldr	r3, [r3, #4]
70003384:	2b00      	cmp	r3, #0
70003386:	f040 808e 	bne.w	700034a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
7000338a:	2301      	movs	r3, #1
7000338c:	e302      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
7000338e:	687b      	ldr	r3, [r7, #4]
70003390:	685b      	ldr	r3, [r3, #4]
70003392:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70003396:	d106      	bne.n	700033a6 <HAL_RCC_OscConfig+0x76>
70003398:	4b81      	ldr	r3, [pc, #516]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000339a:	681b      	ldr	r3, [r3, #0]
7000339c:	4a80      	ldr	r2, [pc, #512]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000339e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700033a2:	6013      	str	r3, [r2, #0]
700033a4:	e058      	b.n	70003458 <HAL_RCC_OscConfig+0x128>
700033a6:	687b      	ldr	r3, [r7, #4]
700033a8:	685b      	ldr	r3, [r3, #4]
700033aa:	2b00      	cmp	r3, #0
700033ac:	d112      	bne.n	700033d4 <HAL_RCC_OscConfig+0xa4>
700033ae:	4b7c      	ldr	r3, [pc, #496]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033b0:	681b      	ldr	r3, [r3, #0]
700033b2:	4a7b      	ldr	r2, [pc, #492]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700033b8:	6013      	str	r3, [r2, #0]
700033ba:	4b79      	ldr	r3, [pc, #484]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033bc:	681b      	ldr	r3, [r3, #0]
700033be:	4a78      	ldr	r2, [pc, #480]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033c0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
700033c4:	6013      	str	r3, [r2, #0]
700033c6:	4b76      	ldr	r3, [pc, #472]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033c8:	681b      	ldr	r3, [r3, #0]
700033ca:	4a75      	ldr	r2, [pc, #468]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033cc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
700033d0:	6013      	str	r3, [r2, #0]
700033d2:	e041      	b.n	70003458 <HAL_RCC_OscConfig+0x128>
700033d4:	687b      	ldr	r3, [r7, #4]
700033d6:	685b      	ldr	r3, [r3, #4]
700033d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
700033dc:	d112      	bne.n	70003404 <HAL_RCC_OscConfig+0xd4>
700033de:	4b70      	ldr	r3, [pc, #448]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033e0:	681b      	ldr	r3, [r3, #0]
700033e2:	4a6f      	ldr	r2, [pc, #444]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
700033e8:	6013      	str	r3, [r2, #0]
700033ea:	4b6d      	ldr	r3, [pc, #436]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033ec:	681b      	ldr	r3, [r3, #0]
700033ee:	4a6c      	ldr	r2, [pc, #432]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033f0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
700033f4:	6013      	str	r3, [r2, #0]
700033f6:	4b6a      	ldr	r3, [pc, #424]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033f8:	681b      	ldr	r3, [r3, #0]
700033fa:	4a69      	ldr	r2, [pc, #420]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700033fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003400:	6013      	str	r3, [r2, #0]
70003402:	e029      	b.n	70003458 <HAL_RCC_OscConfig+0x128>
70003404:	687b      	ldr	r3, [r7, #4]
70003406:	685b      	ldr	r3, [r3, #4]
70003408:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
7000340c:	d112      	bne.n	70003434 <HAL_RCC_OscConfig+0x104>
7000340e:	4b64      	ldr	r3, [pc, #400]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003410:	681b      	ldr	r3, [r3, #0]
70003412:	4a63      	ldr	r2, [pc, #396]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003414:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70003418:	6013      	str	r3, [r2, #0]
7000341a:	4b61      	ldr	r3, [pc, #388]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000341c:	681b      	ldr	r3, [r3, #0]
7000341e:	4a60      	ldr	r2, [pc, #384]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003420:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70003424:	6013      	str	r3, [r2, #0]
70003426:	4b5e      	ldr	r3, [pc, #376]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003428:	681b      	ldr	r3, [r3, #0]
7000342a:	4a5d      	ldr	r2, [pc, #372]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000342c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003430:	6013      	str	r3, [r2, #0]
70003432:	e011      	b.n	70003458 <HAL_RCC_OscConfig+0x128>
70003434:	4b5a      	ldr	r3, [pc, #360]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003436:	681b      	ldr	r3, [r3, #0]
70003438:	4a59      	ldr	r2, [pc, #356]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000343a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
7000343e:	6013      	str	r3, [r2, #0]
70003440:	4b57      	ldr	r3, [pc, #348]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003442:	681b      	ldr	r3, [r3, #0]
70003444:	4a56      	ldr	r2, [pc, #344]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003446:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
7000344a:	6013      	str	r3, [r2, #0]
7000344c:	4b54      	ldr	r3, [pc, #336]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000344e:	681b      	ldr	r3, [r3, #0]
70003450:	4a53      	ldr	r2, [pc, #332]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003452:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003456:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003458:	f7fe f91e 	bl	70001698 <HAL_GetTick>
7000345c:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
7000345e:	687b      	ldr	r3, [r7, #4]
70003460:	685b      	ldr	r3, [r3, #4]
70003462:	2b00      	cmp	r3, #0
70003464:	d019      	beq.n	7000349a <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003466:	e008      	b.n	7000347a <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
70003468:	f7fe f916 	bl	70001698 <HAL_GetTick>
7000346c:	4602      	mov	r2, r0
7000346e:	693b      	ldr	r3, [r7, #16]
70003470:	1ad3      	subs	r3, r2, r3
70003472:	2b64      	cmp	r3, #100	@ 0x64
70003474:	d901      	bls.n	7000347a <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
70003476:	2303      	movs	r3, #3
70003478:	e28c      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
7000347a:	4b49      	ldr	r3, [pc, #292]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000347c:	681b      	ldr	r3, [r3, #0]
7000347e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003482:	2b00      	cmp	r3, #0
70003484:	d0f0      	beq.n	70003468 <HAL_RCC_OscConfig+0x138>
70003486:	e00e      	b.n	700034a6 <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
70003488:	f7fe f906 	bl	70001698 <HAL_GetTick>
7000348c:	4602      	mov	r2, r0
7000348e:	693b      	ldr	r3, [r7, #16]
70003490:	1ad3      	subs	r3, r2, r3
70003492:	2b64      	cmp	r3, #100	@ 0x64
70003494:	d901      	bls.n	7000349a <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
70003496:	2303      	movs	r3, #3
70003498:	e27c      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
7000349a:	4b41      	ldr	r3, [pc, #260]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000349c:	681b      	ldr	r3, [r3, #0]
7000349e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700034a2:	2b00      	cmp	r3, #0
700034a4:	d1f0      	bne.n	70003488 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
700034a6:	687b      	ldr	r3, [r7, #4]
700034a8:	681b      	ldr	r3, [r3, #0]
700034aa:	f003 0302 	and.w	r3, r3, #2
700034ae:	2b00      	cmp	r3, #0
700034b0:	f000 809e 	beq.w	700035f0 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
700034b4:	69fb      	ldr	r3, [r7, #28]
700034b6:	2b00      	cmp	r3, #0
700034b8:	d005      	beq.n	700034c6 <HAL_RCC_OscConfig+0x196>
700034ba:	697b      	ldr	r3, [r7, #20]
700034bc:	2b00      	cmp	r3, #0
700034be:	d047      	beq.n	70003550 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
700034c0:	69bb      	ldr	r3, [r7, #24]
700034c2:	2b00      	cmp	r3, #0
700034c4:	d144      	bne.n	70003550 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
700034c6:	687b      	ldr	r3, [r7, #4]
700034c8:	68db      	ldr	r3, [r3, #12]
700034ca:	2b00      	cmp	r3, #0
700034cc:	d101      	bne.n	700034d2 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
700034ce:	2301      	movs	r3, #1
700034d0:	e260      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
700034d2:	4b33      	ldr	r3, [pc, #204]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700034d4:	681b      	ldr	r3, [r3, #0]
700034d6:	f003 0318 	and.w	r3, r3, #24
700034da:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
700034dc:	69bb      	ldr	r3, [r7, #24]
700034de:	2b00      	cmp	r3, #0
700034e0:	d109      	bne.n	700034f6 <HAL_RCC_OscConfig+0x1c6>
700034e2:	697b      	ldr	r3, [r7, #20]
700034e4:	2b00      	cmp	r3, #0
700034e6:	d006      	beq.n	700034f6 <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
700034e8:	687b      	ldr	r3, [r7, #4]
700034ea:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
700034ec:	68fa      	ldr	r2, [r7, #12]
700034ee:	429a      	cmp	r2, r3
700034f0:	d001      	beq.n	700034f6 <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
700034f2:	2301      	movs	r3, #1
700034f4:	e24e      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
700034f6:	4b2a      	ldr	r3, [pc, #168]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
700034f8:	681b      	ldr	r3, [r3, #0]
700034fa:	f023 0219 	bic.w	r2, r3, #25
700034fe:	687b      	ldr	r3, [r7, #4]
70003500:	691b      	ldr	r3, [r3, #16]
70003502:	4313      	orrs	r3, r2
70003504:	4a26      	ldr	r2, [pc, #152]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003506:	f043 0301 	orr.w	r3, r3, #1
7000350a:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
7000350c:	69fb      	ldr	r3, [r7, #28]
7000350e:	2b00      	cmp	r3, #0
70003510:	d109      	bne.n	70003526 <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
70003512:	4b23      	ldr	r3, [pc, #140]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003514:	681b      	ldr	r3, [r3, #0]
70003516:	08db      	lsrs	r3, r3, #3
70003518:	f003 0303 	and.w	r3, r3, #3
7000351c:	4a21      	ldr	r2, [pc, #132]	@ (700035a4 <HAL_RCC_OscConfig+0x274>)
7000351e:	fa22 f303 	lsr.w	r3, r2, r3
70003522:	4a21      	ldr	r2, [pc, #132]	@ (700035a8 <HAL_RCC_OscConfig+0x278>)
70003524:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
70003526:	4b21      	ldr	r3, [pc, #132]	@ (700035ac <HAL_RCC_OscConfig+0x27c>)
70003528:	681b      	ldr	r3, [r3, #0]
7000352a:	4618      	mov	r0, r3
7000352c:	f7fe f864 	bl	700015f8 <HAL_InitTick>
70003530:	4603      	mov	r3, r0
70003532:	2b00      	cmp	r3, #0
70003534:	d001      	beq.n	7000353a <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
70003536:	2301      	movs	r3, #1
70003538:	e22c      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
7000353a:	4b19      	ldr	r3, [pc, #100]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000353c:	685b      	ldr	r3, [r3, #4]
7000353e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
70003542:	687b      	ldr	r3, [r7, #4]
70003544:	695b      	ldr	r3, [r3, #20]
70003546:	061b      	lsls	r3, r3, #24
70003548:	4915      	ldr	r1, [pc, #84]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000354a:	4313      	orrs	r3, r2
7000354c:	604b      	str	r3, [r1, #4]
7000354e:	e04f      	b.n	700035f0 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
70003550:	687b      	ldr	r3, [r7, #4]
70003552:	68db      	ldr	r3, [r3, #12]
70003554:	2b00      	cmp	r3, #0
70003556:	d032      	beq.n	700035be <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
70003558:	4b11      	ldr	r3, [pc, #68]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000355a:	681b      	ldr	r3, [r3, #0]
7000355c:	f023 0219 	bic.w	r2, r3, #25
70003560:	687b      	ldr	r3, [r7, #4]
70003562:	68d9      	ldr	r1, [r3, #12]
70003564:	687b      	ldr	r3, [r7, #4]
70003566:	691b      	ldr	r3, [r3, #16]
70003568:	430b      	orrs	r3, r1
7000356a:	490d      	ldr	r1, [pc, #52]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
7000356c:	4313      	orrs	r3, r2
7000356e:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
70003570:	4b0b      	ldr	r3, [pc, #44]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003572:	685b      	ldr	r3, [r3, #4]
70003574:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
70003578:	687b      	ldr	r3, [r7, #4]
7000357a:	695b      	ldr	r3, [r3, #20]
7000357c:	061b      	lsls	r3, r3, #24
7000357e:	4908      	ldr	r1, [pc, #32]	@ (700035a0 <HAL_RCC_OscConfig+0x270>)
70003580:	4313      	orrs	r3, r2
70003582:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003584:	f7fe f888 	bl	70001698 <HAL_GetTick>
70003588:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
7000358a:	e011      	b.n	700035b0 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
7000358c:	f7fe f884 	bl	70001698 <HAL_GetTick>
70003590:	4602      	mov	r2, r0
70003592:	693b      	ldr	r3, [r7, #16]
70003594:	1ad3      	subs	r3, r2, r3
70003596:	2b01      	cmp	r3, #1
70003598:	d90a      	bls.n	700035b0 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
7000359a:	2303      	movs	r3, #3
7000359c:	e1fa      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
7000359e:	bf00      	nop
700035a0:	58024400 	.word	0x58024400
700035a4:	03d09000 	.word	0x03d09000
700035a8:	24000004 	.word	0x24000004
700035ac:	2400012c 	.word	0x2400012c
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
700035b0:	4b95      	ldr	r3, [pc, #596]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700035b2:	681b      	ldr	r3, [r3, #0]
700035b4:	f003 0304 	and.w	r3, r3, #4
700035b8:	2b00      	cmp	r3, #0
700035ba:	d0e7      	beq.n	7000358c <HAL_RCC_OscConfig+0x25c>
700035bc:	e018      	b.n	700035f0 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
700035be:	4b92      	ldr	r3, [pc, #584]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700035c0:	681b      	ldr	r3, [r3, #0]
700035c2:	4a91      	ldr	r2, [pc, #580]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700035c4:	f023 0301 	bic.w	r3, r3, #1
700035c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
700035ca:	f7fe f865 	bl	70001698 <HAL_GetTick>
700035ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700035d0:	e008      	b.n	700035e4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
700035d2:	f7fe f861 	bl	70001698 <HAL_GetTick>
700035d6:	4602      	mov	r2, r0
700035d8:	693b      	ldr	r3, [r7, #16]
700035da:	1ad3      	subs	r3, r2, r3
700035dc:	2b01      	cmp	r3, #1
700035de:	d901      	bls.n	700035e4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
700035e0:	2303      	movs	r3, #3
700035e2:	e1d7      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700035e4:	4b88      	ldr	r3, [pc, #544]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700035e6:	681b      	ldr	r3, [r3, #0]
700035e8:	f003 0304 	and.w	r3, r3, #4
700035ec:	2b00      	cmp	r3, #0
700035ee:	d1f0      	bne.n	700035d2 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
700035f0:	687b      	ldr	r3, [r7, #4]
700035f2:	681b      	ldr	r3, [r3, #0]
700035f4:	f003 0310 	and.w	r3, r3, #16
700035f8:	2b00      	cmp	r3, #0
700035fa:	d045      	beq.n	70003688 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
700035fc:	69fb      	ldr	r3, [r7, #28]
700035fe:	2b08      	cmp	r3, #8
70003600:	d005      	beq.n	7000360e <HAL_RCC_OscConfig+0x2de>
70003602:	697b      	ldr	r3, [r7, #20]
70003604:	2b00      	cmp	r3, #0
70003606:	d008      	beq.n	7000361a <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
70003608:	69bb      	ldr	r3, [r7, #24]
7000360a:	2b01      	cmp	r3, #1
7000360c:	d105      	bne.n	7000361a <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
7000360e:	687b      	ldr	r3, [r7, #4]
70003610:	6a1b      	ldr	r3, [r3, #32]
70003612:	2b00      	cmp	r3, #0
70003614:	d138      	bne.n	70003688 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
70003616:	2301      	movs	r3, #1
70003618:	e1bc      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
7000361a:	687b      	ldr	r3, [r7, #4]
7000361c:	6a1b      	ldr	r3, [r3, #32]
7000361e:	2b00      	cmp	r3, #0
70003620:	d019      	beq.n	70003656 <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
70003622:	4b79      	ldr	r3, [pc, #484]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
70003624:	681b      	ldr	r3, [r3, #0]
70003626:	4a78      	ldr	r2, [pc, #480]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
70003628:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
7000362c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
7000362e:	f7fe f833 	bl	70001698 <HAL_GetTick>
70003632:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003634:	e008      	b.n	70003648 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
70003636:	f7fe f82f 	bl	70001698 <HAL_GetTick>
7000363a:	4602      	mov	r2, r0
7000363c:	693b      	ldr	r3, [r7, #16]
7000363e:	1ad3      	subs	r3, r2, r3
70003640:	2b01      	cmp	r3, #1
70003642:	d901      	bls.n	70003648 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
70003644:	2303      	movs	r3, #3
70003646:	e1a5      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003648:	4b6f      	ldr	r3, [pc, #444]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
7000364a:	681b      	ldr	r3, [r3, #0]
7000364c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003650:	2b00      	cmp	r3, #0
70003652:	d0f0      	beq.n	70003636 <HAL_RCC_OscConfig+0x306>
70003654:	e018      	b.n	70003688 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
70003656:	4b6c      	ldr	r3, [pc, #432]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
70003658:	681b      	ldr	r3, [r3, #0]
7000365a:	4a6b      	ldr	r2, [pc, #428]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
7000365c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003660:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003662:	f7fe f819 	bl	70001698 <HAL_GetTick>
70003666:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003668:	e008      	b.n	7000367c <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
7000366a:	f7fe f815 	bl	70001698 <HAL_GetTick>
7000366e:	4602      	mov	r2, r0
70003670:	693b      	ldr	r3, [r7, #16]
70003672:	1ad3      	subs	r3, r2, r3
70003674:	2b01      	cmp	r3, #1
70003676:	d901      	bls.n	7000367c <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
70003678:	2303      	movs	r3, #3
7000367a:	e18b      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
7000367c:	4b62      	ldr	r3, [pc, #392]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
7000367e:	681b      	ldr	r3, [r3, #0]
70003680:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003684:	2b00      	cmp	r3, #0
70003686:	d1f0      	bne.n	7000366a <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
70003688:	687b      	ldr	r3, [r7, #4]
7000368a:	681b      	ldr	r3, [r3, #0]
7000368c:	f003 0308 	and.w	r3, r3, #8
70003690:	2b00      	cmp	r3, #0
70003692:	d036      	beq.n	70003702 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
70003694:	687b      	ldr	r3, [r7, #4]
70003696:	699b      	ldr	r3, [r3, #24]
70003698:	2b00      	cmp	r3, #0
7000369a:	d019      	beq.n	700036d0 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
7000369c:	4b5a      	ldr	r3, [pc, #360]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
7000369e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700036a0:	4a59      	ldr	r2, [pc, #356]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700036a2:	f043 0301 	orr.w	r3, r3, #1
700036a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
700036a8:	f7fd fff6 	bl	70001698 <HAL_GetTick>
700036ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
700036ae:	e008      	b.n	700036c2 <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
700036b0:	f7fd fff2 	bl	70001698 <HAL_GetTick>
700036b4:	4602      	mov	r2, r0
700036b6:	693b      	ldr	r3, [r7, #16]
700036b8:	1ad3      	subs	r3, r2, r3
700036ba:	2b01      	cmp	r3, #1
700036bc:	d901      	bls.n	700036c2 <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
700036be:	2303      	movs	r3, #3
700036c0:	e168      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
700036c2:	4b51      	ldr	r3, [pc, #324]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700036c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700036c6:	f003 0302 	and.w	r3, r3, #2
700036ca:	2b00      	cmp	r3, #0
700036cc:	d0f0      	beq.n	700036b0 <HAL_RCC_OscConfig+0x380>
700036ce:	e018      	b.n	70003702 <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
700036d0:	4b4d      	ldr	r3, [pc, #308]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700036d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700036d4:	4a4c      	ldr	r2, [pc, #304]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700036d6:	f023 0301 	bic.w	r3, r3, #1
700036da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
700036dc:	f7fd ffdc 	bl	70001698 <HAL_GetTick>
700036e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
700036e2:	e008      	b.n	700036f6 <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
700036e4:	f7fd ffd8 	bl	70001698 <HAL_GetTick>
700036e8:	4602      	mov	r2, r0
700036ea:	693b      	ldr	r3, [r7, #16]
700036ec:	1ad3      	subs	r3, r2, r3
700036ee:	2b01      	cmp	r3, #1
700036f0:	d901      	bls.n	700036f6 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
700036f2:	2303      	movs	r3, #3
700036f4:	e14e      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
700036f6:	4b44      	ldr	r3, [pc, #272]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700036f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
700036fa:	f003 0302 	and.w	r3, r3, #2
700036fe:	2b00      	cmp	r3, #0
70003700:	d1f0      	bne.n	700036e4 <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
70003702:	687b      	ldr	r3, [r7, #4]
70003704:	681b      	ldr	r3, [r3, #0]
70003706:	f003 0320 	and.w	r3, r3, #32
7000370a:	2b00      	cmp	r3, #0
7000370c:	d036      	beq.n	7000377c <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
7000370e:	687b      	ldr	r3, [r7, #4]
70003710:	69db      	ldr	r3, [r3, #28]
70003712:	2b00      	cmp	r3, #0
70003714:	d019      	beq.n	7000374a <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
70003716:	4b3c      	ldr	r3, [pc, #240]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
70003718:	681b      	ldr	r3, [r3, #0]
7000371a:	4a3b      	ldr	r2, [pc, #236]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
7000371c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70003720:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
70003722:	f7fd ffb9 	bl	70001698 <HAL_GetTick>
70003726:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
70003728:	e008      	b.n	7000373c <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
7000372a:	f7fd ffb5 	bl	70001698 <HAL_GetTick>
7000372e:	4602      	mov	r2, r0
70003730:	693b      	ldr	r3, [r7, #16]
70003732:	1ad3      	subs	r3, r2, r3
70003734:	2b01      	cmp	r3, #1
70003736:	d901      	bls.n	7000373c <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
70003738:	2303      	movs	r3, #3
7000373a:	e12b      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
7000373c:	4b32      	ldr	r3, [pc, #200]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
7000373e:	681b      	ldr	r3, [r3, #0]
70003740:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70003744:	2b00      	cmp	r3, #0
70003746:	d0f0      	beq.n	7000372a <HAL_RCC_OscConfig+0x3fa>
70003748:	e018      	b.n	7000377c <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
7000374a:	4b2f      	ldr	r3, [pc, #188]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
7000374c:	681b      	ldr	r3, [r3, #0]
7000374e:	4a2e      	ldr	r2, [pc, #184]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
70003750:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
70003754:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
70003756:	f7fd ff9f 	bl	70001698 <HAL_GetTick>
7000375a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
7000375c:	e008      	b.n	70003770 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
7000375e:	f7fd ff9b 	bl	70001698 <HAL_GetTick>
70003762:	4602      	mov	r2, r0
70003764:	693b      	ldr	r3, [r7, #16]
70003766:	1ad3      	subs	r3, r2, r3
70003768:	2b01      	cmp	r3, #1
7000376a:	d901      	bls.n	70003770 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
7000376c:	2303      	movs	r3, #3
7000376e:	e111      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70003770:	4b25      	ldr	r3, [pc, #148]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
70003772:	681b      	ldr	r3, [r3, #0]
70003774:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70003778:	2b00      	cmp	r3, #0
7000377a:	d1f0      	bne.n	7000375e <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
7000377c:	687b      	ldr	r3, [r7, #4]
7000377e:	681b      	ldr	r3, [r3, #0]
70003780:	f003 0304 	and.w	r3, r3, #4
70003784:	2b00      	cmp	r3, #0
70003786:	f000 809b 	beq.w	700038c0 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
7000378a:	4b20      	ldr	r3, [pc, #128]	@ (7000380c <HAL_RCC_OscConfig+0x4dc>)
7000378c:	681b      	ldr	r3, [r3, #0]
7000378e:	4a1f      	ldr	r2, [pc, #124]	@ (7000380c <HAL_RCC_OscConfig+0x4dc>)
70003790:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70003794:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
70003796:	687b      	ldr	r3, [r7, #4]
70003798:	689b      	ldr	r3, [r3, #8]
7000379a:	2b01      	cmp	r3, #1
7000379c:	d106      	bne.n	700037ac <HAL_RCC_OscConfig+0x47c>
7000379e:	4b1a      	ldr	r3, [pc, #104]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700037a2:	4a19      	ldr	r2, [pc, #100]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037a4:	f043 0301 	orr.w	r3, r3, #1
700037a8:	6713      	str	r3, [r2, #112]	@ 0x70
700037aa:	e05a      	b.n	70003862 <HAL_RCC_OscConfig+0x532>
700037ac:	687b      	ldr	r3, [r7, #4]
700037ae:	689b      	ldr	r3, [r3, #8]
700037b0:	2b00      	cmp	r3, #0
700037b2:	d112      	bne.n	700037da <HAL_RCC_OscConfig+0x4aa>
700037b4:	4b14      	ldr	r3, [pc, #80]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700037b8:	4a13      	ldr	r2, [pc, #76]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037ba:	f023 0301 	bic.w	r3, r3, #1
700037be:	6713      	str	r3, [r2, #112]	@ 0x70
700037c0:	4b11      	ldr	r3, [pc, #68]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700037c4:	4a10      	ldr	r2, [pc, #64]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
700037ca:	6713      	str	r3, [r2, #112]	@ 0x70
700037cc:	4b0e      	ldr	r3, [pc, #56]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700037d0:	4a0d      	ldr	r2, [pc, #52]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037d2:	f023 0304 	bic.w	r3, r3, #4
700037d6:	6713      	str	r3, [r2, #112]	@ 0x70
700037d8:	e043      	b.n	70003862 <HAL_RCC_OscConfig+0x532>
700037da:	687b      	ldr	r3, [r7, #4]
700037dc:	689b      	ldr	r3, [r3, #8]
700037de:	2b05      	cmp	r3, #5
700037e0:	d116      	bne.n	70003810 <HAL_RCC_OscConfig+0x4e0>
700037e2:	4b09      	ldr	r3, [pc, #36]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700037e6:	4a08      	ldr	r2, [pc, #32]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037e8:	f043 0304 	orr.w	r3, r3, #4
700037ec:	6713      	str	r3, [r2, #112]	@ 0x70
700037ee:	4b06      	ldr	r3, [pc, #24]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700037f2:	4a05      	ldr	r2, [pc, #20]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
700037f8:	6713      	str	r3, [r2, #112]	@ 0x70
700037fa:	4b03      	ldr	r3, [pc, #12]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
700037fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700037fe:	4a02      	ldr	r2, [pc, #8]	@ (70003808 <HAL_RCC_OscConfig+0x4d8>)
70003800:	f043 0301 	orr.w	r3, r3, #1
70003804:	6713      	str	r3, [r2, #112]	@ 0x70
70003806:	e02c      	b.n	70003862 <HAL_RCC_OscConfig+0x532>
70003808:	58024400 	.word	0x58024400
7000380c:	58024800 	.word	0x58024800
70003810:	687b      	ldr	r3, [r7, #4]
70003812:	689b      	ldr	r3, [r3, #8]
70003814:	2b85      	cmp	r3, #133	@ 0x85
70003816:	d112      	bne.n	7000383e <HAL_RCC_OscConfig+0x50e>
70003818:	4b60      	ldr	r3, [pc, #384]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
7000381a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000381c:	4a5f      	ldr	r2, [pc, #380]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
7000381e:	f043 0304 	orr.w	r3, r3, #4
70003822:	6713      	str	r3, [r2, #112]	@ 0x70
70003824:	4b5d      	ldr	r3, [pc, #372]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
70003826:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003828:	4a5c      	ldr	r2, [pc, #368]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
7000382a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
7000382e:	6713      	str	r3, [r2, #112]	@ 0x70
70003830:	4b5a      	ldr	r3, [pc, #360]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
70003832:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003834:	4a59      	ldr	r2, [pc, #356]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
70003836:	f043 0301 	orr.w	r3, r3, #1
7000383a:	6713      	str	r3, [r2, #112]	@ 0x70
7000383c:	e011      	b.n	70003862 <HAL_RCC_OscConfig+0x532>
7000383e:	4b57      	ldr	r3, [pc, #348]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
70003840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003842:	4a56      	ldr	r2, [pc, #344]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
70003844:	f023 0301 	bic.w	r3, r3, #1
70003848:	6713      	str	r3, [r2, #112]	@ 0x70
7000384a:	4b54      	ldr	r3, [pc, #336]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
7000384c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000384e:	4a53      	ldr	r2, [pc, #332]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
70003850:	f023 0304 	bic.w	r3, r3, #4
70003854:	6713      	str	r3, [r2, #112]	@ 0x70
70003856:	4b51      	ldr	r3, [pc, #324]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
70003858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000385a:	4a50      	ldr	r2, [pc, #320]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
7000385c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003860:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
70003862:	687b      	ldr	r3, [r7, #4]
70003864:	689b      	ldr	r3, [r3, #8]
70003866:	2b00      	cmp	r3, #0
70003868:	d015      	beq.n	70003896 <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
7000386a:	f7fd ff15 	bl	70001698 <HAL_GetTick>
7000386e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003870:	e00a      	b.n	70003888 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70003872:	f7fd ff11 	bl	70001698 <HAL_GetTick>
70003876:	4602      	mov	r2, r0
70003878:	693b      	ldr	r3, [r7, #16]
7000387a:	1ad3      	subs	r3, r2, r3
7000387c:	f241 3288 	movw	r2, #5000	@ 0x1388
70003880:	4293      	cmp	r3, r2
70003882:	d901      	bls.n	70003888 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
70003884:	2303      	movs	r3, #3
70003886:	e085      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003888:	4b44      	ldr	r3, [pc, #272]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
7000388a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000388c:	f003 0302 	and.w	r3, r3, #2
70003890:	2b00      	cmp	r3, #0
70003892:	d0ee      	beq.n	70003872 <HAL_RCC_OscConfig+0x542>
70003894:	e014      	b.n	700038c0 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003896:	f7fd feff 	bl	70001698 <HAL_GetTick>
7000389a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
7000389c:	e00a      	b.n	700038b4 <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
7000389e:	f7fd fefb 	bl	70001698 <HAL_GetTick>
700038a2:	4602      	mov	r2, r0
700038a4:	693b      	ldr	r3, [r7, #16]
700038a6:	1ad3      	subs	r3, r2, r3
700038a8:	f241 3288 	movw	r2, #5000	@ 0x1388
700038ac:	4293      	cmp	r3, r2
700038ae:	d901      	bls.n	700038b4 <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
700038b0:	2303      	movs	r3, #3
700038b2:	e06f      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
700038b4:	4b39      	ldr	r3, [pc, #228]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
700038b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700038b8:	f003 0302 	and.w	r3, r3, #2
700038bc:	2b00      	cmp	r3, #0
700038be:	d1ee      	bne.n	7000389e <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
700038c0:	687b      	ldr	r3, [r7, #4]
700038c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700038c4:	2b00      	cmp	r3, #0
700038c6:	d042      	beq.n	7000394e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
700038c8:	69fb      	ldr	r3, [r7, #28]
700038ca:	2b18      	cmp	r3, #24
700038cc:	d131      	bne.n	70003932 <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
700038ce:	687b      	ldr	r3, [r7, #4]
700038d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700038d2:	2b01      	cmp	r3, #1
700038d4:	d101      	bne.n	700038da <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
700038d6:	2301      	movs	r3, #1
700038d8:	e05c      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
700038da:	4b30      	ldr	r3, [pc, #192]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
700038dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700038de:	08db      	lsrs	r3, r3, #3
700038e0:	f3c3 030c 	ubfx	r3, r3, #0, #13
700038e4:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
700038e6:	687b      	ldr	r3, [r7, #4]
700038e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
700038ea:	68fa      	ldr	r2, [r7, #12]
700038ec:	429a      	cmp	r2, r3
700038ee:	d02e      	beq.n	7000394e <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
700038f0:	4b2a      	ldr	r3, [pc, #168]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
700038f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700038f4:	4a29      	ldr	r2, [pc, #164]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
700038f6:	f023 0301 	bic.w	r3, r3, #1
700038fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
700038fc:	f7fd fecc 	bl	70001698 <HAL_GetTick>
70003900:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
70003902:	bf00      	nop
70003904:	f7fd fec8 	bl	70001698 <HAL_GetTick>
70003908:	4602      	mov	r2, r0
7000390a:	693b      	ldr	r3, [r7, #16]
7000390c:	4293      	cmp	r3, r2
7000390e:	d0f9      	beq.n	70003904 <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
70003910:	4b22      	ldr	r3, [pc, #136]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
70003912:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70003914:	4b22      	ldr	r3, [pc, #136]	@ (700039a0 <HAL_RCC_OscConfig+0x670>)
70003916:	4013      	ands	r3, r2
70003918:	687a      	ldr	r2, [r7, #4]
7000391a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
7000391c:	00d2      	lsls	r2, r2, #3
7000391e:	491f      	ldr	r1, [pc, #124]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
70003920:	4313      	orrs	r3, r2
70003922:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
70003924:	4b1d      	ldr	r3, [pc, #116]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
70003926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003928:	4a1c      	ldr	r2, [pc, #112]	@ (7000399c <HAL_RCC_OscConfig+0x66c>)
7000392a:	f043 0301 	orr.w	r3, r3, #1
7000392e:	62d3      	str	r3, [r2, #44]	@ 0x2c
70003930:	e00d      	b.n	7000394e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
70003932:	687b      	ldr	r3, [r7, #4]
70003934:	2201      	movs	r2, #1
70003936:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
70003938:	687b      	ldr	r3, [r7, #4]
7000393a:	3324      	adds	r3, #36	@ 0x24
7000393c:	4619      	mov	r1, r3
7000393e:	2000      	movs	r0, #0
70003940:	f000 fb56 	bl	70003ff0 <RCC_PLL_Config>
70003944:	4603      	mov	r3, r0
70003946:	2b00      	cmp	r3, #0
70003948:	d001      	beq.n	7000394e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
7000394a:	2301      	movs	r3, #1
7000394c:	e022      	b.n	70003994 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
7000394e:	687b      	ldr	r3, [r7, #4]
70003950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70003952:	2b00      	cmp	r3, #0
70003954:	d00a      	beq.n	7000396c <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
70003956:	687b      	ldr	r3, [r7, #4]
70003958:	334c      	adds	r3, #76	@ 0x4c
7000395a:	4619      	mov	r1, r3
7000395c:	2001      	movs	r0, #1
7000395e:	f000 fb47 	bl	70003ff0 <RCC_PLL_Config>
70003962:	4603      	mov	r3, r0
70003964:	2b00      	cmp	r3, #0
70003966:	d001      	beq.n	7000396c <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
70003968:	2301      	movs	r3, #1
7000396a:	e013      	b.n	70003994 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
7000396c:	687b      	ldr	r3, [r7, #4]
7000396e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003970:	2b00      	cmp	r3, #0
70003972:	d00e      	beq.n	70003992 <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
70003974:	687b      	ldr	r3, [r7, #4]
70003976:	2201      	movs	r2, #1
70003978:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
7000397c:	687b      	ldr	r3, [r7, #4]
7000397e:	3374      	adds	r3, #116	@ 0x74
70003980:	4619      	mov	r1, r3
70003982:	2002      	movs	r0, #2
70003984:	f000 fb34 	bl	70003ff0 <RCC_PLL_Config>
70003988:	4603      	mov	r3, r0
7000398a:	2b00      	cmp	r3, #0
7000398c:	d001      	beq.n	70003992 <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
7000398e:	2301      	movs	r3, #1
70003990:	e000      	b.n	70003994 <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
70003992:	2300      	movs	r3, #0
}
70003994:	4618      	mov	r0, r3
70003996:	3720      	adds	r7, #32
70003998:	46bd      	mov	sp, r7
7000399a:	bd80      	pop	{r7, pc}
7000399c:	58024400 	.word	0x58024400
700039a0:	ffff0007 	.word	0xffff0007

700039a4 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
700039a4:	b580      	push	{r7, lr}
700039a6:	b084      	sub	sp, #16
700039a8:	af00      	add	r7, sp, #0
700039aa:	6078      	str	r0, [r7, #4]
700039ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
700039ae:	687b      	ldr	r3, [r7, #4]
700039b0:	2b00      	cmp	r3, #0
700039b2:	d101      	bne.n	700039b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
700039b4:	2301      	movs	r3, #1
700039b6:	e182      	b.n	70003cbe <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
700039b8:	4b8a      	ldr	r3, [pc, #552]	@ (70003be4 <HAL_RCC_ClockConfig+0x240>)
700039ba:	681b      	ldr	r3, [r3, #0]
700039bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
700039c0:	683a      	ldr	r2, [r7, #0]
700039c2:	429a      	cmp	r2, r3
700039c4:	d910      	bls.n	700039e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
700039c6:	4b87      	ldr	r3, [pc, #540]	@ (70003be4 <HAL_RCC_ClockConfig+0x240>)
700039c8:	681b      	ldr	r3, [r3, #0]
700039ca:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
700039ce:	4985      	ldr	r1, [pc, #532]	@ (70003be4 <HAL_RCC_ClockConfig+0x240>)
700039d0:	683b      	ldr	r3, [r7, #0]
700039d2:	4313      	orrs	r3, r2
700039d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
700039d6:	4b83      	ldr	r3, [pc, #524]	@ (70003be4 <HAL_RCC_ClockConfig+0x240>)
700039d8:	681b      	ldr	r3, [r3, #0]
700039da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
700039de:	683a      	ldr	r2, [r7, #0]
700039e0:	429a      	cmp	r2, r3
700039e2:	d001      	beq.n	700039e8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
700039e4:	2301      	movs	r3, #1
700039e6:	e16a      	b.n	70003cbe <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
700039e8:	687b      	ldr	r3, [r7, #4]
700039ea:	681b      	ldr	r3, [r3, #0]
700039ec:	f003 0304 	and.w	r3, r3, #4
700039f0:	2b00      	cmp	r3, #0
700039f2:	d010      	beq.n	70003a16 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
700039f4:	687b      	ldr	r3, [r7, #4]
700039f6:	691a      	ldr	r2, [r3, #16]
700039f8:	4b7b      	ldr	r3, [pc, #492]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
700039fa:	6a1b      	ldr	r3, [r3, #32]
700039fc:	f003 0307 	and.w	r3, r3, #7
70003a00:	429a      	cmp	r2, r3
70003a02:	d908      	bls.n	70003a16 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
70003a04:	4b78      	ldr	r3, [pc, #480]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a06:	6a1b      	ldr	r3, [r3, #32]
70003a08:	f023 0207 	bic.w	r2, r3, #7
70003a0c:	687b      	ldr	r3, [r7, #4]
70003a0e:	691b      	ldr	r3, [r3, #16]
70003a10:	4975      	ldr	r1, [pc, #468]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a12:	4313      	orrs	r3, r2
70003a14:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
70003a16:	687b      	ldr	r3, [r7, #4]
70003a18:	681b      	ldr	r3, [r3, #0]
70003a1a:	f003 0308 	and.w	r3, r3, #8
70003a1e:	2b00      	cmp	r3, #0
70003a20:	d010      	beq.n	70003a44 <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
70003a22:	687b      	ldr	r3, [r7, #4]
70003a24:	695a      	ldr	r2, [r3, #20]
70003a26:	4b70      	ldr	r3, [pc, #448]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a28:	6a1b      	ldr	r3, [r3, #32]
70003a2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70003a2e:	429a      	cmp	r2, r3
70003a30:	d908      	bls.n	70003a44 <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
70003a32:	4b6d      	ldr	r3, [pc, #436]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a34:	6a1b      	ldr	r3, [r3, #32]
70003a36:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70003a3a:	687b      	ldr	r3, [r7, #4]
70003a3c:	695b      	ldr	r3, [r3, #20]
70003a3e:	496a      	ldr	r1, [pc, #424]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a40:	4313      	orrs	r3, r2
70003a42:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
70003a44:	687b      	ldr	r3, [r7, #4]
70003a46:	681b      	ldr	r3, [r3, #0]
70003a48:	f003 0310 	and.w	r3, r3, #16
70003a4c:	2b00      	cmp	r3, #0
70003a4e:	d010      	beq.n	70003a72 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
70003a50:	687b      	ldr	r3, [r7, #4]
70003a52:	699a      	ldr	r2, [r3, #24]
70003a54:	4b64      	ldr	r3, [pc, #400]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a56:	6a1b      	ldr	r3, [r3, #32]
70003a58:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70003a5c:	429a      	cmp	r2, r3
70003a5e:	d908      	bls.n	70003a72 <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
70003a60:	4b61      	ldr	r3, [pc, #388]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a62:	6a1b      	ldr	r3, [r3, #32]
70003a64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70003a68:	687b      	ldr	r3, [r7, #4]
70003a6a:	699b      	ldr	r3, [r3, #24]
70003a6c:	495e      	ldr	r1, [pc, #376]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a6e:	4313      	orrs	r3, r2
70003a70:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
70003a72:	687b      	ldr	r3, [r7, #4]
70003a74:	681b      	ldr	r3, [r3, #0]
70003a76:	f003 0320 	and.w	r3, r3, #32
70003a7a:	2b00      	cmp	r3, #0
70003a7c:	d010      	beq.n	70003aa0 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
70003a7e:	687b      	ldr	r3, [r7, #4]
70003a80:	69da      	ldr	r2, [r3, #28]
70003a82:	4b59      	ldr	r3, [pc, #356]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a84:	6a1b      	ldr	r3, [r3, #32]
70003a86:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70003a8a:	429a      	cmp	r2, r3
70003a8c:	d908      	bls.n	70003aa0 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
70003a8e:	4b56      	ldr	r3, [pc, #344]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a90:	6a1b      	ldr	r3, [r3, #32]
70003a92:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70003a96:	687b      	ldr	r3, [r7, #4]
70003a98:	69db      	ldr	r3, [r3, #28]
70003a9a:	4953      	ldr	r1, [pc, #332]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003a9c:	4313      	orrs	r3, r2
70003a9e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
70003aa0:	687b      	ldr	r3, [r7, #4]
70003aa2:	681b      	ldr	r3, [r3, #0]
70003aa4:	f003 0302 	and.w	r3, r3, #2
70003aa8:	2b00      	cmp	r3, #0
70003aaa:	d010      	beq.n	70003ace <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
70003aac:	687b      	ldr	r3, [r7, #4]
70003aae:	68da      	ldr	r2, [r3, #12]
70003ab0:	4b4d      	ldr	r3, [pc, #308]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003ab2:	69db      	ldr	r3, [r3, #28]
70003ab4:	f003 030f 	and.w	r3, r3, #15
70003ab8:	429a      	cmp	r2, r3
70003aba:	d908      	bls.n	70003ace <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
70003abc:	4b4a      	ldr	r3, [pc, #296]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003abe:	69db      	ldr	r3, [r3, #28]
70003ac0:	f023 020f 	bic.w	r2, r3, #15
70003ac4:	687b      	ldr	r3, [r7, #4]
70003ac6:	68db      	ldr	r3, [r3, #12]
70003ac8:	4947      	ldr	r1, [pc, #284]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003aca:	4313      	orrs	r3, r2
70003acc:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
70003ace:	687b      	ldr	r3, [r7, #4]
70003ad0:	681b      	ldr	r3, [r3, #0]
70003ad2:	f003 0301 	and.w	r3, r3, #1
70003ad6:	2b00      	cmp	r3, #0
70003ad8:	d055      	beq.n	70003b86 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
70003ada:	4b43      	ldr	r3, [pc, #268]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003adc:	699b      	ldr	r3, [r3, #24]
70003ade:	f023 020f 	bic.w	r2, r3, #15
70003ae2:	687b      	ldr	r3, [r7, #4]
70003ae4:	689b      	ldr	r3, [r3, #8]
70003ae6:	4940      	ldr	r1, [pc, #256]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003ae8:	4313      	orrs	r3, r2
70003aea:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
70003aec:	687b      	ldr	r3, [r7, #4]
70003aee:	685b      	ldr	r3, [r3, #4]
70003af0:	2b02      	cmp	r3, #2
70003af2:	d107      	bne.n	70003b04 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003af4:	4b3c      	ldr	r3, [pc, #240]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003af6:	681b      	ldr	r3, [r3, #0]
70003af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003afc:	2b00      	cmp	r3, #0
70003afe:	d121      	bne.n	70003b44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003b00:	2301      	movs	r3, #1
70003b02:	e0dc      	b.n	70003cbe <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
70003b04:	687b      	ldr	r3, [r7, #4]
70003b06:	685b      	ldr	r3, [r3, #4]
70003b08:	2b03      	cmp	r3, #3
70003b0a:	d107      	bne.n	70003b1c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
70003b0c:	4b36      	ldr	r3, [pc, #216]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003b0e:	681b      	ldr	r3, [r3, #0]
70003b10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70003b14:	2b00      	cmp	r3, #0
70003b16:	d115      	bne.n	70003b44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003b18:	2301      	movs	r3, #1
70003b1a:	e0d0      	b.n	70003cbe <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
70003b1c:	687b      	ldr	r3, [r7, #4]
70003b1e:	685b      	ldr	r3, [r3, #4]
70003b20:	2b01      	cmp	r3, #1
70003b22:	d107      	bne.n	70003b34 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003b24:	4b30      	ldr	r3, [pc, #192]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003b26:	681b      	ldr	r3, [r3, #0]
70003b28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003b2c:	2b00      	cmp	r3, #0
70003b2e:	d109      	bne.n	70003b44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003b30:	2301      	movs	r3, #1
70003b32:	e0c4      	b.n	70003cbe <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003b34:	4b2c      	ldr	r3, [pc, #176]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003b36:	681b      	ldr	r3, [r3, #0]
70003b38:	f003 0304 	and.w	r3, r3, #4
70003b3c:	2b00      	cmp	r3, #0
70003b3e:	d101      	bne.n	70003b44 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
70003b40:	2301      	movs	r3, #1
70003b42:	e0bc      	b.n	70003cbe <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
70003b44:	4b28      	ldr	r3, [pc, #160]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003b46:	691b      	ldr	r3, [r3, #16]
70003b48:	f023 0207 	bic.w	r2, r3, #7
70003b4c:	687b      	ldr	r3, [r7, #4]
70003b4e:	685b      	ldr	r3, [r3, #4]
70003b50:	4925      	ldr	r1, [pc, #148]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003b52:	4313      	orrs	r3, r2
70003b54:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
70003b56:	f7fd fd9f 	bl	70001698 <HAL_GetTick>
70003b5a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
70003b5c:	e00a      	b.n	70003b74 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
70003b5e:	f7fd fd9b 	bl	70001698 <HAL_GetTick>
70003b62:	4602      	mov	r2, r0
70003b64:	68fb      	ldr	r3, [r7, #12]
70003b66:	1ad3      	subs	r3, r2, r3
70003b68:	f241 3288 	movw	r2, #5000	@ 0x1388
70003b6c:	4293      	cmp	r3, r2
70003b6e:	d901      	bls.n	70003b74 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
70003b70:	2303      	movs	r3, #3
70003b72:	e0a4      	b.n	70003cbe <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
70003b74:	4b1c      	ldr	r3, [pc, #112]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003b76:	691b      	ldr	r3, [r3, #16]
70003b78:	f003 0238 	and.w	r2, r3, #56	@ 0x38
70003b7c:	687b      	ldr	r3, [r7, #4]
70003b7e:	685b      	ldr	r3, [r3, #4]
70003b80:	00db      	lsls	r3, r3, #3
70003b82:	429a      	cmp	r2, r3
70003b84:	d1eb      	bne.n	70003b5e <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
70003b86:	687b      	ldr	r3, [r7, #4]
70003b88:	681b      	ldr	r3, [r3, #0]
70003b8a:	f003 0302 	and.w	r3, r3, #2
70003b8e:	2b00      	cmp	r3, #0
70003b90:	d010      	beq.n	70003bb4 <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
70003b92:	687b      	ldr	r3, [r7, #4]
70003b94:	68da      	ldr	r2, [r3, #12]
70003b96:	4b14      	ldr	r3, [pc, #80]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003b98:	69db      	ldr	r3, [r3, #28]
70003b9a:	f003 030f 	and.w	r3, r3, #15
70003b9e:	429a      	cmp	r2, r3
70003ba0:	d208      	bcs.n	70003bb4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
70003ba2:	4b11      	ldr	r3, [pc, #68]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003ba4:	69db      	ldr	r3, [r3, #28]
70003ba6:	f023 020f 	bic.w	r2, r3, #15
70003baa:	687b      	ldr	r3, [r7, #4]
70003bac:	68db      	ldr	r3, [r3, #12]
70003bae:	490e      	ldr	r1, [pc, #56]	@ (70003be8 <HAL_RCC_ClockConfig+0x244>)
70003bb0:	4313      	orrs	r3, r2
70003bb2:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
70003bb4:	4b0b      	ldr	r3, [pc, #44]	@ (70003be4 <HAL_RCC_ClockConfig+0x240>)
70003bb6:	681b      	ldr	r3, [r3, #0]
70003bb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003bbc:	683a      	ldr	r2, [r7, #0]
70003bbe:	429a      	cmp	r2, r3
70003bc0:	d214      	bcs.n	70003bec <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
70003bc2:	4b08      	ldr	r3, [pc, #32]	@ (70003be4 <HAL_RCC_ClockConfig+0x240>)
70003bc4:	681b      	ldr	r3, [r3, #0]
70003bc6:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
70003bca:	4906      	ldr	r1, [pc, #24]	@ (70003be4 <HAL_RCC_ClockConfig+0x240>)
70003bcc:	683b      	ldr	r3, [r7, #0]
70003bce:	4313      	orrs	r3, r2
70003bd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
70003bd2:	4b04      	ldr	r3, [pc, #16]	@ (70003be4 <HAL_RCC_ClockConfig+0x240>)
70003bd4:	681b      	ldr	r3, [r3, #0]
70003bd6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003bda:	683a      	ldr	r2, [r7, #0]
70003bdc:	429a      	cmp	r2, r3
70003bde:	d005      	beq.n	70003bec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
70003be0:	2301      	movs	r3, #1
70003be2:	e06c      	b.n	70003cbe <HAL_RCC_ClockConfig+0x31a>
70003be4:	52002000 	.word	0x52002000
70003be8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
70003bec:	687b      	ldr	r3, [r7, #4]
70003bee:	681b      	ldr	r3, [r3, #0]
70003bf0:	f003 0304 	and.w	r3, r3, #4
70003bf4:	2b00      	cmp	r3, #0
70003bf6:	d010      	beq.n	70003c1a <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
70003bf8:	687b      	ldr	r3, [r7, #4]
70003bfa:	691a      	ldr	r2, [r3, #16]
70003bfc:	4b32      	ldr	r3, [pc, #200]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003bfe:	6a1b      	ldr	r3, [r3, #32]
70003c00:	f003 0307 	and.w	r3, r3, #7
70003c04:	429a      	cmp	r2, r3
70003c06:	d208      	bcs.n	70003c1a <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
70003c08:	4b2f      	ldr	r3, [pc, #188]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003c0a:	6a1b      	ldr	r3, [r3, #32]
70003c0c:	f023 0207 	bic.w	r2, r3, #7
70003c10:	687b      	ldr	r3, [r7, #4]
70003c12:	691b      	ldr	r3, [r3, #16]
70003c14:	492c      	ldr	r1, [pc, #176]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003c16:	4313      	orrs	r3, r2
70003c18:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
70003c1a:	687b      	ldr	r3, [r7, #4]
70003c1c:	681b      	ldr	r3, [r3, #0]
70003c1e:	f003 0308 	and.w	r3, r3, #8
70003c22:	2b00      	cmp	r3, #0
70003c24:	d010      	beq.n	70003c48 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
70003c26:	687b      	ldr	r3, [r7, #4]
70003c28:	695a      	ldr	r2, [r3, #20]
70003c2a:	4b27      	ldr	r3, [pc, #156]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003c2c:	6a1b      	ldr	r3, [r3, #32]
70003c2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70003c32:	429a      	cmp	r2, r3
70003c34:	d208      	bcs.n	70003c48 <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
70003c36:	4b24      	ldr	r3, [pc, #144]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003c38:	6a1b      	ldr	r3, [r3, #32]
70003c3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70003c3e:	687b      	ldr	r3, [r7, #4]
70003c40:	695b      	ldr	r3, [r3, #20]
70003c42:	4921      	ldr	r1, [pc, #132]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003c44:	4313      	orrs	r3, r2
70003c46:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
70003c48:	687b      	ldr	r3, [r7, #4]
70003c4a:	681b      	ldr	r3, [r3, #0]
70003c4c:	f003 0310 	and.w	r3, r3, #16
70003c50:	2b00      	cmp	r3, #0
70003c52:	d010      	beq.n	70003c76 <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
70003c54:	687b      	ldr	r3, [r7, #4]
70003c56:	699a      	ldr	r2, [r3, #24]
70003c58:	4b1b      	ldr	r3, [pc, #108]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003c5a:	6a1b      	ldr	r3, [r3, #32]
70003c5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70003c60:	429a      	cmp	r2, r3
70003c62:	d208      	bcs.n	70003c76 <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
70003c64:	4b18      	ldr	r3, [pc, #96]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003c66:	6a1b      	ldr	r3, [r3, #32]
70003c68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70003c6c:	687b      	ldr	r3, [r7, #4]
70003c6e:	699b      	ldr	r3, [r3, #24]
70003c70:	4915      	ldr	r1, [pc, #84]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003c72:	4313      	orrs	r3, r2
70003c74:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
70003c76:	687b      	ldr	r3, [r7, #4]
70003c78:	681b      	ldr	r3, [r3, #0]
70003c7a:	f003 0320 	and.w	r3, r3, #32
70003c7e:	2b00      	cmp	r3, #0
70003c80:	d010      	beq.n	70003ca4 <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
70003c82:	687b      	ldr	r3, [r7, #4]
70003c84:	69da      	ldr	r2, [r3, #28]
70003c86:	4b10      	ldr	r3, [pc, #64]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003c88:	6a1b      	ldr	r3, [r3, #32]
70003c8a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70003c8e:	429a      	cmp	r2, r3
70003c90:	d208      	bcs.n	70003ca4 <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
70003c92:	4b0d      	ldr	r3, [pc, #52]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003c94:	6a1b      	ldr	r3, [r3, #32]
70003c96:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70003c9a:	687b      	ldr	r3, [r7, #4]
70003c9c:	69db      	ldr	r3, [r3, #28]
70003c9e:	490a      	ldr	r1, [pc, #40]	@ (70003cc8 <HAL_RCC_ClockConfig+0x324>)
70003ca0:	4313      	orrs	r3, r2
70003ca2:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
70003ca4:	f000 f816 	bl	70003cd4 <HAL_RCC_GetSysClockFreq>
70003ca8:	4603      	mov	r3, r0
70003caa:	4a08      	ldr	r2, [pc, #32]	@ (70003ccc <HAL_RCC_ClockConfig+0x328>)
70003cac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
70003cae:	4b08      	ldr	r3, [pc, #32]	@ (70003cd0 <HAL_RCC_ClockConfig+0x32c>)
70003cb0:	681b      	ldr	r3, [r3, #0]
70003cb2:	4618      	mov	r0, r3
70003cb4:	f7fd fca0 	bl	700015f8 <HAL_InitTick>
70003cb8:	4603      	mov	r3, r0
70003cba:	72fb      	strb	r3, [r7, #11]

  return halstatus;
70003cbc:	7afb      	ldrb	r3, [r7, #11]
}
70003cbe:	4618      	mov	r0, r3
70003cc0:	3710      	adds	r7, #16
70003cc2:	46bd      	mov	sp, r7
70003cc4:	bd80      	pop	{r7, pc}
70003cc6:	bf00      	nop
70003cc8:	58024400 	.word	0x58024400
70003ccc:	24000004 	.word	0x24000004
70003cd0:	2400012c 	.word	0x2400012c

70003cd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
70003cd4:	b480      	push	{r7}
70003cd6:	b08b      	sub	sp, #44	@ 0x2c
70003cd8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
70003cda:	4baa      	ldr	r3, [pc, #680]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003cdc:	691b      	ldr	r3, [r3, #16]
70003cde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70003ce2:	2b18      	cmp	r3, #24
70003ce4:	f200 8136 	bhi.w	70003f54 <HAL_RCC_GetSysClockFreq+0x280>
70003ce8:	a201      	add	r2, pc, #4	@ (adr r2, 70003cf0 <HAL_RCC_GetSysClockFreq+0x1c>)
70003cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70003cee:	bf00      	nop
70003cf0:	70003d55 	.word	0x70003d55
70003cf4:	70003f55 	.word	0x70003f55
70003cf8:	70003f55 	.word	0x70003f55
70003cfc:	70003f55 	.word	0x70003f55
70003d00:	70003f55 	.word	0x70003f55
70003d04:	70003f55 	.word	0x70003f55
70003d08:	70003f55 	.word	0x70003f55
70003d0c:	70003f55 	.word	0x70003f55
70003d10:	70003d7b 	.word	0x70003d7b
70003d14:	70003f55 	.word	0x70003f55
70003d18:	70003f55 	.word	0x70003f55
70003d1c:	70003f55 	.word	0x70003f55
70003d20:	70003f55 	.word	0x70003f55
70003d24:	70003f55 	.word	0x70003f55
70003d28:	70003f55 	.word	0x70003f55
70003d2c:	70003f55 	.word	0x70003f55
70003d30:	70003d81 	.word	0x70003d81
70003d34:	70003f55 	.word	0x70003f55
70003d38:	70003f55 	.word	0x70003f55
70003d3c:	70003f55 	.word	0x70003f55
70003d40:	70003f55 	.word	0x70003f55
70003d44:	70003f55 	.word	0x70003f55
70003d48:	70003f55 	.word	0x70003f55
70003d4c:	70003f55 	.word	0x70003f55
70003d50:	70003d87 	.word	0x70003d87
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70003d54:	4b8b      	ldr	r3, [pc, #556]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003d56:	681b      	ldr	r3, [r3, #0]
70003d58:	f003 0320 	and.w	r3, r3, #32
70003d5c:	2b00      	cmp	r3, #0
70003d5e:	d009      	beq.n	70003d74 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70003d60:	4b88      	ldr	r3, [pc, #544]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003d62:	681b      	ldr	r3, [r3, #0]
70003d64:	08db      	lsrs	r3, r3, #3
70003d66:	f003 0303 	and.w	r3, r3, #3
70003d6a:	4a87      	ldr	r2, [pc, #540]	@ (70003f88 <HAL_RCC_GetSysClockFreq+0x2b4>)
70003d6c:	fa22 f303 	lsr.w	r3, r2, r3
70003d70:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
70003d72:	e0f2      	b.n	70003f5a <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
70003d74:	2300      	movs	r3, #0
70003d76:	623b      	str	r3, [r7, #32]
      break;
70003d78:	e0ef      	b.n	70003f5a <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
70003d7a:	4b84      	ldr	r3, [pc, #528]	@ (70003f8c <HAL_RCC_GetSysClockFreq+0x2b8>)
70003d7c:	623b      	str	r3, [r7, #32]
      break;
70003d7e:	e0ec      	b.n	70003f5a <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
70003d80:	4b83      	ldr	r3, [pc, #524]	@ (70003f90 <HAL_RCC_GetSysClockFreq+0x2bc>)
70003d82:	623b      	str	r3, [r7, #32]
      break;
70003d84:	e0e9      	b.n	70003f5a <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
70003d86:	4b7f      	ldr	r3, [pc, #508]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003d88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003d8a:	f003 0303 	and.w	r3, r3, #3
70003d8e:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
70003d90:	4b7c      	ldr	r3, [pc, #496]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003d92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003d94:	091b      	lsrs	r3, r3, #4
70003d96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70003d9a:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
70003d9c:	4b79      	ldr	r3, [pc, #484]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003da0:	f003 0301 	and.w	r3, r3, #1
70003da4:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
70003da6:	4b77      	ldr	r3, [pc, #476]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003da8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70003daa:	08db      	lsrs	r3, r3, #3
70003dac:	f3c3 030c 	ubfx	r3, r3, #0, #13
70003db0:	697a      	ldr	r2, [r7, #20]
70003db2:	fb02 f303 	mul.w	r3, r2, r3
70003db6:	ee07 3a90 	vmov	s15, r3
70003dba:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003dbe:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
70003dc2:	69bb      	ldr	r3, [r7, #24]
70003dc4:	2b00      	cmp	r3, #0
70003dc6:	f000 80c2 	beq.w	70003f4e <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
70003dca:	69fb      	ldr	r3, [r7, #28]
70003dcc:	2b02      	cmp	r3, #2
70003dce:	d064      	beq.n	70003e9a <HAL_RCC_GetSysClockFreq+0x1c6>
70003dd0:	69fb      	ldr	r3, [r7, #28]
70003dd2:	2b02      	cmp	r3, #2
70003dd4:	f200 8083 	bhi.w	70003ede <HAL_RCC_GetSysClockFreq+0x20a>
70003dd8:	69fb      	ldr	r3, [r7, #28]
70003dda:	2b00      	cmp	r3, #0
70003ddc:	d003      	beq.n	70003de6 <HAL_RCC_GetSysClockFreq+0x112>
70003dde:	69fb      	ldr	r3, [r7, #28]
70003de0:	2b01      	cmp	r3, #1
70003de2:	d038      	beq.n	70003e56 <HAL_RCC_GetSysClockFreq+0x182>
70003de4:	e07b      	b.n	70003ede <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70003de6:	4b67      	ldr	r3, [pc, #412]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003de8:	681b      	ldr	r3, [r3, #0]
70003dea:	f003 0320 	and.w	r3, r3, #32
70003dee:	2b00      	cmp	r3, #0
70003df0:	d02d      	beq.n	70003e4e <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70003df2:	4b64      	ldr	r3, [pc, #400]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003df4:	681b      	ldr	r3, [r3, #0]
70003df6:	08db      	lsrs	r3, r3, #3
70003df8:	f003 0303 	and.w	r3, r3, #3
70003dfc:	4a62      	ldr	r2, [pc, #392]	@ (70003f88 <HAL_RCC_GetSysClockFreq+0x2b4>)
70003dfe:	fa22 f303 	lsr.w	r3, r2, r3
70003e02:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003e04:	68fb      	ldr	r3, [r7, #12]
70003e06:	ee07 3a90 	vmov	s15, r3
70003e0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003e0e:	69bb      	ldr	r3, [r7, #24]
70003e10:	ee07 3a90 	vmov	s15, r3
70003e14:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003e18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003e1c:	4b59      	ldr	r3, [pc, #356]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003e20:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003e24:	ee07 3a90 	vmov	s15, r3
70003e28:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003e2c:	ed97 6a04 	vldr	s12, [r7, #16]
70003e30:	eddf 5a58 	vldr	s11, [pc, #352]	@ 70003f94 <HAL_RCC_GetSysClockFreq+0x2c0>
70003e34:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003e38:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003e3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003e40:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003e44:	ee67 7a27 	vmul.f32	s15, s14, s15
70003e48:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
70003e4c:	e069      	b.n	70003f22 <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
70003e4e:	f04f 0300 	mov.w	r3, #0
70003e52:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
70003e54:	e065      	b.n	70003f22 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003e56:	69bb      	ldr	r3, [r7, #24]
70003e58:	ee07 3a90 	vmov	s15, r3
70003e5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003e60:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 70003f98 <HAL_RCC_GetSysClockFreq+0x2c4>
70003e64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003e68:	4b46      	ldr	r3, [pc, #280]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003e6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003e70:	ee07 3a90 	vmov	s15, r3
70003e74:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003e78:	ed97 6a04 	vldr	s12, [r7, #16]
70003e7c:	eddf 5a45 	vldr	s11, [pc, #276]	@ 70003f94 <HAL_RCC_GetSysClockFreq+0x2c0>
70003e80:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003e84:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003e88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003e8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003e90:	ee67 7a27 	vmul.f32	s15, s14, s15
70003e94:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70003e98:	e043      	b.n	70003f22 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003e9a:	69bb      	ldr	r3, [r7, #24]
70003e9c:	ee07 3a90 	vmov	s15, r3
70003ea0:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003ea4:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 70003f9c <HAL_RCC_GetSysClockFreq+0x2c8>
70003ea8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003eac:	4b35      	ldr	r3, [pc, #212]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003eb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003eb4:	ee07 3a90 	vmov	s15, r3
70003eb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003ebc:	ed97 6a04 	vldr	s12, [r7, #16]
70003ec0:	eddf 5a34 	vldr	s11, [pc, #208]	@ 70003f94 <HAL_RCC_GetSysClockFreq+0x2c0>
70003ec4:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003ec8:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003ecc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003ed0:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003ed4:	ee67 7a27 	vmul.f32	s15, s14, s15
70003ed8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70003edc:	e021      	b.n	70003f22 <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70003ede:	69bb      	ldr	r3, [r7, #24]
70003ee0:	ee07 3a90 	vmov	s15, r3
70003ee4:	eef8 7a67 	vcvt.f32.u32	s15, s15
70003ee8:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 70003f98 <HAL_RCC_GetSysClockFreq+0x2c4>
70003eec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70003ef0:	4b24      	ldr	r3, [pc, #144]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003ef4:	f3c3 0308 	ubfx	r3, r3, #0, #9
70003ef8:	ee07 3a90 	vmov	s15, r3
70003efc:	eef8 6a67 	vcvt.f32.u32	s13, s15
70003f00:	ed97 6a04 	vldr	s12, [r7, #16]
70003f04:	eddf 5a23 	vldr	s11, [pc, #140]	@ 70003f94 <HAL_RCC_GetSysClockFreq+0x2c0>
70003f08:	eec6 7a25 	vdiv.f32	s15, s12, s11
70003f0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
70003f10:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70003f14:	ee77 7aa6 	vadd.f32	s15, s15, s13
70003f18:	ee67 7a27 	vmul.f32	s15, s14, s15
70003f1c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70003f20:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
70003f22:	4b18      	ldr	r3, [pc, #96]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70003f26:	0a5b      	lsrs	r3, r3, #9
70003f28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70003f2c:	3301      	adds	r3, #1
70003f2e:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
70003f30:	68bb      	ldr	r3, [r7, #8]
70003f32:	ee07 3a90 	vmov	s15, r3
70003f36:	eeb8 7a67 	vcvt.f32.u32	s14, s15
70003f3a:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
70003f3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
70003f42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
70003f46:	ee17 3a90 	vmov	r3, s15
70003f4a:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
70003f4c:	e005      	b.n	70003f5a <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
70003f4e:	2300      	movs	r3, #0
70003f50:	623b      	str	r3, [r7, #32]
      break;
70003f52:	e002      	b.n	70003f5a <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
70003f54:	4b0d      	ldr	r3, [pc, #52]	@ (70003f8c <HAL_RCC_GetSysClockFreq+0x2b8>)
70003f56:	623b      	str	r3, [r7, #32]
      break;
70003f58:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
70003f5a:	4b0a      	ldr	r3, [pc, #40]	@ (70003f84 <HAL_RCC_GetSysClockFreq+0x2b0>)
70003f5c:	699b      	ldr	r3, [r3, #24]
70003f5e:	f003 030f 	and.w	r3, r3, #15
70003f62:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
70003f64:	687b      	ldr	r3, [r7, #4]
70003f66:	2b07      	cmp	r3, #7
70003f68:	d905      	bls.n	70003f76 <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
70003f6a:	687b      	ldr	r3, [r7, #4]
70003f6c:	3b07      	subs	r3, #7
70003f6e:	6a3a      	ldr	r2, [r7, #32]
70003f70:	fa22 f303 	lsr.w	r3, r2, r3
70003f74:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
70003f76:	6a3b      	ldr	r3, [r7, #32]
}
70003f78:	4618      	mov	r0, r3
70003f7a:	372c      	adds	r7, #44	@ 0x2c
70003f7c:	46bd      	mov	sp, r7
70003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
70003f82:	4770      	bx	lr
70003f84:	58024400 	.word	0x58024400
70003f88:	03d09000 	.word	0x03d09000
70003f8c:	003d0900 	.word	0x003d0900
70003f90:	016e3600 	.word	0x016e3600
70003f94:	46000000 	.word	0x46000000
70003f98:	4a742400 	.word	0x4a742400
70003f9c:	4bb71b00 	.word	0x4bb71b00

70003fa0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
70003fa0:	b580      	push	{r7, lr}
70003fa2:	b084      	sub	sp, #16
70003fa4:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
70003fa6:	4a10      	ldr	r2, [pc, #64]	@ (70003fe8 <HAL_RCC_GetHCLKFreq+0x48>)
70003fa8:	463b      	mov	r3, r7
70003faa:	e892 0003 	ldmia.w	r2, {r0, r1}
70003fae:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
70003fb2:	f7ff fe8f 	bl	70003cd4 <HAL_RCC_GetSysClockFreq>
70003fb6:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
70003fb8:	4b0c      	ldr	r3, [pc, #48]	@ (70003fec <HAL_RCC_GetHCLKFreq+0x4c>)
70003fba:	69db      	ldr	r3, [r3, #28]
70003fbc:	f003 030f 	and.w	r3, r3, #15
70003fc0:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
70003fc2:	68bb      	ldr	r3, [r7, #8]
70003fc4:	2b07      	cmp	r3, #7
70003fc6:	d909      	bls.n	70003fdc <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
70003fc8:	68bb      	ldr	r3, [r7, #8]
70003fca:	3b08      	subs	r3, #8
70003fcc:	3310      	adds	r3, #16
70003fce:	443b      	add	r3, r7
70003fd0:	f813 3c10 	ldrb.w	r3, [r3, #-16]
70003fd4:	461a      	mov	r2, r3
70003fd6:	68fb      	ldr	r3, [r7, #12]
70003fd8:	40d3      	lsrs	r3, r2
70003fda:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
70003fdc:	68fb      	ldr	r3, [r7, #12]
}
70003fde:	4618      	mov	r0, r3
70003fe0:	3710      	adds	r7, #16
70003fe2:	46bd      	mov	sp, r7
70003fe4:	bd80      	pop	{r7, pc}
70003fe6:	bf00      	nop
70003fe8:	70007db0 	.word	0x70007db0
70003fec:	58024400 	.word	0x58024400

70003ff0 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
70003ff0:	b580      	push	{r7, lr}
70003ff2:	b08a      	sub	sp, #40	@ 0x28
70003ff4:	af00      	add	r7, sp, #0
70003ff6:	6078      	str	r0, [r7, #4]
70003ff8:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
70003ffa:	2300      	movs	r3, #0
70003ffc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
70004000:	687b      	ldr	r3, [r7, #4]
70004002:	00da      	lsls	r2, r3, #3
70004004:	4b9a      	ldr	r3, [pc, #616]	@ (70004270 <RCC_PLL_Config+0x280>)
70004006:	4413      	add	r3, r2
70004008:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
7000400a:	687b      	ldr	r3, [r7, #4]
7000400c:	009a      	lsls	r2, r3, #2
7000400e:	4b99      	ldr	r3, [pc, #612]	@ (70004274 <RCC_PLL_Config+0x284>)
70004010:	4413      	add	r3, r2
70004012:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
70004014:	4b98      	ldr	r3, [pc, #608]	@ (70004278 <RCC_PLL_Config+0x288>)
70004016:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004018:	687a      	ldr	r2, [r7, #4]
7000401a:	4613      	mov	r3, r2
7000401c:	009b      	lsls	r3, r3, #2
7000401e:	4413      	add	r3, r2
70004020:	005b      	lsls	r3, r3, #1
70004022:	4413      	add	r3, r2
70004024:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
70004028:	fa02 f303 	lsl.w	r3, r2, r3
7000402c:	43db      	mvns	r3, r3
7000402e:	4a92      	ldr	r2, [pc, #584]	@ (70004278 <RCC_PLL_Config+0x288>)
70004030:	400b      	ands	r3, r1
70004032:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
70004034:	4b90      	ldr	r3, [pc, #576]	@ (70004278 <RCC_PLL_Config+0x288>)
70004036:	681a      	ldr	r2, [r3, #0]
70004038:	687b      	ldr	r3, [r7, #4]
7000403a:	005b      	lsls	r3, r3, #1
7000403c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004040:	fa01 f303 	lsl.w	r3, r1, r3
70004044:	43db      	mvns	r3, r3
70004046:	498c      	ldr	r1, [pc, #560]	@ (70004278 <RCC_PLL_Config+0x288>)
70004048:	4013      	ands	r3, r2
7000404a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
7000404c:	f7fd fb24 	bl	70001698 <HAL_GetTick>
70004050:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
70004052:	e008      	b.n	70004066 <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
70004054:	f7fd fb20 	bl	70001698 <HAL_GetTick>
70004058:	4602      	mov	r2, r0
7000405a:	697b      	ldr	r3, [r7, #20]
7000405c:	1ad3      	subs	r3, r2, r3
7000405e:	2b32      	cmp	r3, #50	@ 0x32
70004060:	d901      	bls.n	70004066 <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
70004062:	2303      	movs	r3, #3
70004064:	e0ff      	b.n	70004266 <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
70004066:	4b84      	ldr	r3, [pc, #528]	@ (70004278 <RCC_PLL_Config+0x288>)
70004068:	681a      	ldr	r2, [r3, #0]
7000406a:	687b      	ldr	r3, [r7, #4]
7000406c:	005b      	lsls	r3, r3, #1
7000406e:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
70004072:	fa01 f303 	lsl.w	r3, r1, r3
70004076:	4013      	ands	r3, r2
70004078:	2b00      	cmp	r3, #0
7000407a:	d1eb      	bne.n	70004054 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
7000407c:	683b      	ldr	r3, [r7, #0]
7000407e:	681b      	ldr	r3, [r3, #0]
70004080:	2b02      	cmp	r3, #2
70004082:	f040 80dd 	bne.w	70004240 <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
70004086:	683b      	ldr	r3, [r7, #0]
70004088:	685b      	ldr	r3, [r3, #4]
7000408a:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
7000408c:	693b      	ldr	r3, [r7, #16]
7000408e:	2b00      	cmp	r3, #0
70004090:	d109      	bne.n	700040a6 <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
70004092:	4b79      	ldr	r3, [pc, #484]	@ (70004278 <RCC_PLL_Config+0x288>)
70004094:	681b      	ldr	r3, [r3, #0]
70004096:	08db      	lsrs	r3, r3, #3
70004098:	f003 0303 	and.w	r3, r3, #3
7000409c:	4a77      	ldr	r2, [pc, #476]	@ (7000427c <RCC_PLL_Config+0x28c>)
7000409e:	fa22 f303 	lsr.w	r3, r2, r3
700040a2:	627b      	str	r3, [r7, #36]	@ 0x24
700040a4:	e007      	b.n	700040b6 <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
700040a6:	693b      	ldr	r3, [r7, #16]
700040a8:	2b02      	cmp	r3, #2
700040aa:	d102      	bne.n	700040b2 <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
700040ac:	4b74      	ldr	r3, [pc, #464]	@ (70004280 <RCC_PLL_Config+0x290>)
700040ae:	627b      	str	r3, [r7, #36]	@ 0x24
700040b0:	e001      	b.n	700040b6 <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
700040b2:	4b74      	ldr	r3, [pc, #464]	@ (70004284 <RCC_PLL_Config+0x294>)
700040b4:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
700040b6:	683b      	ldr	r3, [r7, #0]
700040b8:	689b      	ldr	r3, [r3, #8]
700040ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700040bc:	fbb2 f3f3 	udiv	r3, r2, r3
700040c0:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
700040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700040c4:	4a70      	ldr	r2, [pc, #448]	@ (70004288 <RCC_PLL_Config+0x298>)
700040c6:	4293      	cmp	r3, r2
700040c8:	d302      	bcc.n	700040d0 <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
700040ca:	2318      	movs	r3, #24
700040cc:	627b      	str	r3, [r7, #36]	@ 0x24
700040ce:	e00f      	b.n	700040f0 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
700040d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700040d2:	4a6e      	ldr	r2, [pc, #440]	@ (7000428c <RCC_PLL_Config+0x29c>)
700040d4:	4293      	cmp	r3, r2
700040d6:	d902      	bls.n	700040de <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
700040d8:	2310      	movs	r3, #16
700040da:	627b      	str	r3, [r7, #36]	@ 0x24
700040dc:	e008      	b.n	700040f0 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
700040de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700040e0:	4a6b      	ldr	r2, [pc, #428]	@ (70004290 <RCC_PLL_Config+0x2a0>)
700040e2:	4293      	cmp	r3, r2
700040e4:	d902      	bls.n	700040ec <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
700040e6:	2308      	movs	r3, #8
700040e8:	627b      	str	r3, [r7, #36]	@ 0x24
700040ea:	e001      	b.n	700040f0 <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
700040ec:	2302      	movs	r3, #2
700040ee:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
700040f0:	687a      	ldr	r2, [r7, #4]
700040f2:	4613      	mov	r3, r2
700040f4:	009b      	lsls	r3, r3, #2
700040f6:	4413      	add	r3, r2
700040f8:	005b      	lsls	r3, r3, #1
700040fa:	4413      	add	r3, r2
700040fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700040fe:	fa02 f303 	lsl.w	r3, r2, r3
70004102:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
70004104:	4b5c      	ldr	r3, [pc, #368]	@ (70004278 <RCC_PLL_Config+0x288>)
70004106:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70004108:	687b      	ldr	r3, [r7, #4]
7000410a:	00db      	lsls	r3, r3, #3
7000410c:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
70004110:	fa01 f303 	lsl.w	r3, r1, r3
70004114:	f043 0303 	orr.w	r3, r3, #3
70004118:	43db      	mvns	r3, r3
7000411a:	401a      	ands	r2, r3
7000411c:	683b      	ldr	r3, [r7, #0]
7000411e:	6899      	ldr	r1, [r3, #8]
70004120:	687b      	ldr	r3, [r7, #4]
70004122:	00db      	lsls	r3, r3, #3
70004124:	3304      	adds	r3, #4
70004126:	4099      	lsls	r1, r3
70004128:	693b      	ldr	r3, [r7, #16]
7000412a:	430b      	orrs	r3, r1
7000412c:	4952      	ldr	r1, [pc, #328]	@ (70004278 <RCC_PLL_Config+0x288>)
7000412e:	4313      	orrs	r3, r2
70004130:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
70004132:	4b51      	ldr	r3, [pc, #324]	@ (70004278 <RCC_PLL_Config+0x288>)
70004134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004136:	f003 0303 	and.w	r3, r3, #3
7000413a:	693a      	ldr	r2, [r7, #16]
7000413c:	429a      	cmp	r2, r3
7000413e:	d001      	beq.n	70004144 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
70004140:	2301      	movs	r3, #1
70004142:	e090      	b.n	70004266 <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
70004144:	4b4c      	ldr	r3, [pc, #304]	@ (70004278 <RCC_PLL_Config+0x288>)
70004146:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004148:	687a      	ldr	r2, [r7, #4]
7000414a:	4613      	mov	r3, r2
7000414c:	009b      	lsls	r3, r3, #2
7000414e:	4413      	add	r3, r2
70004150:	005b      	lsls	r3, r3, #1
70004152:	4413      	add	r3, r2
70004154:	221b      	movs	r2, #27
70004156:	fa02 f303 	lsl.w	r3, r2, r3
7000415a:	43db      	mvns	r3, r3
7000415c:	ea01 0203 	and.w	r2, r1, r3
70004160:	4945      	ldr	r1, [pc, #276]	@ (70004278 <RCC_PLL_Config+0x288>)
70004162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004164:	4313      	orrs	r3, r2
70004166:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
70004168:	683b      	ldr	r3, [r7, #0]
7000416a:	68db      	ldr	r3, [r3, #12]
7000416c:	1e5a      	subs	r2, r3, #1
7000416e:	683b      	ldr	r3, [r7, #0]
70004170:	691b      	ldr	r3, [r3, #16]
70004172:	3b01      	subs	r3, #1
70004174:	025b      	lsls	r3, r3, #9
70004176:	431a      	orrs	r2, r3
70004178:	683b      	ldr	r3, [r7, #0]
7000417a:	695b      	ldr	r3, [r3, #20]
7000417c:	3b01      	subs	r3, #1
7000417e:	041b      	lsls	r3, r3, #16
70004180:	431a      	orrs	r2, r3
70004182:	683b      	ldr	r3, [r7, #0]
70004184:	699b      	ldr	r3, [r3, #24]
70004186:	3b01      	subs	r3, #1
70004188:	061b      	lsls	r3, r3, #24
7000418a:	431a      	orrs	r2, r3
7000418c:	69fb      	ldr	r3, [r7, #28]
7000418e:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
70004190:	683b      	ldr	r3, [r7, #0]
70004192:	69db      	ldr	r3, [r3, #28]
70004194:	1e5a      	subs	r2, r3, #1
70004196:	683b      	ldr	r3, [r7, #0]
70004198:	6a1b      	ldr	r3, [r3, #32]
7000419a:	3b01      	subs	r3, #1
7000419c:	021b      	lsls	r3, r3, #8
7000419e:	431a      	orrs	r2, r3
700041a0:	69bb      	ldr	r3, [r7, #24]
700041a2:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
700041a4:	687b      	ldr	r3, [r7, #4]
700041a6:	2b00      	cmp	r3, #0
700041a8:	d105      	bne.n	700041b6 <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
700041aa:	4b33      	ldr	r3, [pc, #204]	@ (70004278 <RCC_PLL_Config+0x288>)
700041ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700041ae:	4a32      	ldr	r2, [pc, #200]	@ (70004278 <RCC_PLL_Config+0x288>)
700041b0:	f043 0320 	orr.w	r3, r3, #32
700041b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
700041b6:	683b      	ldr	r3, [r7, #0]
700041b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700041ba:	2b00      	cmp	r3, #0
700041bc:	d01c      	beq.n	700041f8 <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
700041be:	687b      	ldr	r3, [r7, #4]
700041c0:	00da      	lsls	r2, r3, #3
700041c2:	4b34      	ldr	r3, [pc, #208]	@ (70004294 <RCC_PLL_Config+0x2a4>)
700041c4:	4413      	add	r3, r2
700041c6:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
700041c8:	68fb      	ldr	r3, [r7, #12]
700041ca:	681a      	ldr	r2, [r3, #0]
700041cc:	4b32      	ldr	r3, [pc, #200]	@ (70004298 <RCC_PLL_Config+0x2a8>)
700041ce:	4013      	ands	r3, r2
700041d0:	683a      	ldr	r2, [r7, #0]
700041d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
700041d4:	00d2      	lsls	r2, r2, #3
700041d6:	431a      	orrs	r2, r3
700041d8:	68fb      	ldr	r3, [r7, #12]
700041da:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
700041dc:	4b26      	ldr	r3, [pc, #152]	@ (70004278 <RCC_PLL_Config+0x288>)
700041de:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
700041e0:	687a      	ldr	r2, [r7, #4]
700041e2:	4613      	mov	r3, r2
700041e4:	009b      	lsls	r3, r3, #2
700041e6:	4413      	add	r3, r2
700041e8:	005b      	lsls	r3, r3, #1
700041ea:	4413      	add	r3, r2
700041ec:	2201      	movs	r2, #1
700041ee:	fa02 f303 	lsl.w	r3, r2, r3
700041f2:	4a21      	ldr	r2, [pc, #132]	@ (70004278 <RCC_PLL_Config+0x288>)
700041f4:	430b      	orrs	r3, r1
700041f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
700041f8:	4b1f      	ldr	r3, [pc, #124]	@ (70004278 <RCC_PLL_Config+0x288>)
700041fa:	681a      	ldr	r2, [r3, #0]
700041fc:	687b      	ldr	r3, [r7, #4]
700041fe:	005b      	lsls	r3, r3, #1
70004200:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004204:	fa01 f303 	lsl.w	r3, r1, r3
70004208:	491b      	ldr	r1, [pc, #108]	@ (70004278 <RCC_PLL_Config+0x288>)
7000420a:	4313      	orrs	r3, r2
7000420c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
7000420e:	f7fd fa43 	bl	70001698 <HAL_GetTick>
70004212:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004214:	e008      	b.n	70004228 <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
70004216:	f7fd fa3f 	bl	70001698 <HAL_GetTick>
7000421a:	4602      	mov	r2, r0
7000421c:	697b      	ldr	r3, [r7, #20]
7000421e:	1ad3      	subs	r3, r2, r3
70004220:	2b32      	cmp	r3, #50	@ 0x32
70004222:	d901      	bls.n	70004228 <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
70004224:	2303      	movs	r3, #3
70004226:	e01e      	b.n	70004266 <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004228:	4b13      	ldr	r3, [pc, #76]	@ (70004278 <RCC_PLL_Config+0x288>)
7000422a:	681a      	ldr	r2, [r3, #0]
7000422c:	687b      	ldr	r3, [r7, #4]
7000422e:	005b      	lsls	r3, r3, #1
70004230:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
70004234:	fa01 f303 	lsl.w	r3, r1, r3
70004238:	4013      	ands	r3, r2
7000423a:	2b00      	cmp	r3, #0
7000423c:	d0eb      	beq.n	70004216 <RCC_PLL_Config+0x226>
7000423e:	e010      	b.n	70004262 <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
70004240:	4b0d      	ldr	r3, [pc, #52]	@ (70004278 <RCC_PLL_Config+0x288>)
70004242:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70004244:	687b      	ldr	r3, [r7, #4]
70004246:	00db      	lsls	r3, r3, #3
70004248:	3304      	adds	r3, #4
7000424a:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
7000424e:	fa01 f303 	lsl.w	r3, r1, r3
70004252:	f043 0303 	orr.w	r3, r3, #3
70004256:	43db      	mvns	r3, r3
70004258:	4013      	ands	r3, r2
7000425a:	4a07      	ldr	r2, [pc, #28]	@ (70004278 <RCC_PLL_Config+0x288>)
7000425c:	f043 0303 	orr.w	r3, r3, #3
70004260:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
70004262:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
70004266:	4618      	mov	r0, r3
70004268:	3728      	adds	r7, #40	@ 0x28
7000426a:	46bd      	mov	sp, r7
7000426c:	bd80      	pop	{r7, pc}
7000426e:	bf00      	nop
70004270:	58024430 	.word	0x58024430
70004274:	580244c0 	.word	0x580244c0
70004278:	58024400 	.word	0x58024400
7000427c:	03d09000 	.word	0x03d09000
70004280:	016e3600 	.word	0x016e3600
70004284:	003d0900 	.word	0x003d0900
70004288:	007a1200 	.word	0x007a1200
7000428c:	003d08ff 	.word	0x003d08ff
70004290:	001e847f 	.word	0x001e847f
70004294:	58024434 	.word	0x58024434
70004298:	ffff0007 	.word	0xffff0007

7000429c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
7000429c:	b580      	push	{r7, lr}
7000429e:	b086      	sub	sp, #24
700042a0:	af00      	add	r7, sp, #0
700042a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
700042a4:	2300      	movs	r3, #0
700042a6:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
700042a8:	2300      	movs	r3, #0
700042aa:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
700042ac:	687b      	ldr	r3, [r7, #4]
700042ae:	681b      	ldr	r3, [r3, #0]
700042b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
700042b4:	2b00      	cmp	r3, #0
700042b6:	f000 8081 	beq.w	700043bc <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
700042ba:	4b8c      	ldr	r3, [pc, #560]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700042bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700042be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700042c2:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
700042c4:	693b      	ldr	r3, [r7, #16]
700042c6:	2b00      	cmp	r3, #0
700042c8:	d029      	beq.n	7000431e <HAL_RCCEx_PeriphCLKConfig+0x82>
700042ca:	687b      	ldr	r3, [r7, #4]
700042cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
700042ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700042d2:	693a      	ldr	r2, [r7, #16]
700042d4:	429a      	cmp	r2, r3
700042d6:	d022      	beq.n	7000431e <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
700042d8:	4b85      	ldr	r3, [pc, #532]	@ (700044f0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
700042da:	681b      	ldr	r3, [r3, #0]
700042dc:	4a84      	ldr	r2, [pc, #528]	@ (700044f0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
700042de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
700042e2:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
700042e4:	4b82      	ldr	r3, [pc, #520]	@ (700044f0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
700042e6:	681b      	ldr	r3, [r3, #0]
700042e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700042ec:	2b00      	cmp	r3, #0
700042ee:	d102      	bne.n	700042f6 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
700042f0:	2301      	movs	r3, #1
700042f2:	75fb      	strb	r3, [r7, #23]
700042f4:	e013      	b.n	7000431e <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
700042f6:	4b7d      	ldr	r3, [pc, #500]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700042f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700042fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
700042fe:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
70004300:	4b7a      	ldr	r3, [pc, #488]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004302:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004304:	4a79      	ldr	r2, [pc, #484]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004306:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000430a:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
7000430c:	4b77      	ldr	r3, [pc, #476]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000430e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004310:	4a76      	ldr	r2, [pc, #472]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004312:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70004316:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
70004318:	4a74      	ldr	r2, [pc, #464]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000431a:	693b      	ldr	r3, [r7, #16]
7000431c:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
7000431e:	7dfb      	ldrb	r3, [r7, #23]
70004320:	2b00      	cmp	r3, #0
70004322:	d149      	bne.n	700043b8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
70004324:	687b      	ldr	r3, [r7, #4]
70004326:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004328:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
7000432c:	d115      	bne.n	7000435a <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
7000432e:	f7fd f9b3 	bl	70001698 <HAL_GetTick>
70004332:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70004334:	e00b      	b.n	7000434e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70004336:	f7fd f9af 	bl	70001698 <HAL_GetTick>
7000433a:	4602      	mov	r2, r0
7000433c:	68fb      	ldr	r3, [r7, #12]
7000433e:	1ad3      	subs	r3, r2, r3
70004340:	f241 3288 	movw	r2, #5000	@ 0x1388
70004344:	4293      	cmp	r3, r2
70004346:	d902      	bls.n	7000434e <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
70004348:	2303      	movs	r3, #3
7000434a:	75fb      	strb	r3, [r7, #23]
            break;
7000434c:	e005      	b.n	7000435a <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
7000434e:	4b67      	ldr	r3, [pc, #412]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004352:	f003 0302 	and.w	r3, r3, #2
70004356:	2b00      	cmp	r3, #0
70004358:	d0ed      	beq.n	70004336 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
7000435a:	7dfb      	ldrb	r3, [r7, #23]
7000435c:	2b00      	cmp	r3, #0
7000435e:	d128      	bne.n	700043b2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
70004360:	687b      	ldr	r3, [r7, #4]
70004362:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004364:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
70004368:	2b00      	cmp	r3, #0
7000436a:	d00c      	beq.n	70004386 <HAL_RCCEx_PeriphCLKConfig+0xea>
7000436c:	4b5f      	ldr	r3, [pc, #380]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000436e:	691b      	ldr	r3, [r3, #16]
70004370:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
70004374:	687b      	ldr	r3, [r7, #4]
70004376:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004378:	0919      	lsrs	r1, r3, #4
7000437a:	4b5e      	ldr	r3, [pc, #376]	@ (700044f4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
7000437c:	400b      	ands	r3, r1
7000437e:	495b      	ldr	r1, [pc, #364]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004380:	4313      	orrs	r3, r2
70004382:	610b      	str	r3, [r1, #16]
70004384:	e005      	b.n	70004392 <HAL_RCCEx_PeriphCLKConfig+0xf6>
70004386:	4b59      	ldr	r3, [pc, #356]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004388:	691b      	ldr	r3, [r3, #16]
7000438a:	4a58      	ldr	r2, [pc, #352]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000438c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
70004390:	6113      	str	r3, [r2, #16]
70004392:	4b56      	ldr	r3, [pc, #344]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004394:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
70004396:	687b      	ldr	r3, [r7, #4]
70004398:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
7000439a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
7000439e:	4953      	ldr	r1, [pc, #332]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043a0:	4313      	orrs	r3, r2
700043a2:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
700043a4:	4b51      	ldr	r3, [pc, #324]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700043a8:	4a50      	ldr	r2, [pc, #320]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
700043ae:	6713      	str	r3, [r2, #112]	@ 0x70
700043b0:	e004      	b.n	700043bc <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
700043b2:	7dfb      	ldrb	r3, [r7, #23]
700043b4:	75bb      	strb	r3, [r7, #22]
700043b6:	e001      	b.n	700043bc <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
700043b8:	7dfb      	ldrb	r3, [r7, #23]
700043ba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
700043bc:	687b      	ldr	r3, [r7, #4]
700043be:	681b      	ldr	r3, [r3, #0]
700043c0:	f003 0301 	and.w	r3, r3, #1
700043c4:	2b00      	cmp	r3, #0
700043c6:	d030      	beq.n	7000442a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
700043c8:	687b      	ldr	r3, [r7, #4]
700043ca:	685b      	ldr	r3, [r3, #4]
700043cc:	2b03      	cmp	r3, #3
700043ce:	d819      	bhi.n	70004404 <HAL_RCCEx_PeriphCLKConfig+0x168>
700043d0:	a201      	add	r2, pc, #4	@ (adr r2, 700043d8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
700043d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700043d6:	bf00      	nop
700043d8:	7000440b 	.word	0x7000440b
700043dc:	700043e9 	.word	0x700043e9
700043e0:	700043f7 	.word	0x700043f7
700043e4:	7000440b 	.word	0x7000440b
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700043e8:	4b40      	ldr	r3, [pc, #256]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700043ec:	4a3f      	ldr	r2, [pc, #252]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700043f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
700043f4:	e00a      	b.n	7000440c <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
700043f6:	4b3d      	ldr	r3, [pc, #244]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700043fa:	4a3c      	ldr	r2, [pc, #240]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700043fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70004400:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004402:	e003      	b.n	7000440c <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004404:	2301      	movs	r3, #1
70004406:	75fb      	strb	r3, [r7, #23]
        break;
70004408:	e000      	b.n	7000440c <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
7000440a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000440c:	7dfb      	ldrb	r3, [r7, #23]
7000440e:	2b00      	cmp	r3, #0
70004410:	d109      	bne.n	70004426 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
70004412:	4b36      	ldr	r3, [pc, #216]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004414:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004416:	f023 0203 	bic.w	r2, r3, #3
7000441a:	687b      	ldr	r3, [r7, #4]
7000441c:	685b      	ldr	r3, [r3, #4]
7000441e:	4933      	ldr	r1, [pc, #204]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004420:	4313      	orrs	r3, r2
70004422:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004424:	e001      	b.n	7000442a <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004426:	7dfb      	ldrb	r3, [r7, #23]
70004428:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
7000442a:	687b      	ldr	r3, [r7, #4]
7000442c:	681b      	ldr	r3, [r3, #0]
7000442e:	f003 0302 	and.w	r3, r3, #2
70004432:	2b00      	cmp	r3, #0
70004434:	d02a      	beq.n	7000448c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
70004436:	687b      	ldr	r3, [r7, #4]
70004438:	689b      	ldr	r3, [r3, #8]
7000443a:	2b20      	cmp	r3, #32
7000443c:	d00c      	beq.n	70004458 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
7000443e:	2b20      	cmp	r3, #32
70004440:	d811      	bhi.n	70004466 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
70004442:	2b00      	cmp	r3, #0
70004444:	d012      	beq.n	7000446c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
70004446:	2b10      	cmp	r3, #16
70004448:	d10d      	bne.n	70004466 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
7000444a:	4b28      	ldr	r3, [pc, #160]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000444c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000444e:	4a27      	ldr	r2, [pc, #156]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004450:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004454:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70004456:	e00a      	b.n	7000446e <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004458:	4b24      	ldr	r3, [pc, #144]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000445a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000445c:	4a23      	ldr	r2, [pc, #140]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
7000445e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004462:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70004464:	e003      	b.n	7000446e <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
70004466:	2301      	movs	r3, #1
70004468:	75fb      	strb	r3, [r7, #23]
        break;
7000446a:	e000      	b.n	7000446e <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
7000446c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000446e:	7dfb      	ldrb	r3, [r7, #23]
70004470:	2b00      	cmp	r3, #0
70004472:	d109      	bne.n	70004488 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
70004474:	4b1d      	ldr	r3, [pc, #116]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004476:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004478:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
7000447c:	687b      	ldr	r3, [r7, #4]
7000447e:	689b      	ldr	r3, [r3, #8]
70004480:	491a      	ldr	r1, [pc, #104]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004482:	4313      	orrs	r3, r2
70004484:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004486:	e001      	b.n	7000448c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004488:	7dfb      	ldrb	r3, [r7, #23]
7000448a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
7000448c:	687b      	ldr	r3, [r7, #4]
7000448e:	681b      	ldr	r3, [r3, #0]
70004490:	f003 0304 	and.w	r3, r3, #4
70004494:	2b00      	cmp	r3, #0
70004496:	d031      	beq.n	700044fc <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
70004498:	687b      	ldr	r3, [r7, #4]
7000449a:	68db      	ldr	r3, [r3, #12]
7000449c:	2b80      	cmp	r3, #128	@ 0x80
7000449e:	d00c      	beq.n	700044ba <HAL_RCCEx_PeriphCLKConfig+0x21e>
700044a0:	2b80      	cmp	r3, #128	@ 0x80
700044a2:	d811      	bhi.n	700044c8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
700044a4:	2b00      	cmp	r3, #0
700044a6:	d012      	beq.n	700044ce <HAL_RCCEx_PeriphCLKConfig+0x232>
700044a8:	2b40      	cmp	r3, #64	@ 0x40
700044aa:	d10d      	bne.n	700044c8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
700044ac:	4b0f      	ldr	r3, [pc, #60]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700044b0:	4a0e      	ldr	r2, [pc, #56]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700044b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
700044b8:	e00a      	b.n	700044d0 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
700044ba:	4b0c      	ldr	r3, [pc, #48]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700044be:	4a0b      	ldr	r2, [pc, #44]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
700044c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
700044c6:	e003      	b.n	700044d0 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
700044c8:	2301      	movs	r3, #1
700044ca:	75fb      	strb	r3, [r7, #23]
        break;
700044cc:	e000      	b.n	700044d0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
700044ce:	bf00      	nop
    }

    if (ret == HAL_OK)
700044d0:	7dfb      	ldrb	r3, [r7, #23]
700044d2:	2b00      	cmp	r3, #0
700044d4:	d110      	bne.n	700044f8 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
700044d6:	4b05      	ldr	r3, [pc, #20]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700044da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
700044de:	687b      	ldr	r3, [r7, #4]
700044e0:	68db      	ldr	r3, [r3, #12]
700044e2:	4902      	ldr	r1, [pc, #8]	@ (700044ec <HAL_RCCEx_PeriphCLKConfig+0x250>)
700044e4:	4313      	orrs	r3, r2
700044e6:	64cb      	str	r3, [r1, #76]	@ 0x4c
700044e8:	e008      	b.n	700044fc <HAL_RCCEx_PeriphCLKConfig+0x260>
700044ea:	bf00      	nop
700044ec:	58024400 	.word	0x58024400
700044f0:	58024800 	.word	0x58024800
700044f4:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
700044f8:	7dfb      	ldrb	r3, [r7, #23]
700044fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
700044fc:	687b      	ldr	r3, [r7, #4]
700044fe:	681b      	ldr	r3, [r3, #0]
70004500:	f003 0308 	and.w	r3, r3, #8
70004504:	2b00      	cmp	r3, #0
70004506:	d008      	beq.n	7000451a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
70004508:	4b93      	ldr	r3, [pc, #588]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000450a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000450c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004510:	687b      	ldr	r3, [r7, #4]
70004512:	691b      	ldr	r3, [r3, #16]
70004514:	4990      	ldr	r1, [pc, #576]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004516:	4313      	orrs	r3, r2
70004518:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
7000451a:	687b      	ldr	r3, [r7, #4]
7000451c:	681b      	ldr	r3, [r3, #0]
7000451e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70004522:	2b00      	cmp	r3, #0
70004524:	d026      	beq.n	70004574 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
70004526:	687b      	ldr	r3, [r7, #4]
70004528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000452a:	2b00      	cmp	r3, #0
7000452c:	d002      	beq.n	70004534 <HAL_RCCEx_PeriphCLKConfig+0x298>
7000452e:	2b04      	cmp	r3, #4
70004530:	d007      	beq.n	70004542 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
70004532:	e00d      	b.n	70004550 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004534:	4b88      	ldr	r3, [pc, #544]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004538:	4a87      	ldr	r2, [pc, #540]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000453a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
7000453e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
70004540:	e009      	b.n	70004556 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004542:	4b85      	ldr	r3, [pc, #532]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004546:	4a84      	ldr	r2, [pc, #528]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004548:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
7000454c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
7000454e:	e002      	b.n	70004556 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
70004550:	2301      	movs	r3, #1
70004552:	75fb      	strb	r3, [r7, #23]
        break;
70004554:	bf00      	nop
    }

    if (ret == HAL_OK)
70004556:	7dfb      	ldrb	r3, [r7, #23]
70004558:	2b00      	cmp	r3, #0
7000455a:	d109      	bne.n	70004570 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
7000455c:	4b7e      	ldr	r3, [pc, #504]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000455e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004560:	f023 0204 	bic.w	r2, r3, #4
70004564:	687b      	ldr	r3, [r7, #4]
70004566:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004568:	497b      	ldr	r1, [pc, #492]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000456a:	4313      	orrs	r3, r2
7000456c:	64cb      	str	r3, [r1, #76]	@ 0x4c
7000456e:	e001      	b.n	70004574 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004570:	7dfb      	ldrb	r3, [r7, #23]
70004572:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
70004574:	687b      	ldr	r3, [r7, #4]
70004576:	681b      	ldr	r3, [r3, #0]
70004578:	f003 0310 	and.w	r3, r3, #16
7000457c:	2b00      	cmp	r3, #0
7000457e:	d02e      	beq.n	700045de <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
70004580:	687b      	ldr	r3, [r7, #4]
70004582:	695b      	ldr	r3, [r3, #20]
70004584:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004588:	d019      	beq.n	700045be <HAL_RCCEx_PeriphCLKConfig+0x322>
7000458a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
7000458e:	d813      	bhi.n	700045b8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
70004590:	2b00      	cmp	r3, #0
70004592:	d003      	beq.n	7000459c <HAL_RCCEx_PeriphCLKConfig+0x300>
70004594:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70004598:	d007      	beq.n	700045aa <HAL_RCCEx_PeriphCLKConfig+0x30e>
7000459a:	e00d      	b.n	700045b8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
7000459c:	4b6e      	ldr	r3, [pc, #440]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000459e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700045a0:	4a6d      	ldr	r2, [pc, #436]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700045a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700045a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
700045a8:	e00a      	b.n	700045c0 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700045aa:	4b6b      	ldr	r3, [pc, #428]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700045ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700045ae:	4a6a      	ldr	r2, [pc, #424]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700045b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700045b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
700045b6:	e003      	b.n	700045c0 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700045b8:	2301      	movs	r3, #1
700045ba:	75fb      	strb	r3, [r7, #23]
        break;
700045bc:	e000      	b.n	700045c0 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
700045be:	bf00      	nop
    }

    if (ret == HAL_OK)
700045c0:	7dfb      	ldrb	r3, [r7, #23]
700045c2:	2b00      	cmp	r3, #0
700045c4:	d109      	bne.n	700045da <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
700045c6:	4b64      	ldr	r3, [pc, #400]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700045c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700045ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
700045ce:	687b      	ldr	r3, [r7, #4]
700045d0:	695b      	ldr	r3, [r3, #20]
700045d2:	4961      	ldr	r1, [pc, #388]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700045d4:	4313      	orrs	r3, r2
700045d6:	64cb      	str	r3, [r1, #76]	@ 0x4c
700045d8:	e001      	b.n	700045de <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
700045da:	7dfb      	ldrb	r3, [r7, #23]
700045dc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
700045de:	687b      	ldr	r3, [r7, #4]
700045e0:	681b      	ldr	r3, [r3, #0]
700045e2:	f003 0320 	and.w	r3, r3, #32
700045e6:	2b00      	cmp	r3, #0
700045e8:	d03f      	beq.n	7000466a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
700045ea:	687b      	ldr	r3, [r7, #4]
700045ec:	699b      	ldr	r3, [r3, #24]
700045ee:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
700045f2:	d02a      	beq.n	7000464a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
700045f4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
700045f8:	d824      	bhi.n	70004644 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
700045fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700045fe:	d024      	beq.n	7000464a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004600:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004604:	d81e      	bhi.n	70004644 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004606:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
7000460a:	d01e      	beq.n	7000464a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
7000460c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004610:	d818      	bhi.n	70004644 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004612:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004616:	d00e      	beq.n	70004636 <HAL_RCCEx_PeriphCLKConfig+0x39a>
70004618:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
7000461c:	d812      	bhi.n	70004644 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
7000461e:	2b00      	cmp	r3, #0
70004620:	d013      	beq.n	7000464a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004622:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70004626:	d10d      	bne.n	70004644 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004628:	4b4b      	ldr	r3, [pc, #300]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000462a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000462c:	4a4a      	ldr	r2, [pc, #296]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000462e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004632:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70004634:	e00a      	b.n	7000464c <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004636:	4b48      	ldr	r3, [pc, #288]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000463a:	4a47      	ldr	r2, [pc, #284]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000463c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004640:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70004642:	e003      	b.n	7000464c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004644:	2301      	movs	r3, #1
70004646:	75fb      	strb	r3, [r7, #23]
        break;
70004648:	e000      	b.n	7000464c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
7000464a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000464c:	7dfb      	ldrb	r3, [r7, #23]
7000464e:	2b00      	cmp	r3, #0
70004650:	d109      	bne.n	70004666 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
70004652:	4b41      	ldr	r3, [pc, #260]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004654:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004656:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
7000465a:	687b      	ldr	r3, [r7, #4]
7000465c:	699b      	ldr	r3, [r3, #24]
7000465e:	493e      	ldr	r1, [pc, #248]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004660:	4313      	orrs	r3, r2
70004662:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004664:	e001      	b.n	7000466a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004666:	7dfb      	ldrb	r3, [r7, #23]
70004668:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
7000466a:	687b      	ldr	r3, [r7, #4]
7000466c:	681b      	ldr	r3, [r3, #0]
7000466e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70004672:	2b00      	cmp	r3, #0
70004674:	d008      	beq.n	70004688 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
70004676:	4b38      	ldr	r3, [pc, #224]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000467a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
7000467e:	687b      	ldr	r3, [r7, #4]
70004680:	69db      	ldr	r3, [r3, #28]
70004682:	4935      	ldr	r1, [pc, #212]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004684:	4313      	orrs	r3, r2
70004686:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
70004688:	687b      	ldr	r3, [r7, #4]
7000468a:	681b      	ldr	r3, [r3, #0]
7000468c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70004690:	2b00      	cmp	r3, #0
70004692:	d008      	beq.n	700046a6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
70004694:	4b30      	ldr	r3, [pc, #192]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004698:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
7000469c:	687b      	ldr	r3, [r7, #4]
7000469e:	6a1b      	ldr	r3, [r3, #32]
700046a0:	492d      	ldr	r1, [pc, #180]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046a2:	4313      	orrs	r3, r2
700046a4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
700046a6:	687b      	ldr	r3, [r7, #4]
700046a8:	681b      	ldr	r3, [r3, #0]
700046aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700046ae:	2b00      	cmp	r3, #0
700046b0:	d020      	beq.n	700046f4 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
700046b2:	687b      	ldr	r3, [r7, #4]
700046b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700046b6:	2b00      	cmp	r3, #0
700046b8:	d00c      	beq.n	700046d4 <HAL_RCCEx_PeriphCLKConfig+0x438>
700046ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700046be:	d106      	bne.n	700046ce <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
700046c0:	4b25      	ldr	r3, [pc, #148]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700046c4:	4a24      	ldr	r2, [pc, #144]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
700046ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
700046cc:	e003      	b.n	700046d6 <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
700046ce:	2301      	movs	r3, #1
700046d0:	75fb      	strb	r3, [r7, #23]
        break;
700046d2:	e000      	b.n	700046d6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
700046d4:	bf00      	nop
    }

    if (ret == HAL_OK)
700046d6:	7dfb      	ldrb	r3, [r7, #23]
700046d8:	2b00      	cmp	r3, #0
700046da:	d109      	bne.n	700046f0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
700046dc:	4b1e      	ldr	r3, [pc, #120]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700046e0:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
700046e4:	687b      	ldr	r3, [r7, #4]
700046e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700046e8:	491b      	ldr	r1, [pc, #108]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
700046ea:	4313      	orrs	r3, r2
700046ec:	64cb      	str	r3, [r1, #76]	@ 0x4c
700046ee:	e001      	b.n	700046f4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
700046f0:	7dfb      	ldrb	r3, [r7, #23]
700046f2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
700046f4:	687b      	ldr	r3, [r7, #4]
700046f6:	681b      	ldr	r3, [r3, #0]
700046f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
700046fc:	2b00      	cmp	r3, #0
700046fe:	d02f      	beq.n	70004760 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
70004700:	687b      	ldr	r3, [r7, #4]
70004702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004704:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70004708:	d00e      	beq.n	70004728 <HAL_RCCEx_PeriphCLKConfig+0x48c>
7000470a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
7000470e:	d812      	bhi.n	70004736 <HAL_RCCEx_PeriphCLKConfig+0x49a>
70004710:	2b00      	cmp	r3, #0
70004712:	d013      	beq.n	7000473c <HAL_RCCEx_PeriphCLKConfig+0x4a0>
70004714:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004718:	d10d      	bne.n	70004736 <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
7000471a:	4b0f      	ldr	r3, [pc, #60]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000471c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000471e:	4a0e      	ldr	r2, [pc, #56]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004720:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004724:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70004726:	e00a      	b.n	7000473e <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004728:	4b0b      	ldr	r3, [pc, #44]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000472a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000472c:	4a0a      	ldr	r2, [pc, #40]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
7000472e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004732:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70004734:	e003      	b.n	7000473e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004736:	2301      	movs	r3, #1
70004738:	75fb      	strb	r3, [r7, #23]
        break;
7000473a:	e000      	b.n	7000473e <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
7000473c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000473e:	7dfb      	ldrb	r3, [r7, #23]
70004740:	2b00      	cmp	r3, #0
70004742:	d10b      	bne.n	7000475c <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
70004744:	4b04      	ldr	r3, [pc, #16]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004746:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004748:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
7000474c:	687b      	ldr	r3, [r7, #4]
7000474e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004750:	4901      	ldr	r1, [pc, #4]	@ (70004758 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004752:	4313      	orrs	r3, r2
70004754:	650b      	str	r3, [r1, #80]	@ 0x50
70004756:	e003      	b.n	70004760 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
70004758:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
7000475c:	7dfb      	ldrb	r3, [r7, #23]
7000475e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
70004760:	687b      	ldr	r3, [r7, #4]
70004762:	681b      	ldr	r3, [r3, #0]
70004764:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70004768:	2b00      	cmp	r3, #0
7000476a:	d02c      	beq.n	700047c6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
7000476c:	687b      	ldr	r3, [r7, #4]
7000476e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004770:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004774:	d017      	beq.n	700047a6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004776:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
7000477a:	d811      	bhi.n	700047a0 <HAL_RCCEx_PeriphCLKConfig+0x504>
7000477c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004780:	d011      	beq.n	700047a6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004782:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004786:	d80b      	bhi.n	700047a0 <HAL_RCCEx_PeriphCLKConfig+0x504>
70004788:	2b00      	cmp	r3, #0
7000478a:	d00c      	beq.n	700047a6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
7000478c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70004790:	d106      	bne.n	700047a0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004792:	4b97      	ldr	r3, [pc, #604]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004796:	4a96      	ldr	r2, [pc, #600]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004798:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000479c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
7000479e:	e003      	b.n	700047a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700047a0:	2301      	movs	r3, #1
700047a2:	75fb      	strb	r3, [r7, #23]
        break;
700047a4:	e000      	b.n	700047a8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
700047a6:	bf00      	nop
    }

    if (ret == HAL_OK)
700047a8:	7dfb      	ldrb	r3, [r7, #23]
700047aa:	2b00      	cmp	r3, #0
700047ac:	d109      	bne.n	700047c2 <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
700047ae:	4b90      	ldr	r3, [pc, #576]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700047b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700047b2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
700047b6:	687b      	ldr	r3, [r7, #4]
700047b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700047ba:	498d      	ldr	r1, [pc, #564]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700047bc:	4313      	orrs	r3, r2
700047be:	650b      	str	r3, [r1, #80]	@ 0x50
700047c0:	e001      	b.n	700047c6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
700047c2:	7dfb      	ldrb	r3, [r7, #23]
700047c4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
700047c6:	687b      	ldr	r3, [r7, #4]
700047c8:	681b      	ldr	r3, [r3, #0]
700047ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
700047ce:	2b00      	cmp	r3, #0
700047d0:	d02c      	beq.n	7000482c <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
700047d2:	687b      	ldr	r3, [r7, #4]
700047d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700047d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700047da:	d017      	beq.n	7000480c <HAL_RCCEx_PeriphCLKConfig+0x570>
700047dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700047e0:	d811      	bhi.n	70004806 <HAL_RCCEx_PeriphCLKConfig+0x56a>
700047e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700047e6:	d011      	beq.n	7000480c <HAL_RCCEx_PeriphCLKConfig+0x570>
700047e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700047ec:	d80b      	bhi.n	70004806 <HAL_RCCEx_PeriphCLKConfig+0x56a>
700047ee:	2b00      	cmp	r3, #0
700047f0:	d00c      	beq.n	7000480c <HAL_RCCEx_PeriphCLKConfig+0x570>
700047f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
700047f6:	d106      	bne.n	70004806 <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700047f8:	4b7d      	ldr	r3, [pc, #500]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700047fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700047fc:	4a7c      	ldr	r2, [pc, #496]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700047fe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004802:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
70004804:	e003      	b.n	7000480e <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004806:	2301      	movs	r3, #1
70004808:	75fb      	strb	r3, [r7, #23]
        break;
7000480a:	e000      	b.n	7000480e <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
7000480c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000480e:	7dfb      	ldrb	r3, [r7, #23]
70004810:	2b00      	cmp	r3, #0
70004812:	d109      	bne.n	70004828 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
70004814:	4b76      	ldr	r3, [pc, #472]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004816:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004818:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
7000481c:	687b      	ldr	r3, [r7, #4]
7000481e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004820:	4973      	ldr	r1, [pc, #460]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004822:	4313      	orrs	r3, r2
70004824:	650b      	str	r3, [r1, #80]	@ 0x50
70004826:	e001      	b.n	7000482c <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004828:	7dfb      	ldrb	r3, [r7, #23]
7000482a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
7000482c:	687b      	ldr	r3, [r7, #4]
7000482e:	681b      	ldr	r3, [r3, #0]
70004830:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70004834:	2b00      	cmp	r3, #0
70004836:	d045      	beq.n	700048c4 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
70004838:	687b      	ldr	r3, [r7, #4]
7000483a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000483c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70004840:	d02a      	beq.n	70004898 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
70004842:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70004846:	d824      	bhi.n	70004892 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004848:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
7000484c:	d026      	beq.n	7000489c <HAL_RCCEx_PeriphCLKConfig+0x600>
7000484e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004852:	d81e      	bhi.n	70004892 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004854:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004858:	d022      	beq.n	700048a0 <HAL_RCCEx_PeriphCLKConfig+0x604>
7000485a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
7000485e:	d818      	bhi.n	70004892 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
70004860:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004864:	d00e      	beq.n	70004884 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
70004866:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
7000486a:	d812      	bhi.n	70004892 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
7000486c:	2b00      	cmp	r3, #0
7000486e:	d019      	beq.n	700048a4 <HAL_RCCEx_PeriphCLKConfig+0x608>
70004870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70004874:	d10d      	bne.n	70004892 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004876:	4b5e      	ldr	r3, [pc, #376]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000487a:	4a5d      	ldr	r2, [pc, #372]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000487c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004880:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70004882:	e010      	b.n	700048a6 <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004884:	4b5a      	ldr	r3, [pc, #360]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004888:	4a59      	ldr	r2, [pc, #356]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000488a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000488e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70004890:	e009      	b.n	700048a6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004892:	2301      	movs	r3, #1
70004894:	75fb      	strb	r3, [r7, #23]
        break;
70004896:	e006      	b.n	700048a6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70004898:	bf00      	nop
7000489a:	e004      	b.n	700048a6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
7000489c:	bf00      	nop
7000489e:	e002      	b.n	700048a6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
700048a0:	bf00      	nop
700048a2:	e000      	b.n	700048a6 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
700048a4:	bf00      	nop
    }

    if (ret == HAL_OK)
700048a6:	7dfb      	ldrb	r3, [r7, #23]
700048a8:	2b00      	cmp	r3, #0
700048aa:	d109      	bne.n	700048c0 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
700048ac:	4b50      	ldr	r3, [pc, #320]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700048ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700048b0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
700048b4:	687b      	ldr	r3, [r7, #4]
700048b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700048b8:	494d      	ldr	r1, [pc, #308]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700048ba:	4313      	orrs	r3, r2
700048bc:	650b      	str	r3, [r1, #80]	@ 0x50
700048be:	e001      	b.n	700048c4 <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
700048c0:	7dfb      	ldrb	r3, [r7, #23]
700048c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
700048c4:	687b      	ldr	r3, [r7, #4]
700048c6:	681b      	ldr	r3, [r3, #0]
700048c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
700048cc:	2b00      	cmp	r3, #0
700048ce:	d045      	beq.n	7000495c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
700048d0:	687b      	ldr	r3, [r7, #4]
700048d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700048d4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
700048d8:	d02a      	beq.n	70004930 <HAL_RCCEx_PeriphCLKConfig+0x694>
700048da:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
700048de:	d824      	bhi.n	7000492a <HAL_RCCEx_PeriphCLKConfig+0x68e>
700048e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700048e4:	d026      	beq.n	70004934 <HAL_RCCEx_PeriphCLKConfig+0x698>
700048e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700048ea:	d81e      	bhi.n	7000492a <HAL_RCCEx_PeriphCLKConfig+0x68e>
700048ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700048f0:	d022      	beq.n	70004938 <HAL_RCCEx_PeriphCLKConfig+0x69c>
700048f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700048f6:	d818      	bhi.n	7000492a <HAL_RCCEx_PeriphCLKConfig+0x68e>
700048f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700048fc:	d00e      	beq.n	7000491c <HAL_RCCEx_PeriphCLKConfig+0x680>
700048fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004902:	d812      	bhi.n	7000492a <HAL_RCCEx_PeriphCLKConfig+0x68e>
70004904:	2b00      	cmp	r3, #0
70004906:	d019      	beq.n	7000493c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
70004908:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
7000490c:	d10d      	bne.n	7000492a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
7000490e:	4b38      	ldr	r3, [pc, #224]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004912:	4a37      	ldr	r2, [pc, #220]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004914:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004918:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
7000491a:	e010      	b.n	7000493e <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
7000491c:	4b34      	ldr	r3, [pc, #208]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000491e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004920:	4a33      	ldr	r2, [pc, #204]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004922:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004926:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
70004928:	e009      	b.n	7000493e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000492a:	2301      	movs	r3, #1
7000492c:	75fb      	strb	r3, [r7, #23]
        break;
7000492e:	e006      	b.n	7000493e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004930:	bf00      	nop
70004932:	e004      	b.n	7000493e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004934:	bf00      	nop
70004936:	e002      	b.n	7000493e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
70004938:	bf00      	nop
7000493a:	e000      	b.n	7000493e <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
7000493c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000493e:	7dfb      	ldrb	r3, [r7, #23]
70004940:	2b00      	cmp	r3, #0
70004942:	d109      	bne.n	70004958 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
70004944:	4b2a      	ldr	r3, [pc, #168]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004948:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
7000494c:	687b      	ldr	r3, [r7, #4]
7000494e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004950:	4927      	ldr	r1, [pc, #156]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70004952:	4313      	orrs	r3, r2
70004954:	658b      	str	r3, [r1, #88]	@ 0x58
70004956:	e001      	b.n	7000495c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004958:	7dfb      	ldrb	r3, [r7, #23]
7000495a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
7000495c:	687b      	ldr	r3, [r7, #4]
7000495e:	681b      	ldr	r3, [r3, #0]
70004960:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
70004964:	2b00      	cmp	r3, #0
70004966:	d047      	beq.n	700049f8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
70004968:	687b      	ldr	r3, [r7, #4]
7000496a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
7000496c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004970:	d02a      	beq.n	700049c8 <HAL_RCCEx_PeriphCLKConfig+0x72c>
70004972:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70004976:	d824      	bhi.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004978:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
7000497c:	d026      	beq.n	700049cc <HAL_RCCEx_PeriphCLKConfig+0x730>
7000497e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70004982:	d81e      	bhi.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004984:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004988:	d022      	beq.n	700049d0 <HAL_RCCEx_PeriphCLKConfig+0x734>
7000498a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
7000498e:	d818      	bhi.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0x726>
70004990:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004994:	d00e      	beq.n	700049b4 <HAL_RCCEx_PeriphCLKConfig+0x718>
70004996:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
7000499a:	d812      	bhi.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0x726>
7000499c:	2b00      	cmp	r3, #0
7000499e:	d019      	beq.n	700049d4 <HAL_RCCEx_PeriphCLKConfig+0x738>
700049a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700049a4:	d10d      	bne.n	700049c2 <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700049a6:	4b12      	ldr	r3, [pc, #72]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700049aa:	4a11      	ldr	r2, [pc, #68]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700049b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
700049b2:	e010      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700049b4:	4b0e      	ldr	r3, [pc, #56]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700049b8:	4a0d      	ldr	r2, [pc, #52]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049ba:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700049be:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
700049c0:	e009      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700049c2:	2301      	movs	r3, #1
700049c4:	75fb      	strb	r3, [r7, #23]
        break;
700049c6:	e006      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
700049c8:	bf00      	nop
700049ca:	e004      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
700049cc:	bf00      	nop
700049ce:	e002      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
700049d0:	bf00      	nop
700049d2:	e000      	b.n	700049d6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
700049d4:	bf00      	nop
    }

    if (ret == HAL_OK)
700049d6:	7dfb      	ldrb	r3, [r7, #23]
700049d8:	2b00      	cmp	r3, #0
700049da:	d10b      	bne.n	700049f4 <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
700049dc:	4b04      	ldr	r3, [pc, #16]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700049e0:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
700049e4:	687b      	ldr	r3, [r7, #4]
700049e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
700049e8:	4901      	ldr	r1, [pc, #4]	@ (700049f0 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700049ea:	4313      	orrs	r3, r2
700049ec:	658b      	str	r3, [r1, #88]	@ 0x58
700049ee:	e003      	b.n	700049f8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
700049f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
700049f4:	7dfb      	ldrb	r3, [r7, #23]
700049f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
700049f8:	687b      	ldr	r3, [r7, #4]
700049fa:	681b      	ldr	r3, [r3, #0]
700049fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70004a00:	2b00      	cmp	r3, #0
70004a02:	d034      	beq.n	70004a6e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
70004a04:	687b      	ldr	r3, [r7, #4]
70004a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004a08:	2b05      	cmp	r3, #5
70004a0a:	d81d      	bhi.n	70004a48 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
70004a0c:	a201      	add	r2, pc, #4	@ (adr r2, 70004a14 <HAL_RCCEx_PeriphCLKConfig+0x778>)
70004a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004a12:	bf00      	nop
70004a14:	70004a4f 	.word	0x70004a4f
70004a18:	70004a2d 	.word	0x70004a2d
70004a1c:	70004a3b 	.word	0x70004a3b
70004a20:	70004a4f 	.word	0x70004a4f
70004a24:	70004a4f 	.word	0x70004a4f
70004a28:	70004a4f 	.word	0x70004a4f
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004a2c:	4b91      	ldr	r3, [pc, #580]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a30:	4a90      	ldr	r2, [pc, #576]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004a32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004a36:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70004a38:	e00a      	b.n	70004a50 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004a3a:	4b8e      	ldr	r3, [pc, #568]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a3e:	4a8d      	ldr	r2, [pc, #564]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004a44:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
70004a46:	e003      	b.n	70004a50 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004a48:	2301      	movs	r3, #1
70004a4a:	75fb      	strb	r3, [r7, #23]
        break;
70004a4c:	e000      	b.n	70004a50 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
70004a4e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004a50:	7dfb      	ldrb	r3, [r7, #23]
70004a52:	2b00      	cmp	r3, #0
70004a54:	d109      	bne.n	70004a6a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
70004a56:	4b87      	ldr	r3, [pc, #540]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004a5a:	f023 0207 	bic.w	r2, r3, #7
70004a5e:	687b      	ldr	r3, [r7, #4]
70004a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004a62:	4984      	ldr	r1, [pc, #528]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004a64:	4313      	orrs	r3, r2
70004a66:	658b      	str	r3, [r1, #88]	@ 0x58
70004a68:	e001      	b.n	70004a6e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004a6a:	7dfb      	ldrb	r3, [r7, #23]
70004a6c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
70004a6e:	687b      	ldr	r3, [r7, #4]
70004a70:	681b      	ldr	r3, [r3, #0]
70004a72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70004a76:	2b00      	cmp	r3, #0
70004a78:	d005      	beq.n	70004a86 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004a7a:	4b7e      	ldr	r3, [pc, #504]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a7e:	4a7d      	ldr	r2, [pc, #500]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004a80:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004a84:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
70004a86:	687b      	ldr	r3, [r7, #4]
70004a88:	681b      	ldr	r3, [r3, #0]
70004a8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70004a8e:	2b00      	cmp	r3, #0
70004a90:	d021      	beq.n	70004ad6 <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
70004a92:	687b      	ldr	r3, [r7, #4]
70004a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70004a96:	2b00      	cmp	r3, #0
70004a98:	d003      	beq.n	70004aa2 <HAL_RCCEx_PeriphCLKConfig+0x806>
70004a9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
70004a9e:	d00a      	beq.n	70004ab6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
70004aa0:	e006      	b.n	70004ab0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004aa2:	4b74      	ldr	r3, [pc, #464]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004aa6:	4a73      	ldr	r2, [pc, #460]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004aa8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004aac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
70004aae:	e003      	b.n	70004ab8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004ab0:	2301      	movs	r3, #1
70004ab2:	75fb      	strb	r3, [r7, #23]
        break;
70004ab4:	e000      	b.n	70004ab8 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
70004ab6:	bf00      	nop
    }

    if (ret == HAL_OK)
70004ab8:	7dfb      	ldrb	r3, [r7, #23]
70004aba:	2b00      	cmp	r3, #0
70004abc:	d109      	bne.n	70004ad2 <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
70004abe:	4b6d      	ldr	r3, [pc, #436]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004ac2:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
70004ac6:	687b      	ldr	r3, [r7, #4]
70004ac8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70004aca:	496a      	ldr	r1, [pc, #424]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004acc:	4313      	orrs	r3, r2
70004ace:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004ad0:	e001      	b.n	70004ad6 <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004ad2:	7dfb      	ldrb	r3, [r7, #23]
70004ad4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
70004ad6:	687b      	ldr	r3, [r7, #4]
70004ad8:	681b      	ldr	r3, [r3, #0]
70004ada:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70004ade:	2b00      	cmp	r3, #0
70004ae0:	d043      	beq.n	70004b6a <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
70004ae2:	687b      	ldr	r3, [r7, #4]
70004ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004ae6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004aea:	d02c      	beq.n	70004b46 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
70004aec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004af0:	d826      	bhi.n	70004b40 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004af2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004af6:	d028      	beq.n	70004b4a <HAL_RCCEx_PeriphCLKConfig+0x8ae>
70004af8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70004afc:	d820      	bhi.n	70004b40 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004afe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004b02:	d016      	beq.n	70004b32 <HAL_RCCEx_PeriphCLKConfig+0x896>
70004b04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70004b08:	d81a      	bhi.n	70004b40 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70004b0a:	2b00      	cmp	r3, #0
70004b0c:	d003      	beq.n	70004b16 <HAL_RCCEx_PeriphCLKConfig+0x87a>
70004b0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70004b12:	d007      	beq.n	70004b24 <HAL_RCCEx_PeriphCLKConfig+0x888>
70004b14:	e014      	b.n	70004b40 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004b16:	4b57      	ldr	r3, [pc, #348]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b1a:	4a56      	ldr	r2, [pc, #344]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004b20:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004b22:	e013      	b.n	70004b4c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004b24:	4b53      	ldr	r3, [pc, #332]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b28:	4a52      	ldr	r2, [pc, #328]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004b2e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004b30:	e00c      	b.n	70004b4c <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004b32:	4b50      	ldr	r3, [pc, #320]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004b36:	4a4f      	ldr	r2, [pc, #316]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b38:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004b3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
70004b3e:	e005      	b.n	70004b4c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004b40:	2301      	movs	r3, #1
70004b42:	75fb      	strb	r3, [r7, #23]
        break;
70004b44:	e002      	b.n	70004b4c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70004b46:	bf00      	nop
70004b48:	e000      	b.n	70004b4c <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
70004b4a:	bf00      	nop
    }

    if (ret == HAL_OK)
70004b4c:	7dfb      	ldrb	r3, [r7, #23]
70004b4e:	2b00      	cmp	r3, #0
70004b50:	d109      	bne.n	70004b66 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
70004b52:	4b48      	ldr	r3, [pc, #288]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004b56:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70004b5a:	687b      	ldr	r3, [r7, #4]
70004b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004b5e:	4945      	ldr	r1, [pc, #276]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004b60:	4313      	orrs	r3, r2
70004b62:	654b      	str	r3, [r1, #84]	@ 0x54
70004b64:	e001      	b.n	70004b6a <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004b66:	7dfb      	ldrb	r3, [r7, #23]
70004b68:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
70004b6a:	687b      	ldr	r3, [r7, #4]
70004b6c:	681b      	ldr	r3, [r3, #0]
70004b6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70004b72:	2b00      	cmp	r3, #0
70004b74:	d04b      	beq.n	70004c0e <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
70004b76:	687b      	ldr	r3, [r7, #4]
70004b78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004b7a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004b7e:	d032      	beq.n	70004be6 <HAL_RCCEx_PeriphCLKConfig+0x94a>
70004b80:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004b84:	d82c      	bhi.n	70004be0 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004b86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004b8a:	d02e      	beq.n	70004bea <HAL_RCCEx_PeriphCLKConfig+0x94e>
70004b8c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004b90:	d826      	bhi.n	70004be0 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004b92:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004b96:	d02a      	beq.n	70004bee <HAL_RCCEx_PeriphCLKConfig+0x952>
70004b98:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004b9c:	d820      	bhi.n	70004be0 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004b9e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004ba2:	d016      	beq.n	70004bd2 <HAL_RCCEx_PeriphCLKConfig+0x936>
70004ba4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004ba8:	d81a      	bhi.n	70004be0 <HAL_RCCEx_PeriphCLKConfig+0x944>
70004baa:	2b00      	cmp	r3, #0
70004bac:	d003      	beq.n	70004bb6 <HAL_RCCEx_PeriphCLKConfig+0x91a>
70004bae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70004bb2:	d007      	beq.n	70004bc4 <HAL_RCCEx_PeriphCLKConfig+0x928>
70004bb4:	e014      	b.n	70004be0 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004bb6:	4b2f      	ldr	r3, [pc, #188]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004bba:	4a2e      	ldr	r2, [pc, #184]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004bc0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004bc2:	e015      	b.n	70004bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004bc4:	4b2b      	ldr	r3, [pc, #172]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004bc8:	4a2a      	ldr	r2, [pc, #168]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004bce:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004bd0:	e00e      	b.n	70004bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004bd2:	4b28      	ldr	r3, [pc, #160]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004bd6:	4a27      	ldr	r2, [pc, #156]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bd8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004bdc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70004bde:	e007      	b.n	70004bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004be0:	2301      	movs	r3, #1
70004be2:	75fb      	strb	r3, [r7, #23]
        break;
70004be4:	e004      	b.n	70004bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004be6:	bf00      	nop
70004be8:	e002      	b.n	70004bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004bea:	bf00      	nop
70004bec:	e000      	b.n	70004bf0 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70004bee:	bf00      	nop
    }

    if (ret == HAL_OK)
70004bf0:	7dfb      	ldrb	r3, [r7, #23]
70004bf2:	2b00      	cmp	r3, #0
70004bf4:	d109      	bne.n	70004c0a <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
70004bf6:	4b1f      	ldr	r3, [pc, #124]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004bfa:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70004bfe:	687b      	ldr	r3, [r7, #4]
70004c00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004c02:	491c      	ldr	r1, [pc, #112]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c04:	4313      	orrs	r3, r2
70004c06:	654b      	str	r3, [r1, #84]	@ 0x54
70004c08:	e001      	b.n	70004c0e <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004c0a:	7dfb      	ldrb	r3, [r7, #23]
70004c0c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
70004c0e:	687b      	ldr	r3, [r7, #4]
70004c10:	681b      	ldr	r3, [r3, #0]
70004c12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70004c16:	2b00      	cmp	r3, #0
70004c18:	d03e      	beq.n	70004c98 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
70004c1a:	687b      	ldr	r3, [r7, #4]
70004c1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70004c1e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70004c22:	d029      	beq.n	70004c78 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
70004c24:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70004c28:	d820      	bhi.n	70004c6c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70004c2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004c2e:	d016      	beq.n	70004c5e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
70004c30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004c34:	d81a      	bhi.n	70004c6c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
70004c36:	2b00      	cmp	r3, #0
70004c38:	d003      	beq.n	70004c42 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
70004c3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70004c3e:	d007      	beq.n	70004c50 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
70004c40:	e014      	b.n	70004c6c <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004c42:	4b0c      	ldr	r3, [pc, #48]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c46:	4a0b      	ldr	r2, [pc, #44]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004c4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004c4e:	e014      	b.n	70004c7a <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
70004c50:	4b08      	ldr	r3, [pc, #32]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c54:	4a07      	ldr	r2, [pc, #28]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c56:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70004c5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004c5c:	e00d      	b.n	70004c7a <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004c5e:	4b05      	ldr	r3, [pc, #20]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c62:	4a04      	ldr	r2, [pc, #16]	@ (70004c74 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70004c64:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004c68:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
70004c6a:	e006      	b.n	70004c7a <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004c6c:	2301      	movs	r3, #1
70004c6e:	75fb      	strb	r3, [r7, #23]
        break;
70004c70:	e003      	b.n	70004c7a <HAL_RCCEx_PeriphCLKConfig+0x9de>
70004c72:	bf00      	nop
70004c74:	58024400 	.word	0x58024400
        break;
70004c78:	bf00      	nop
    }

    if (ret == HAL_OK)
70004c7a:	7dfb      	ldrb	r3, [r7, #23]
70004c7c:	2b00      	cmp	r3, #0
70004c7e:	d109      	bne.n	70004c94 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
70004c80:	4b8e      	ldr	r3, [pc, #568]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004c82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004c84:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
70004c88:	687b      	ldr	r3, [r7, #4]
70004c8a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70004c8c:	498b      	ldr	r1, [pc, #556]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004c8e:	4313      	orrs	r3, r2
70004c90:	650b      	str	r3, [r1, #80]	@ 0x50
70004c92:	e001      	b.n	70004c98 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004c94:	7dfb      	ldrb	r3, [r7, #23]
70004c96:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
70004c98:	687b      	ldr	r3, [r7, #4]
70004c9a:	681b      	ldr	r3, [r3, #0]
70004c9c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
70004ca0:	2b00      	cmp	r3, #0
70004ca2:	d043      	beq.n	70004d2c <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
70004ca4:	687b      	ldr	r3, [r7, #4]
70004ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004cac:	d02c      	beq.n	70004d08 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
70004cae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70004cb2:	d826      	bhi.n	70004d02 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004cb4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004cb8:	d028      	beq.n	70004d0c <HAL_RCCEx_PeriphCLKConfig+0xa70>
70004cba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70004cbe:	d820      	bhi.n	70004d02 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004cc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004cc4:	d016      	beq.n	70004cf4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
70004cc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70004cca:	d81a      	bhi.n	70004d02 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70004ccc:	2b00      	cmp	r3, #0
70004cce:	d003      	beq.n	70004cd8 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
70004cd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004cd4:	d007      	beq.n	70004ce6 <HAL_RCCEx_PeriphCLKConfig+0xa4a>
70004cd6:	e014      	b.n	70004d02 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004cd8:	4b78      	ldr	r3, [pc, #480]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004cdc:	4a77      	ldr	r2, [pc, #476]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004cde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004ce2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004ce4:	e013      	b.n	70004d0e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004ce6:	4b75      	ldr	r3, [pc, #468]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004cea:	4a74      	ldr	r2, [pc, #464]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004cec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004cf0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004cf2:	e00c      	b.n	70004d0e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004cf4:	4b71      	ldr	r3, [pc, #452]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004cf8:	4a70      	ldr	r2, [pc, #448]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004cfa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004cfe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70004d00:	e005      	b.n	70004d0e <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004d02:	2301      	movs	r3, #1
70004d04:	75fb      	strb	r3, [r7, #23]
        break;
70004d06:	e002      	b.n	70004d0e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70004d08:	bf00      	nop
70004d0a:	e000      	b.n	70004d0e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70004d0c:	bf00      	nop
    }

    if (ret == HAL_OK)
70004d0e:	7dfb      	ldrb	r3, [r7, #23]
70004d10:	2b00      	cmp	r3, #0
70004d12:	d109      	bne.n	70004d28 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
70004d14:	4b69      	ldr	r3, [pc, #420]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004d18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
70004d1c:	687b      	ldr	r3, [r7, #4]
70004d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004d20:	4966      	ldr	r1, [pc, #408]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d22:	4313      	orrs	r3, r2
70004d24:	654b      	str	r3, [r1, #84]	@ 0x54
70004d26:	e001      	b.n	70004d2c <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004d28:	7dfb      	ldrb	r3, [r7, #23]
70004d2a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
70004d2c:	687b      	ldr	r3, [r7, #4]
70004d2e:	681b      	ldr	r3, [r3, #0]
70004d30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
70004d34:	2b00      	cmp	r3, #0
70004d36:	d03c      	beq.n	70004db2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
70004d38:	687b      	ldr	r3, [r7, #4]
70004d3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70004d3c:	2b40      	cmp	r3, #64	@ 0x40
70004d3e:	d026      	beq.n	70004d8e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
70004d40:	2b40      	cmp	r3, #64	@ 0x40
70004d42:	d821      	bhi.n	70004d88 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004d44:	2b30      	cmp	r3, #48	@ 0x30
70004d46:	d024      	beq.n	70004d92 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
70004d48:	2b30      	cmp	r3, #48	@ 0x30
70004d4a:	d81d      	bhi.n	70004d88 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004d4c:	2b20      	cmp	r3, #32
70004d4e:	d014      	beq.n	70004d7a <HAL_RCCEx_PeriphCLKConfig+0xade>
70004d50:	2b20      	cmp	r3, #32
70004d52:	d819      	bhi.n	70004d88 <HAL_RCCEx_PeriphCLKConfig+0xaec>
70004d54:	2b00      	cmp	r3, #0
70004d56:	d002      	beq.n	70004d5e <HAL_RCCEx_PeriphCLKConfig+0xac2>
70004d58:	2b10      	cmp	r3, #16
70004d5a:	d007      	beq.n	70004d6c <HAL_RCCEx_PeriphCLKConfig+0xad0>
70004d5c:	e014      	b.n	70004d88 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004d5e:	4b57      	ldr	r3, [pc, #348]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d62:	4a56      	ldr	r2, [pc, #344]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004d68:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004d6a:	e013      	b.n	70004d94 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004d6c:	4b53      	ldr	r3, [pc, #332]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d70:	4a52      	ldr	r2, [pc, #328]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d72:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004d76:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004d78:	e00c      	b.n	70004d94 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004d7a:	4b50      	ldr	r3, [pc, #320]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d7e:	4a4f      	ldr	r2, [pc, #316]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d80:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004d84:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70004d86:	e005      	b.n	70004d94 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004d88:	2301      	movs	r3, #1
70004d8a:	75fb      	strb	r3, [r7, #23]
        break;
70004d8c:	e002      	b.n	70004d94 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70004d8e:	bf00      	nop
70004d90:	e000      	b.n	70004d94 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70004d92:	bf00      	nop
    }

    if (ret == HAL_OK)
70004d94:	7dfb      	ldrb	r3, [r7, #23]
70004d96:	2b00      	cmp	r3, #0
70004d98:	d109      	bne.n	70004dae <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
70004d9a:	4b48      	ldr	r3, [pc, #288]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004d9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004d9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004da2:	687b      	ldr	r3, [r7, #4]
70004da4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70004da6:	4945      	ldr	r1, [pc, #276]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004da8:	4313      	orrs	r3, r2
70004daa:	650b      	str	r3, [r1, #80]	@ 0x50
70004dac:	e001      	b.n	70004db2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004dae:	7dfb      	ldrb	r3, [r7, #23]
70004db0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
70004db2:	687b      	ldr	r3, [r7, #4]
70004db4:	681b      	ldr	r3, [r3, #0]
70004db6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70004dba:	2b00      	cmp	r3, #0
70004dbc:	d03c      	beq.n	70004e38 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
70004dbe:	687b      	ldr	r3, [r7, #4]
70004dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70004dc2:	2b50      	cmp	r3, #80	@ 0x50
70004dc4:	d022      	beq.n	70004e0c <HAL_RCCEx_PeriphCLKConfig+0xb70>
70004dc6:	2b50      	cmp	r3, #80	@ 0x50
70004dc8:	d81d      	bhi.n	70004e06 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004dca:	2b40      	cmp	r3, #64	@ 0x40
70004dcc:	d020      	beq.n	70004e10 <HAL_RCCEx_PeriphCLKConfig+0xb74>
70004dce:	2b40      	cmp	r3, #64	@ 0x40
70004dd0:	d819      	bhi.n	70004e06 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004dd2:	2b30      	cmp	r3, #48	@ 0x30
70004dd4:	d01e      	beq.n	70004e14 <HAL_RCCEx_PeriphCLKConfig+0xb78>
70004dd6:	2b30      	cmp	r3, #48	@ 0x30
70004dd8:	d815      	bhi.n	70004e06 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004dda:	2b20      	cmp	r3, #32
70004ddc:	d00c      	beq.n	70004df8 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
70004dde:	2b20      	cmp	r3, #32
70004de0:	d811      	bhi.n	70004e06 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70004de2:	2b00      	cmp	r3, #0
70004de4:	d018      	beq.n	70004e18 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
70004de6:	2b10      	cmp	r3, #16
70004de8:	d10d      	bne.n	70004e06 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004dea:	4b34      	ldr	r3, [pc, #208]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dee:	4a33      	ldr	r2, [pc, #204]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004df0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004df4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70004df6:	e010      	b.n	70004e1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004df8:	4b30      	ldr	r3, [pc, #192]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dfc:	4a2f      	ldr	r2, [pc, #188]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004dfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004e02:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70004e04:	e009      	b.n	70004e1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004e06:	2301      	movs	r3, #1
70004e08:	75fb      	strb	r3, [r7, #23]
        break;
70004e0a:	e006      	b.n	70004e1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004e0c:	bf00      	nop
70004e0e:	e004      	b.n	70004e1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004e10:	bf00      	nop
70004e12:	e002      	b.n	70004e1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004e14:	bf00      	nop
70004e16:	e000      	b.n	70004e1a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70004e18:	bf00      	nop
    }

    if (ret == HAL_OK)
70004e1a:	7dfb      	ldrb	r3, [r7, #23]
70004e1c:	2b00      	cmp	r3, #0
70004e1e:	d109      	bne.n	70004e34 <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
70004e20:	4b26      	ldr	r3, [pc, #152]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004e24:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004e28:	687b      	ldr	r3, [r7, #4]
70004e2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70004e2c:	4923      	ldr	r1, [pc, #140]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e2e:	4313      	orrs	r3, r2
70004e30:	654b      	str	r3, [r1, #84]	@ 0x54
70004e32:	e001      	b.n	70004e38 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004e34:	7dfb      	ldrb	r3, [r7, #23]
70004e36:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
70004e38:	687b      	ldr	r3, [r7, #4]
70004e3a:	681b      	ldr	r3, [r3, #0]
70004e3c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70004e40:	2b00      	cmp	r3, #0
70004e42:	d03f      	beq.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
70004e44:	687b      	ldr	r3, [r7, #4]
70004e46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70004e48:	2b50      	cmp	r3, #80	@ 0x50
70004e4a:	d022      	beq.n	70004e92 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
70004e4c:	2b50      	cmp	r3, #80	@ 0x50
70004e4e:	d81d      	bhi.n	70004e8c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004e50:	2b40      	cmp	r3, #64	@ 0x40
70004e52:	d020      	beq.n	70004e96 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
70004e54:	2b40      	cmp	r3, #64	@ 0x40
70004e56:	d819      	bhi.n	70004e8c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004e58:	2b30      	cmp	r3, #48	@ 0x30
70004e5a:	d01e      	beq.n	70004e9a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
70004e5c:	2b30      	cmp	r3, #48	@ 0x30
70004e5e:	d815      	bhi.n	70004e8c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004e60:	2b20      	cmp	r3, #32
70004e62:	d00c      	beq.n	70004e7e <HAL_RCCEx_PeriphCLKConfig+0xbe2>
70004e64:	2b20      	cmp	r3, #32
70004e66:	d811      	bhi.n	70004e8c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
70004e68:	2b00      	cmp	r3, #0
70004e6a:	d018      	beq.n	70004e9e <HAL_RCCEx_PeriphCLKConfig+0xc02>
70004e6c:	2b10      	cmp	r3, #16
70004e6e:	d10d      	bne.n	70004e8c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004e70:	4b12      	ldr	r3, [pc, #72]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e74:	4a11      	ldr	r2, [pc, #68]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004e7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
70004e7c:	e010      	b.n	70004ea0 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004e7e:	4b0f      	ldr	r3, [pc, #60]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e82:	4a0e      	ldr	r2, [pc, #56]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004e84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004e88:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
70004e8a:	e009      	b.n	70004ea0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004e8c:	2301      	movs	r3, #1
70004e8e:	75fb      	strb	r3, [r7, #23]
        break;
70004e90:	e006      	b.n	70004ea0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004e92:	bf00      	nop
70004e94:	e004      	b.n	70004ea0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004e96:	bf00      	nop
70004e98:	e002      	b.n	70004ea0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004e9a:	bf00      	nop
70004e9c:	e000      	b.n	70004ea0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70004e9e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004ea0:	7dfb      	ldrb	r3, [r7, #23]
70004ea2:	2b00      	cmp	r3, #0
70004ea4:	d10c      	bne.n	70004ec0 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
70004ea6:	4b05      	ldr	r3, [pc, #20]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70004eaa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70004eae:	687b      	ldr	r3, [r7, #4]
70004eb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70004eb2:	4902      	ldr	r1, [pc, #8]	@ (70004ebc <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70004eb4:	4313      	orrs	r3, r2
70004eb6:	658b      	str	r3, [r1, #88]	@ 0x58
70004eb8:	e004      	b.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0xc28>
70004eba:	bf00      	nop
70004ebc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004ec0:	7dfb      	ldrb	r3, [r7, #23]
70004ec2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
70004ec4:	687b      	ldr	r3, [r7, #4]
70004ec6:	681b      	ldr	r3, [r3, #0]
70004ec8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70004ecc:	2b00      	cmp	r3, #0
70004ece:	d034      	beq.n	70004f3a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
70004ed0:	687b      	ldr	r3, [r7, #4]
70004ed2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70004ed4:	2b05      	cmp	r3, #5
70004ed6:	d81d      	bhi.n	70004f14 <HAL_RCCEx_PeriphCLKConfig+0xc78>
70004ed8:	a201      	add	r2, pc, #4	@ (adr r2, 70004ee0 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
70004eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004ede:	bf00      	nop
70004ee0:	70004f1b 	.word	0x70004f1b
70004ee4:	70004ef9 	.word	0x70004ef9
70004ee8:	70004f07 	.word	0x70004f07
70004eec:	70004f1b 	.word	0x70004f1b
70004ef0:	70004f1b 	.word	0x70004f1b
70004ef4:	70004f1b 	.word	0x70004f1b
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004ef8:	4b69      	ldr	r3, [pc, #420]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004efc:	4a68      	ldr	r2, [pc, #416]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004efe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004f02:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70004f04:	e00a      	b.n	70004f1c <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f06:	4b66      	ldr	r3, [pc, #408]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f0a:	4a65      	ldr	r2, [pc, #404]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004f0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004f10:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70004f12:	e003      	b.n	70004f1c <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004f14:	2301      	movs	r3, #1
70004f16:	75fb      	strb	r3, [r7, #23]
        break;
70004f18:	e000      	b.n	70004f1c <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
70004f1a:	bf00      	nop
    }

    if (ret == HAL_OK)
70004f1c:	7dfb      	ldrb	r3, [r7, #23]
70004f1e:	2b00      	cmp	r3, #0
70004f20:	d109      	bne.n	70004f36 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
70004f22:	4b5f      	ldr	r3, [pc, #380]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004f26:	f023 0207 	bic.w	r2, r3, #7
70004f2a:	687b      	ldr	r3, [r7, #4]
70004f2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70004f2e:	495c      	ldr	r1, [pc, #368]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004f30:	4313      	orrs	r3, r2
70004f32:	654b      	str	r3, [r1, #84]	@ 0x54
70004f34:	e001      	b.n	70004f3a <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004f36:	7dfb      	ldrb	r3, [r7, #23]
70004f38:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
70004f3a:	687b      	ldr	r3, [r7, #4]
70004f3c:	681b      	ldr	r3, [r3, #0]
70004f3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70004f42:	2b00      	cmp	r3, #0
70004f44:	d033      	beq.n	70004fae <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
70004f46:	687b      	ldr	r3, [r7, #4]
70004f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004f4a:	2b05      	cmp	r3, #5
70004f4c:	d81c      	bhi.n	70004f88 <HAL_RCCEx_PeriphCLKConfig+0xcec>
70004f4e:	a201      	add	r2, pc, #4	@ (adr r2, 70004f54 <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
70004f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004f54:	70004f8f 	.word	0x70004f8f
70004f58:	70004f6d 	.word	0x70004f6d
70004f5c:	70004f7b 	.word	0x70004f7b
70004f60:	70004f8f 	.word	0x70004f8f
70004f64:	70004f8f 	.word	0x70004f8f
70004f68:	70004f8f 	.word	0x70004f8f
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f6c:	4b4c      	ldr	r3, [pc, #304]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f70:	4a4b      	ldr	r2, [pc, #300]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004f72:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70004f76:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
70004f78:	e00a      	b.n	70004f90 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f7a:	4b49      	ldr	r3, [pc, #292]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f7e:	4a48      	ldr	r2, [pc, #288]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004f80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004f84:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
70004f86:	e003      	b.n	70004f90 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004f88:	2301      	movs	r3, #1
70004f8a:	75fb      	strb	r3, [r7, #23]
        break;
70004f8c:	e000      	b.n	70004f90 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
70004f8e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004f90:	7dfb      	ldrb	r3, [r7, #23]
70004f92:	2b00      	cmp	r3, #0
70004f94:	d109      	bne.n	70004faa <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
70004f96:	4b42      	ldr	r3, [pc, #264]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004f98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004f9a:	f023 0207 	bic.w	r2, r3, #7
70004f9e:	687b      	ldr	r3, [r7, #4]
70004fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004fa2:	493f      	ldr	r1, [pc, #252]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004fa4:	4313      	orrs	r3, r2
70004fa6:	650b      	str	r3, [r1, #80]	@ 0x50
70004fa8:	e001      	b.n	70004fae <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004faa:	7dfb      	ldrb	r3, [r7, #23]
70004fac:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
70004fae:	687b      	ldr	r3, [r7, #4]
70004fb0:	681b      	ldr	r3, [r3, #0]
70004fb2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
70004fb6:	2b00      	cmp	r3, #0
70004fb8:	d027      	beq.n	7000500a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
70004fba:	687b      	ldr	r3, [r7, #4]
70004fbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70004fbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004fc2:	d008      	beq.n	70004fd6 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
70004fc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70004fc8:	d80c      	bhi.n	70004fe4 <HAL_RCCEx_PeriphCLKConfig+0xd48>
70004fca:	2b00      	cmp	r3, #0
70004fcc:	d00d      	beq.n	70004fea <HAL_RCCEx_PeriphCLKConfig+0xd4e>
70004fce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70004fd2:	d00a      	beq.n	70004fea <HAL_RCCEx_PeriphCLKConfig+0xd4e>
70004fd4:	e006      	b.n	70004fe4 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70004fd6:	4b32      	ldr	r3, [pc, #200]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004fda:	4a31      	ldr	r2, [pc, #196]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004fdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70004fe0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
70004fe2:	e003      	b.n	70004fec <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004fe4:	2301      	movs	r3, #1
70004fe6:	75fb      	strb	r3, [r7, #23]
        break;
70004fe8:	e000      	b.n	70004fec <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
70004fea:	bf00      	nop
    }

    if (ret == HAL_OK)
70004fec:	7dfb      	ldrb	r3, [r7, #23]
70004fee:	2b00      	cmp	r3, #0
70004ff0:	d109      	bne.n	70005006 <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
70004ff2:	4b2b      	ldr	r3, [pc, #172]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70004ff4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004ff6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
70004ffa:	687b      	ldr	r3, [r7, #4]
70004ffc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70004ffe:	4928      	ldr	r1, [pc, #160]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005000:	4313      	orrs	r3, r2
70005002:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005004:	e001      	b.n	7000500a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005006:	7dfb      	ldrb	r3, [r7, #23]
70005008:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
7000500a:	687b      	ldr	r3, [r7, #4]
7000500c:	681b      	ldr	r3, [r3, #0]
7000500e:	2b00      	cmp	r3, #0
70005010:	da2c      	bge.n	7000506c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
70005012:	687b      	ldr	r3, [r7, #4]
70005014:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
70005016:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
7000501a:	d017      	beq.n	7000504c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
7000501c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
70005020:	d811      	bhi.n	70005046 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
70005022:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70005026:	d011      	beq.n	7000504c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005028:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
7000502c:	d80b      	bhi.n	70005046 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
7000502e:	2b00      	cmp	r3, #0
70005030:	d00c      	beq.n	7000504c <HAL_RCCEx_PeriphCLKConfig+0xdb0>
70005032:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70005036:	d106      	bne.n	70005046 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005038:	4b19      	ldr	r3, [pc, #100]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000503a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000503c:	4a18      	ldr	r2, [pc, #96]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000503e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005042:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
70005044:	e003      	b.n	7000504e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005046:	2301      	movs	r3, #1
70005048:	75fb      	strb	r3, [r7, #23]
        break;
7000504a:	e000      	b.n	7000504e <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
7000504c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000504e:	7dfb      	ldrb	r3, [r7, #23]
70005050:	2b00      	cmp	r3, #0
70005052:	d109      	bne.n	70005068 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
70005054:	4b12      	ldr	r3, [pc, #72]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005056:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005058:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
7000505c:	687b      	ldr	r3, [r7, #4]
7000505e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
70005060:	490f      	ldr	r1, [pc, #60]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005062:	4313      	orrs	r3, r2
70005064:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005066:	e001      	b.n	7000506c <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005068:	7dfb      	ldrb	r3, [r7, #23]
7000506a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
7000506c:	687b      	ldr	r3, [r7, #4]
7000506e:	681b      	ldr	r3, [r3, #0]
70005070:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70005074:	2b00      	cmp	r3, #0
70005076:	d009      	beq.n	7000508c <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
70005078:	4b09      	ldr	r3, [pc, #36]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000507a:	691b      	ldr	r3, [r3, #16]
7000507c:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
70005080:	687b      	ldr	r3, [r7, #4]
70005082:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70005086:	4906      	ldr	r1, [pc, #24]	@ (700050a0 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005088:	4313      	orrs	r3, r2
7000508a:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
7000508c:	7dbb      	ldrb	r3, [r7, #22]
7000508e:	2b00      	cmp	r3, #0
70005090:	d101      	bne.n	70005096 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
70005092:	2300      	movs	r3, #0
70005094:	e000      	b.n	70005098 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
70005096:	2301      	movs	r3, #1
}
70005098:	4618      	mov	r0, r3
7000509a:	3718      	adds	r7, #24
7000509c:	46bd      	mov	sp, r7
7000509e:	bd80      	pop	{r7, pc}
700050a0:	58024400 	.word	0x58024400

700050a4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
700050a4:	b580      	push	{r7, lr}
700050a6:	b082      	sub	sp, #8
700050a8:	af00      	add	r7, sp, #0
700050aa:	6078      	str	r0, [r7, #4]
700050ac:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
700050ae:	687b      	ldr	r3, [r7, #4]
700050b0:	2b00      	cmp	r3, #0
700050b2:	d101      	bne.n	700050b8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
700050b4:	2301      	movs	r3, #1
700050b6:	e02b      	b.n	70005110 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
700050b8:	687b      	ldr	r3, [r7, #4]
700050ba:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
700050be:	b2db      	uxtb	r3, r3
700050c0:	2b00      	cmp	r3, #0
700050c2:	d106      	bne.n	700050d2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
700050c4:	687b      	ldr	r3, [r7, #4]
700050c6:	2200      	movs	r2, #0
700050c8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
700050cc:	6878      	ldr	r0, [r7, #4]
700050ce:	f7fb fd45 	bl	70000b5c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
700050d2:	687b      	ldr	r3, [r7, #4]
700050d4:	2202      	movs	r2, #2
700050d6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
700050da:	687b      	ldr	r3, [r7, #4]
700050dc:	681a      	ldr	r2, [r3, #0]
700050de:	687b      	ldr	r3, [r7, #4]
700050e0:	3304      	adds	r3, #4
700050e2:	4619      	mov	r1, r3
700050e4:	4610      	mov	r0, r2
700050e6:	f000 f819 	bl	7000511c <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
700050ea:	687b      	ldr	r3, [r7, #4]
700050ec:	6818      	ldr	r0, [r3, #0]
700050ee:	687b      	ldr	r3, [r7, #4]
700050f0:	685b      	ldr	r3, [r3, #4]
700050f2:	461a      	mov	r2, r3
700050f4:	6839      	ldr	r1, [r7, #0]
700050f6:	f000 f86d 	bl	700051d4 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
700050fa:	4b07      	ldr	r3, [pc, #28]	@ (70005118 <HAL_SDRAM_Init+0x74>)
700050fc:	681b      	ldr	r3, [r3, #0]
700050fe:	4a06      	ldr	r2, [pc, #24]	@ (70005118 <HAL_SDRAM_Init+0x74>)
70005100:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
70005104:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
70005106:	687b      	ldr	r3, [r7, #4]
70005108:	2201      	movs	r2, #1
7000510a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
7000510e:	2300      	movs	r3, #0
}
70005110:	4618      	mov	r0, r3
70005112:	3708      	adds	r7, #8
70005114:	46bd      	mov	sp, r7
70005116:	bd80      	pop	{r7, pc}
70005118:	52004000 	.word	0x52004000

7000511c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
7000511c:	b480      	push	{r7}
7000511e:	b083      	sub	sp, #12
70005120:	af00      	add	r7, sp, #0
70005122:	6078      	str	r0, [r7, #4]
70005124:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
70005126:	683b      	ldr	r3, [r7, #0]
70005128:	681b      	ldr	r3, [r3, #0]
7000512a:	2b00      	cmp	r3, #0
7000512c:	d121      	bne.n	70005172 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
7000512e:	687b      	ldr	r3, [r7, #4]
70005130:	681a      	ldr	r2, [r3, #0]
70005132:	4b27      	ldr	r3, [pc, #156]	@ (700051d0 <FMC_SDRAM_Init+0xb4>)
70005134:	4013      	ands	r3, r2
70005136:	683a      	ldr	r2, [r7, #0]
70005138:	6851      	ldr	r1, [r2, #4]
7000513a:	683a      	ldr	r2, [r7, #0]
7000513c:	6892      	ldr	r2, [r2, #8]
7000513e:	4311      	orrs	r1, r2
70005140:	683a      	ldr	r2, [r7, #0]
70005142:	68d2      	ldr	r2, [r2, #12]
70005144:	4311      	orrs	r1, r2
70005146:	683a      	ldr	r2, [r7, #0]
70005148:	6912      	ldr	r2, [r2, #16]
7000514a:	4311      	orrs	r1, r2
7000514c:	683a      	ldr	r2, [r7, #0]
7000514e:	6952      	ldr	r2, [r2, #20]
70005150:	4311      	orrs	r1, r2
70005152:	683a      	ldr	r2, [r7, #0]
70005154:	6992      	ldr	r2, [r2, #24]
70005156:	4311      	orrs	r1, r2
70005158:	683a      	ldr	r2, [r7, #0]
7000515a:	69d2      	ldr	r2, [r2, #28]
7000515c:	4311      	orrs	r1, r2
7000515e:	683a      	ldr	r2, [r7, #0]
70005160:	6a12      	ldr	r2, [r2, #32]
70005162:	4311      	orrs	r1, r2
70005164:	683a      	ldr	r2, [r7, #0]
70005166:	6a52      	ldr	r2, [r2, #36]	@ 0x24
70005168:	430a      	orrs	r2, r1
7000516a:	431a      	orrs	r2, r3
7000516c:	687b      	ldr	r3, [r7, #4]
7000516e:	601a      	str	r2, [r3, #0]
70005170:	e026      	b.n	700051c0 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
70005172:	687b      	ldr	r3, [r7, #4]
70005174:	681b      	ldr	r3, [r3, #0]
70005176:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
7000517a:	683b      	ldr	r3, [r7, #0]
7000517c:	69d9      	ldr	r1, [r3, #28]
7000517e:	683b      	ldr	r3, [r7, #0]
70005180:	6a1b      	ldr	r3, [r3, #32]
70005182:	4319      	orrs	r1, r3
70005184:	683b      	ldr	r3, [r7, #0]
70005186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70005188:	430b      	orrs	r3, r1
7000518a:	431a      	orrs	r2, r3
7000518c:	687b      	ldr	r3, [r7, #4]
7000518e:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
70005190:	687b      	ldr	r3, [r7, #4]
70005192:	685a      	ldr	r2, [r3, #4]
70005194:	4b0e      	ldr	r3, [pc, #56]	@ (700051d0 <FMC_SDRAM_Init+0xb4>)
70005196:	4013      	ands	r3, r2
70005198:	683a      	ldr	r2, [r7, #0]
7000519a:	6851      	ldr	r1, [r2, #4]
7000519c:	683a      	ldr	r2, [r7, #0]
7000519e:	6892      	ldr	r2, [r2, #8]
700051a0:	4311      	orrs	r1, r2
700051a2:	683a      	ldr	r2, [r7, #0]
700051a4:	68d2      	ldr	r2, [r2, #12]
700051a6:	4311      	orrs	r1, r2
700051a8:	683a      	ldr	r2, [r7, #0]
700051aa:	6912      	ldr	r2, [r2, #16]
700051ac:	4311      	orrs	r1, r2
700051ae:	683a      	ldr	r2, [r7, #0]
700051b0:	6952      	ldr	r2, [r2, #20]
700051b2:	4311      	orrs	r1, r2
700051b4:	683a      	ldr	r2, [r7, #0]
700051b6:	6992      	ldr	r2, [r2, #24]
700051b8:	430a      	orrs	r2, r1
700051ba:	431a      	orrs	r2, r3
700051bc:	687b      	ldr	r3, [r7, #4]
700051be:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
700051c0:	2300      	movs	r3, #0
}
700051c2:	4618      	mov	r0, r3
700051c4:	370c      	adds	r7, #12
700051c6:	46bd      	mov	sp, r7
700051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
700051cc:	4770      	bx	lr
700051ce:	bf00      	nop
700051d0:	ffff8000 	.word	0xffff8000

700051d4 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
700051d4:	b480      	push	{r7}
700051d6:	b085      	sub	sp, #20
700051d8:	af00      	add	r7, sp, #0
700051da:	60f8      	str	r0, [r7, #12]
700051dc:	60b9      	str	r1, [r7, #8]
700051de:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
700051e0:	687b      	ldr	r3, [r7, #4]
700051e2:	2b00      	cmp	r3, #0
700051e4:	d128      	bne.n	70005238 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
700051e6:	68fb      	ldr	r3, [r7, #12]
700051e8:	689b      	ldr	r3, [r3, #8]
700051ea:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
700051ee:	68bb      	ldr	r3, [r7, #8]
700051f0:	681b      	ldr	r3, [r3, #0]
700051f2:	1e59      	subs	r1, r3, #1
700051f4:	68bb      	ldr	r3, [r7, #8]
700051f6:	685b      	ldr	r3, [r3, #4]
700051f8:	3b01      	subs	r3, #1
700051fa:	011b      	lsls	r3, r3, #4
700051fc:	4319      	orrs	r1, r3
700051fe:	68bb      	ldr	r3, [r7, #8]
70005200:	689b      	ldr	r3, [r3, #8]
70005202:	3b01      	subs	r3, #1
70005204:	021b      	lsls	r3, r3, #8
70005206:	4319      	orrs	r1, r3
70005208:	68bb      	ldr	r3, [r7, #8]
7000520a:	68db      	ldr	r3, [r3, #12]
7000520c:	3b01      	subs	r3, #1
7000520e:	031b      	lsls	r3, r3, #12
70005210:	4319      	orrs	r1, r3
70005212:	68bb      	ldr	r3, [r7, #8]
70005214:	691b      	ldr	r3, [r3, #16]
70005216:	3b01      	subs	r3, #1
70005218:	041b      	lsls	r3, r3, #16
7000521a:	4319      	orrs	r1, r3
7000521c:	68bb      	ldr	r3, [r7, #8]
7000521e:	695b      	ldr	r3, [r3, #20]
70005220:	3b01      	subs	r3, #1
70005222:	051b      	lsls	r3, r3, #20
70005224:	4319      	orrs	r1, r3
70005226:	68bb      	ldr	r3, [r7, #8]
70005228:	699b      	ldr	r3, [r3, #24]
7000522a:	3b01      	subs	r3, #1
7000522c:	061b      	lsls	r3, r3, #24
7000522e:	430b      	orrs	r3, r1
70005230:	431a      	orrs	r2, r3
70005232:	68fb      	ldr	r3, [r7, #12]
70005234:	609a      	str	r2, [r3, #8]
70005236:	e02d      	b.n	70005294 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
70005238:	68fb      	ldr	r3, [r7, #12]
7000523a:	689a      	ldr	r2, [r3, #8]
7000523c:	4b19      	ldr	r3, [pc, #100]	@ (700052a4 <FMC_SDRAM_Timing_Init+0xd0>)
7000523e:	4013      	ands	r3, r2
70005240:	68ba      	ldr	r2, [r7, #8]
70005242:	68d2      	ldr	r2, [r2, #12]
70005244:	3a01      	subs	r2, #1
70005246:	0311      	lsls	r1, r2, #12
70005248:	68ba      	ldr	r2, [r7, #8]
7000524a:	6952      	ldr	r2, [r2, #20]
7000524c:	3a01      	subs	r2, #1
7000524e:	0512      	lsls	r2, r2, #20
70005250:	430a      	orrs	r2, r1
70005252:	431a      	orrs	r2, r3
70005254:	68fb      	ldr	r3, [r7, #12]
70005256:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
70005258:	68fb      	ldr	r3, [r7, #12]
7000525a:	68db      	ldr	r3, [r3, #12]
7000525c:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
70005260:	68bb      	ldr	r3, [r7, #8]
70005262:	681b      	ldr	r3, [r3, #0]
70005264:	1e59      	subs	r1, r3, #1
70005266:	68bb      	ldr	r3, [r7, #8]
70005268:	685b      	ldr	r3, [r3, #4]
7000526a:	3b01      	subs	r3, #1
7000526c:	011b      	lsls	r3, r3, #4
7000526e:	4319      	orrs	r1, r3
70005270:	68bb      	ldr	r3, [r7, #8]
70005272:	689b      	ldr	r3, [r3, #8]
70005274:	3b01      	subs	r3, #1
70005276:	021b      	lsls	r3, r3, #8
70005278:	4319      	orrs	r1, r3
7000527a:	68bb      	ldr	r3, [r7, #8]
7000527c:	691b      	ldr	r3, [r3, #16]
7000527e:	3b01      	subs	r3, #1
70005280:	041b      	lsls	r3, r3, #16
70005282:	4319      	orrs	r1, r3
70005284:	68bb      	ldr	r3, [r7, #8]
70005286:	699b      	ldr	r3, [r3, #24]
70005288:	3b01      	subs	r3, #1
7000528a:	061b      	lsls	r3, r3, #24
7000528c:	430b      	orrs	r3, r1
7000528e:	431a      	orrs	r2, r3
70005290:	68fb      	ldr	r3, [r7, #12]
70005292:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
70005294:	2300      	movs	r3, #0
}
70005296:	4618      	mov	r0, r3
70005298:	3714      	adds	r7, #20
7000529a:	46bd      	mov	sp, r7
7000529c:	f85d 7b04 	ldr.w	r7, [sp], #4
700052a0:	4770      	bx	lr
700052a2:	bf00      	nop
700052a4:	ff0f0fff 	.word	0xff0f0fff

700052a8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
700052a8:	b480      	push	{r7}
700052aa:	b087      	sub	sp, #28
700052ac:	af00      	add	r7, sp, #0
700052ae:	60f8      	str	r0, [r7, #12]
700052b0:	60b9      	str	r1, [r7, #8]
700052b2:	4613      	mov	r3, r2
700052b4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
700052b6:	79fb      	ldrb	r3, [r7, #7]
700052b8:	2b02      	cmp	r3, #2
700052ba:	d165      	bne.n	70005388 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
700052bc:	68bb      	ldr	r3, [r7, #8]
700052be:	4a41      	ldr	r2, [pc, #260]	@ (700053c4 <USB_SetTurnaroundTime+0x11c>)
700052c0:	4293      	cmp	r3, r2
700052c2:	d906      	bls.n	700052d2 <USB_SetTurnaroundTime+0x2a>
700052c4:	68bb      	ldr	r3, [r7, #8]
700052c6:	4a40      	ldr	r2, [pc, #256]	@ (700053c8 <USB_SetTurnaroundTime+0x120>)
700052c8:	4293      	cmp	r3, r2
700052ca:	d202      	bcs.n	700052d2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
700052cc:	230f      	movs	r3, #15
700052ce:	617b      	str	r3, [r7, #20]
700052d0:	e062      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
700052d2:	68bb      	ldr	r3, [r7, #8]
700052d4:	4a3c      	ldr	r2, [pc, #240]	@ (700053c8 <USB_SetTurnaroundTime+0x120>)
700052d6:	4293      	cmp	r3, r2
700052d8:	d306      	bcc.n	700052e8 <USB_SetTurnaroundTime+0x40>
700052da:	68bb      	ldr	r3, [r7, #8]
700052dc:	4a3b      	ldr	r2, [pc, #236]	@ (700053cc <USB_SetTurnaroundTime+0x124>)
700052de:	4293      	cmp	r3, r2
700052e0:	d202      	bcs.n	700052e8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
700052e2:	230e      	movs	r3, #14
700052e4:	617b      	str	r3, [r7, #20]
700052e6:	e057      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
700052e8:	68bb      	ldr	r3, [r7, #8]
700052ea:	4a38      	ldr	r2, [pc, #224]	@ (700053cc <USB_SetTurnaroundTime+0x124>)
700052ec:	4293      	cmp	r3, r2
700052ee:	d306      	bcc.n	700052fe <USB_SetTurnaroundTime+0x56>
700052f0:	68bb      	ldr	r3, [r7, #8]
700052f2:	4a37      	ldr	r2, [pc, #220]	@ (700053d0 <USB_SetTurnaroundTime+0x128>)
700052f4:	4293      	cmp	r3, r2
700052f6:	d202      	bcs.n	700052fe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
700052f8:	230d      	movs	r3, #13
700052fa:	617b      	str	r3, [r7, #20]
700052fc:	e04c      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
700052fe:	68bb      	ldr	r3, [r7, #8]
70005300:	4a33      	ldr	r2, [pc, #204]	@ (700053d0 <USB_SetTurnaroundTime+0x128>)
70005302:	4293      	cmp	r3, r2
70005304:	d306      	bcc.n	70005314 <USB_SetTurnaroundTime+0x6c>
70005306:	68bb      	ldr	r3, [r7, #8]
70005308:	4a32      	ldr	r2, [pc, #200]	@ (700053d4 <USB_SetTurnaroundTime+0x12c>)
7000530a:	4293      	cmp	r3, r2
7000530c:	d802      	bhi.n	70005314 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
7000530e:	230c      	movs	r3, #12
70005310:	617b      	str	r3, [r7, #20]
70005312:	e041      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
70005314:	68bb      	ldr	r3, [r7, #8]
70005316:	4a2f      	ldr	r2, [pc, #188]	@ (700053d4 <USB_SetTurnaroundTime+0x12c>)
70005318:	4293      	cmp	r3, r2
7000531a:	d906      	bls.n	7000532a <USB_SetTurnaroundTime+0x82>
7000531c:	68bb      	ldr	r3, [r7, #8]
7000531e:	4a2e      	ldr	r2, [pc, #184]	@ (700053d8 <USB_SetTurnaroundTime+0x130>)
70005320:	4293      	cmp	r3, r2
70005322:	d802      	bhi.n	7000532a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
70005324:	230b      	movs	r3, #11
70005326:	617b      	str	r3, [r7, #20]
70005328:	e036      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
7000532a:	68bb      	ldr	r3, [r7, #8]
7000532c:	4a2a      	ldr	r2, [pc, #168]	@ (700053d8 <USB_SetTurnaroundTime+0x130>)
7000532e:	4293      	cmp	r3, r2
70005330:	d906      	bls.n	70005340 <USB_SetTurnaroundTime+0x98>
70005332:	68bb      	ldr	r3, [r7, #8]
70005334:	4a29      	ldr	r2, [pc, #164]	@ (700053dc <USB_SetTurnaroundTime+0x134>)
70005336:	4293      	cmp	r3, r2
70005338:	d802      	bhi.n	70005340 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
7000533a:	230a      	movs	r3, #10
7000533c:	617b      	str	r3, [r7, #20]
7000533e:	e02b      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
70005340:	68bb      	ldr	r3, [r7, #8]
70005342:	4a26      	ldr	r2, [pc, #152]	@ (700053dc <USB_SetTurnaroundTime+0x134>)
70005344:	4293      	cmp	r3, r2
70005346:	d906      	bls.n	70005356 <USB_SetTurnaroundTime+0xae>
70005348:	68bb      	ldr	r3, [r7, #8]
7000534a:	4a25      	ldr	r2, [pc, #148]	@ (700053e0 <USB_SetTurnaroundTime+0x138>)
7000534c:	4293      	cmp	r3, r2
7000534e:	d202      	bcs.n	70005356 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
70005350:	2309      	movs	r3, #9
70005352:	617b      	str	r3, [r7, #20]
70005354:	e020      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
70005356:	68bb      	ldr	r3, [r7, #8]
70005358:	4a21      	ldr	r2, [pc, #132]	@ (700053e0 <USB_SetTurnaroundTime+0x138>)
7000535a:	4293      	cmp	r3, r2
7000535c:	d306      	bcc.n	7000536c <USB_SetTurnaroundTime+0xc4>
7000535e:	68bb      	ldr	r3, [r7, #8]
70005360:	4a20      	ldr	r2, [pc, #128]	@ (700053e4 <USB_SetTurnaroundTime+0x13c>)
70005362:	4293      	cmp	r3, r2
70005364:	d802      	bhi.n	7000536c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
70005366:	2308      	movs	r3, #8
70005368:	617b      	str	r3, [r7, #20]
7000536a:	e015      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
7000536c:	68bb      	ldr	r3, [r7, #8]
7000536e:	4a1d      	ldr	r2, [pc, #116]	@ (700053e4 <USB_SetTurnaroundTime+0x13c>)
70005370:	4293      	cmp	r3, r2
70005372:	d906      	bls.n	70005382 <USB_SetTurnaroundTime+0xda>
70005374:	68bb      	ldr	r3, [r7, #8]
70005376:	4a1c      	ldr	r2, [pc, #112]	@ (700053e8 <USB_SetTurnaroundTime+0x140>)
70005378:	4293      	cmp	r3, r2
7000537a:	d202      	bcs.n	70005382 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
7000537c:	2307      	movs	r3, #7
7000537e:	617b      	str	r3, [r7, #20]
70005380:	e00a      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
70005382:	2306      	movs	r3, #6
70005384:	617b      	str	r3, [r7, #20]
70005386:	e007      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
70005388:	79fb      	ldrb	r3, [r7, #7]
7000538a:	2b00      	cmp	r3, #0
7000538c:	d102      	bne.n	70005394 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
7000538e:	2309      	movs	r3, #9
70005390:	617b      	str	r3, [r7, #20]
70005392:	e001      	b.n	70005398 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
70005394:	2309      	movs	r3, #9
70005396:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
70005398:	68fb      	ldr	r3, [r7, #12]
7000539a:	68db      	ldr	r3, [r3, #12]
7000539c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
700053a0:	68fb      	ldr	r3, [r7, #12]
700053a2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
700053a4:	68fb      	ldr	r3, [r7, #12]
700053a6:	68da      	ldr	r2, [r3, #12]
700053a8:	697b      	ldr	r3, [r7, #20]
700053aa:	029b      	lsls	r3, r3, #10
700053ac:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
700053b0:	431a      	orrs	r2, r3
700053b2:	68fb      	ldr	r3, [r7, #12]
700053b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
700053b6:	2300      	movs	r3, #0
}
700053b8:	4618      	mov	r0, r3
700053ba:	371c      	adds	r7, #28
700053bc:	46bd      	mov	sp, r7
700053be:	f85d 7b04 	ldr.w	r7, [sp], #4
700053c2:	4770      	bx	lr
700053c4:	00d8acbf 	.word	0x00d8acbf
700053c8:	00e4e1c0 	.word	0x00e4e1c0
700053cc:	00f42400 	.word	0x00f42400
700053d0:	01067380 	.word	0x01067380
700053d4:	011a499f 	.word	0x011a499f
700053d8:	01312cff 	.word	0x01312cff
700053dc:	014ca43f 	.word	0x014ca43f
700053e0:	016e3600 	.word	0x016e3600
700053e4:	01a6ab1f 	.word	0x01a6ab1f
700053e8:	01e84800 	.word	0x01e84800

700053ec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
700053ec:	b480      	push	{r7}
700053ee:	b083      	sub	sp, #12
700053f0:	af00      	add	r7, sp, #0
700053f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
700053f4:	687b      	ldr	r3, [r7, #4]
700053f6:	689b      	ldr	r3, [r3, #8]
700053f8:	f043 0201 	orr.w	r2, r3, #1
700053fc:	687b      	ldr	r3, [r7, #4]
700053fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
70005400:	2300      	movs	r3, #0
}
70005402:	4618      	mov	r0, r3
70005404:	370c      	adds	r7, #12
70005406:	46bd      	mov	sp, r7
70005408:	f85d 7b04 	ldr.w	r7, [sp], #4
7000540c:	4770      	bx	lr

7000540e <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
7000540e:	b480      	push	{r7}
70005410:	b085      	sub	sp, #20
70005412:	af00      	add	r7, sp, #0
70005414:	6078      	str	r0, [r7, #4]
70005416:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
70005418:	2300      	movs	r3, #0
7000541a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
7000541c:	68fb      	ldr	r3, [r7, #12]
7000541e:	3301      	adds	r3, #1
70005420:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
70005422:	68fb      	ldr	r3, [r7, #12]
70005424:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005428:	d901      	bls.n	7000542e <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
7000542a:	2303      	movs	r3, #3
7000542c:	e01b      	b.n	70005466 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
7000542e:	687b      	ldr	r3, [r7, #4]
70005430:	691b      	ldr	r3, [r3, #16]
70005432:	2b00      	cmp	r3, #0
70005434:	daf2      	bge.n	7000541c <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
70005436:	2300      	movs	r3, #0
70005438:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
7000543a:	683b      	ldr	r3, [r7, #0]
7000543c:	019b      	lsls	r3, r3, #6
7000543e:	f043 0220 	orr.w	r2, r3, #32
70005442:	687b      	ldr	r3, [r7, #4]
70005444:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
70005446:	68fb      	ldr	r3, [r7, #12]
70005448:	3301      	adds	r3, #1
7000544a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
7000544c:	68fb      	ldr	r3, [r7, #12]
7000544e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
70005452:	d901      	bls.n	70005458 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
70005454:	2303      	movs	r3, #3
70005456:	e006      	b.n	70005466 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
70005458:	687b      	ldr	r3, [r7, #4]
7000545a:	691b      	ldr	r3, [r3, #16]
7000545c:	f003 0320 	and.w	r3, r3, #32
70005460:	2b20      	cmp	r3, #32
70005462:	d0f0      	beq.n	70005446 <USB_FlushTxFifo+0x38>

  return HAL_OK;
70005464:	2300      	movs	r3, #0
}
70005466:	4618      	mov	r0, r3
70005468:	3714      	adds	r7, #20
7000546a:	46bd      	mov	sp, r7
7000546c:	f85d 7b04 	ldr.w	r7, [sp], #4
70005470:	4770      	bx	lr

70005472 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
70005472:	b480      	push	{r7}
70005474:	b087      	sub	sp, #28
70005476:	af00      	add	r7, sp, #0
70005478:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000547a:	687b      	ldr	r3, [r7, #4]
7000547c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
7000547e:	693b      	ldr	r3, [r7, #16]
70005480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005484:	689b      	ldr	r3, [r3, #8]
70005486:	f003 0306 	and.w	r3, r3, #6
7000548a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
7000548c:	68fb      	ldr	r3, [r7, #12]
7000548e:	2b00      	cmp	r3, #0
70005490:	d102      	bne.n	70005498 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
70005492:	2300      	movs	r3, #0
70005494:	75fb      	strb	r3, [r7, #23]
70005496:	e00a      	b.n	700054ae <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
70005498:	68fb      	ldr	r3, [r7, #12]
7000549a:	2b02      	cmp	r3, #2
7000549c:	d002      	beq.n	700054a4 <USB_GetDevSpeed+0x32>
7000549e:	68fb      	ldr	r3, [r7, #12]
700054a0:	2b06      	cmp	r3, #6
700054a2:	d102      	bne.n	700054aa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
700054a4:	2302      	movs	r3, #2
700054a6:	75fb      	strb	r3, [r7, #23]
700054a8:	e001      	b.n	700054ae <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
700054aa:	230f      	movs	r3, #15
700054ac:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
700054ae:	7dfb      	ldrb	r3, [r7, #23]
}
700054b0:	4618      	mov	r0, r3
700054b2:	371c      	adds	r7, #28
700054b4:	46bd      	mov	sp, r7
700054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
700054ba:	4770      	bx	lr

700054bc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
700054bc:	b480      	push	{r7}
700054be:	b085      	sub	sp, #20
700054c0:	af00      	add	r7, sp, #0
700054c2:	6078      	str	r0, [r7, #4]
700054c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
700054c6:	687b      	ldr	r3, [r7, #4]
700054c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
700054ca:	683b      	ldr	r3, [r7, #0]
700054cc:	781b      	ldrb	r3, [r3, #0]
700054ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
700054d0:	683b      	ldr	r3, [r7, #0]
700054d2:	785b      	ldrb	r3, [r3, #1]
700054d4:	2b01      	cmp	r3, #1
700054d6:	d139      	bne.n	7000554c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
700054d8:	68fb      	ldr	r3, [r7, #12]
700054da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700054de:	69da      	ldr	r2, [r3, #28]
700054e0:	683b      	ldr	r3, [r7, #0]
700054e2:	781b      	ldrb	r3, [r3, #0]
700054e4:	f003 030f 	and.w	r3, r3, #15
700054e8:	2101      	movs	r1, #1
700054ea:	fa01 f303 	lsl.w	r3, r1, r3
700054ee:	b29b      	uxth	r3, r3
700054f0:	68f9      	ldr	r1, [r7, #12]
700054f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
700054f6:	4313      	orrs	r3, r2
700054f8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
700054fa:	68bb      	ldr	r3, [r7, #8]
700054fc:	015a      	lsls	r2, r3, #5
700054fe:	68fb      	ldr	r3, [r7, #12]
70005500:	4413      	add	r3, r2
70005502:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005506:	681b      	ldr	r3, [r3, #0]
70005508:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
7000550c:	2b00      	cmp	r3, #0
7000550e:	d153      	bne.n	700055b8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
70005510:	68bb      	ldr	r3, [r7, #8]
70005512:	015a      	lsls	r2, r3, #5
70005514:	68fb      	ldr	r3, [r7, #12]
70005516:	4413      	add	r3, r2
70005518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000551c:	681a      	ldr	r2, [r3, #0]
7000551e:	683b      	ldr	r3, [r7, #0]
70005520:	689b      	ldr	r3, [r3, #8]
70005522:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
70005526:	683b      	ldr	r3, [r7, #0]
70005528:	791b      	ldrb	r3, [r3, #4]
7000552a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
7000552c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
7000552e:	68bb      	ldr	r3, [r7, #8]
70005530:	059b      	lsls	r3, r3, #22
70005532:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
70005534:	431a      	orrs	r2, r3
70005536:	68bb      	ldr	r3, [r7, #8]
70005538:	0159      	lsls	r1, r3, #5
7000553a:	68fb      	ldr	r3, [r7, #12]
7000553c:	440b      	add	r3, r1
7000553e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005542:	4619      	mov	r1, r3
70005544:	4b20      	ldr	r3, [pc, #128]	@ (700055c8 <USB_ActivateEndpoint+0x10c>)
70005546:	4313      	orrs	r3, r2
70005548:	600b      	str	r3, [r1, #0]
7000554a:	e035      	b.n	700055b8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
7000554c:	68fb      	ldr	r3, [r7, #12]
7000554e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005552:	69da      	ldr	r2, [r3, #28]
70005554:	683b      	ldr	r3, [r7, #0]
70005556:	781b      	ldrb	r3, [r3, #0]
70005558:	f003 030f 	and.w	r3, r3, #15
7000555c:	2101      	movs	r1, #1
7000555e:	fa01 f303 	lsl.w	r3, r1, r3
70005562:	041b      	lsls	r3, r3, #16
70005564:	68f9      	ldr	r1, [r7, #12]
70005566:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
7000556a:	4313      	orrs	r3, r2
7000556c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
7000556e:	68bb      	ldr	r3, [r7, #8]
70005570:	015a      	lsls	r2, r3, #5
70005572:	68fb      	ldr	r3, [r7, #12]
70005574:	4413      	add	r3, r2
70005576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000557a:	681b      	ldr	r3, [r3, #0]
7000557c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70005580:	2b00      	cmp	r3, #0
70005582:	d119      	bne.n	700055b8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
70005584:	68bb      	ldr	r3, [r7, #8]
70005586:	015a      	lsls	r2, r3, #5
70005588:	68fb      	ldr	r3, [r7, #12]
7000558a:	4413      	add	r3, r2
7000558c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005590:	681a      	ldr	r2, [r3, #0]
70005592:	683b      	ldr	r3, [r7, #0]
70005594:	689b      	ldr	r3, [r3, #8]
70005596:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
7000559a:	683b      	ldr	r3, [r7, #0]
7000559c:	791b      	ldrb	r3, [r3, #4]
7000559e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
700055a0:	430b      	orrs	r3, r1
700055a2:	431a      	orrs	r2, r3
700055a4:	68bb      	ldr	r3, [r7, #8]
700055a6:	0159      	lsls	r1, r3, #5
700055a8:	68fb      	ldr	r3, [r7, #12]
700055aa:	440b      	add	r3, r1
700055ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700055b0:	4619      	mov	r1, r3
700055b2:	4b05      	ldr	r3, [pc, #20]	@ (700055c8 <USB_ActivateEndpoint+0x10c>)
700055b4:	4313      	orrs	r3, r2
700055b6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
700055b8:	2300      	movs	r3, #0
}
700055ba:	4618      	mov	r0, r3
700055bc:	3714      	adds	r7, #20
700055be:	46bd      	mov	sp, r7
700055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
700055c4:	4770      	bx	lr
700055c6:	bf00      	nop
700055c8:	10008000 	.word	0x10008000

700055cc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
700055cc:	b480      	push	{r7}
700055ce:	b085      	sub	sp, #20
700055d0:	af00      	add	r7, sp, #0
700055d2:	6078      	str	r0, [r7, #4]
700055d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
700055d6:	687b      	ldr	r3, [r7, #4]
700055d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
700055da:	683b      	ldr	r3, [r7, #0]
700055dc:	781b      	ldrb	r3, [r3, #0]
700055de:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
700055e0:	683b      	ldr	r3, [r7, #0]
700055e2:	785b      	ldrb	r3, [r3, #1]
700055e4:	2b01      	cmp	r3, #1
700055e6:	d161      	bne.n	700056ac <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
700055e8:	68bb      	ldr	r3, [r7, #8]
700055ea:	015a      	lsls	r2, r3, #5
700055ec:	68fb      	ldr	r3, [r7, #12]
700055ee:	4413      	add	r3, r2
700055f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700055f4:	681b      	ldr	r3, [r3, #0]
700055f6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700055fa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700055fe:	d11f      	bne.n	70005640 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
70005600:	68bb      	ldr	r3, [r7, #8]
70005602:	015a      	lsls	r2, r3, #5
70005604:	68fb      	ldr	r3, [r7, #12]
70005606:	4413      	add	r3, r2
70005608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000560c:	681b      	ldr	r3, [r3, #0]
7000560e:	68ba      	ldr	r2, [r7, #8]
70005610:	0151      	lsls	r1, r2, #5
70005612:	68fa      	ldr	r2, [r7, #12]
70005614:	440a      	add	r2, r1
70005616:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000561a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
7000561e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
70005620:	68bb      	ldr	r3, [r7, #8]
70005622:	015a      	lsls	r2, r3, #5
70005624:	68fb      	ldr	r3, [r7, #12]
70005626:	4413      	add	r3, r2
70005628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000562c:	681b      	ldr	r3, [r3, #0]
7000562e:	68ba      	ldr	r2, [r7, #8]
70005630:	0151      	lsls	r1, r2, #5
70005632:	68fa      	ldr	r2, [r7, #12]
70005634:	440a      	add	r2, r1
70005636:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000563a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
7000563e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
70005640:	68fb      	ldr	r3, [r7, #12]
70005642:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005646:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70005648:	683b      	ldr	r3, [r7, #0]
7000564a:	781b      	ldrb	r3, [r3, #0]
7000564c:	f003 030f 	and.w	r3, r3, #15
70005650:	2101      	movs	r1, #1
70005652:	fa01 f303 	lsl.w	r3, r1, r3
70005656:	b29b      	uxth	r3, r3
70005658:	43db      	mvns	r3, r3
7000565a:	68f9      	ldr	r1, [r7, #12]
7000565c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005660:	4013      	ands	r3, r2
70005662:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
70005664:	68fb      	ldr	r3, [r7, #12]
70005666:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000566a:	69da      	ldr	r2, [r3, #28]
7000566c:	683b      	ldr	r3, [r7, #0]
7000566e:	781b      	ldrb	r3, [r3, #0]
70005670:	f003 030f 	and.w	r3, r3, #15
70005674:	2101      	movs	r1, #1
70005676:	fa01 f303 	lsl.w	r3, r1, r3
7000567a:	b29b      	uxth	r3, r3
7000567c:	43db      	mvns	r3, r3
7000567e:	68f9      	ldr	r1, [r7, #12]
70005680:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005684:	4013      	ands	r3, r2
70005686:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
70005688:	68bb      	ldr	r3, [r7, #8]
7000568a:	015a      	lsls	r2, r3, #5
7000568c:	68fb      	ldr	r3, [r7, #12]
7000568e:	4413      	add	r3, r2
70005690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005694:	681a      	ldr	r2, [r3, #0]
70005696:	68bb      	ldr	r3, [r7, #8]
70005698:	0159      	lsls	r1, r3, #5
7000569a:	68fb      	ldr	r3, [r7, #12]
7000569c:	440b      	add	r3, r1
7000569e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700056a2:	4619      	mov	r1, r3
700056a4:	4b35      	ldr	r3, [pc, #212]	@ (7000577c <USB_DeactivateEndpoint+0x1b0>)
700056a6:	4013      	ands	r3, r2
700056a8:	600b      	str	r3, [r1, #0]
700056aa:	e060      	b.n	7000576e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
700056ac:	68bb      	ldr	r3, [r7, #8]
700056ae:	015a      	lsls	r2, r3, #5
700056b0:	68fb      	ldr	r3, [r7, #12]
700056b2:	4413      	add	r3, r2
700056b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700056b8:	681b      	ldr	r3, [r3, #0]
700056ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
700056be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
700056c2:	d11f      	bne.n	70005704 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
700056c4:	68bb      	ldr	r3, [r7, #8]
700056c6:	015a      	lsls	r2, r3, #5
700056c8:	68fb      	ldr	r3, [r7, #12]
700056ca:	4413      	add	r3, r2
700056cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700056d0:	681b      	ldr	r3, [r3, #0]
700056d2:	68ba      	ldr	r2, [r7, #8]
700056d4:	0151      	lsls	r1, r2, #5
700056d6:	68fa      	ldr	r2, [r7, #12]
700056d8:	440a      	add	r2, r1
700056da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700056de:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
700056e2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
700056e4:	68bb      	ldr	r3, [r7, #8]
700056e6:	015a      	lsls	r2, r3, #5
700056e8:	68fb      	ldr	r3, [r7, #12]
700056ea:	4413      	add	r3, r2
700056ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700056f0:	681b      	ldr	r3, [r3, #0]
700056f2:	68ba      	ldr	r2, [r7, #8]
700056f4:	0151      	lsls	r1, r2, #5
700056f6:	68fa      	ldr	r2, [r7, #12]
700056f8:	440a      	add	r2, r1
700056fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700056fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70005702:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
70005704:	68fb      	ldr	r3, [r7, #12]
70005706:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000570a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
7000570c:	683b      	ldr	r3, [r7, #0]
7000570e:	781b      	ldrb	r3, [r3, #0]
70005710:	f003 030f 	and.w	r3, r3, #15
70005714:	2101      	movs	r1, #1
70005716:	fa01 f303 	lsl.w	r3, r1, r3
7000571a:	041b      	lsls	r3, r3, #16
7000571c:	43db      	mvns	r3, r3
7000571e:	68f9      	ldr	r1, [r7, #12]
70005720:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005724:	4013      	ands	r3, r2
70005726:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
70005728:	68fb      	ldr	r3, [r7, #12]
7000572a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000572e:	69da      	ldr	r2, [r3, #28]
70005730:	683b      	ldr	r3, [r7, #0]
70005732:	781b      	ldrb	r3, [r3, #0]
70005734:	f003 030f 	and.w	r3, r3, #15
70005738:	2101      	movs	r1, #1
7000573a:	fa01 f303 	lsl.w	r3, r1, r3
7000573e:	041b      	lsls	r3, r3, #16
70005740:	43db      	mvns	r3, r3
70005742:	68f9      	ldr	r1, [r7, #12]
70005744:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005748:	4013      	ands	r3, r2
7000574a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
7000574c:	68bb      	ldr	r3, [r7, #8]
7000574e:	015a      	lsls	r2, r3, #5
70005750:	68fb      	ldr	r3, [r7, #12]
70005752:	4413      	add	r3, r2
70005754:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005758:	681a      	ldr	r2, [r3, #0]
7000575a:	68bb      	ldr	r3, [r7, #8]
7000575c:	0159      	lsls	r1, r3, #5
7000575e:	68fb      	ldr	r3, [r7, #12]
70005760:	440b      	add	r3, r1
70005762:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005766:	4619      	mov	r1, r3
70005768:	4b05      	ldr	r3, [pc, #20]	@ (70005780 <USB_DeactivateEndpoint+0x1b4>)
7000576a:	4013      	ands	r3, r2
7000576c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
7000576e:	2300      	movs	r3, #0
}
70005770:	4618      	mov	r0, r3
70005772:	3714      	adds	r7, #20
70005774:	46bd      	mov	sp, r7
70005776:	f85d 7b04 	ldr.w	r7, [sp], #4
7000577a:	4770      	bx	lr
7000577c:	ec337800 	.word	0xec337800
70005780:	eff37800 	.word	0xeff37800

70005784 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
70005784:	b580      	push	{r7, lr}
70005786:	b08a      	sub	sp, #40	@ 0x28
70005788:	af02      	add	r7, sp, #8
7000578a:	60f8      	str	r0, [r7, #12]
7000578c:	60b9      	str	r1, [r7, #8]
7000578e:	4613      	mov	r3, r2
70005790:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005792:	68fb      	ldr	r3, [r7, #12]
70005794:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
70005796:	68bb      	ldr	r3, [r7, #8]
70005798:	781b      	ldrb	r3, [r3, #0]
7000579a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
7000579c:	68bb      	ldr	r3, [r7, #8]
7000579e:	785b      	ldrb	r3, [r3, #1]
700057a0:	2b01      	cmp	r3, #1
700057a2:	f040 8185 	bne.w	70005ab0 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
700057a6:	68bb      	ldr	r3, [r7, #8]
700057a8:	691b      	ldr	r3, [r3, #16]
700057aa:	2b00      	cmp	r3, #0
700057ac:	d132      	bne.n	70005814 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
700057ae:	69bb      	ldr	r3, [r7, #24]
700057b0:	015a      	lsls	r2, r3, #5
700057b2:	69fb      	ldr	r3, [r7, #28]
700057b4:	4413      	add	r3, r2
700057b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700057ba:	691a      	ldr	r2, [r3, #16]
700057bc:	69bb      	ldr	r3, [r7, #24]
700057be:	0159      	lsls	r1, r3, #5
700057c0:	69fb      	ldr	r3, [r7, #28]
700057c2:	440b      	add	r3, r1
700057c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700057c8:	4619      	mov	r1, r3
700057ca:	4ba7      	ldr	r3, [pc, #668]	@ (70005a68 <USB_EPStartXfer+0x2e4>)
700057cc:	4013      	ands	r3, r2
700057ce:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
700057d0:	69bb      	ldr	r3, [r7, #24]
700057d2:	015a      	lsls	r2, r3, #5
700057d4:	69fb      	ldr	r3, [r7, #28]
700057d6:	4413      	add	r3, r2
700057d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700057dc:	691b      	ldr	r3, [r3, #16]
700057de:	69ba      	ldr	r2, [r7, #24]
700057e0:	0151      	lsls	r1, r2, #5
700057e2:	69fa      	ldr	r2, [r7, #28]
700057e4:	440a      	add	r2, r1
700057e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700057ea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
700057ee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
700057f0:	69bb      	ldr	r3, [r7, #24]
700057f2:	015a      	lsls	r2, r3, #5
700057f4:	69fb      	ldr	r3, [r7, #28]
700057f6:	4413      	add	r3, r2
700057f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700057fc:	691a      	ldr	r2, [r3, #16]
700057fe:	69bb      	ldr	r3, [r7, #24]
70005800:	0159      	lsls	r1, r3, #5
70005802:	69fb      	ldr	r3, [r7, #28]
70005804:	440b      	add	r3, r1
70005806:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000580a:	4619      	mov	r1, r3
7000580c:	4b97      	ldr	r3, [pc, #604]	@ (70005a6c <USB_EPStartXfer+0x2e8>)
7000580e:	4013      	ands	r3, r2
70005810:	610b      	str	r3, [r1, #16]
70005812:	e097      	b.n	70005944 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
70005814:	69bb      	ldr	r3, [r7, #24]
70005816:	015a      	lsls	r2, r3, #5
70005818:	69fb      	ldr	r3, [r7, #28]
7000581a:	4413      	add	r3, r2
7000581c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005820:	691a      	ldr	r2, [r3, #16]
70005822:	69bb      	ldr	r3, [r7, #24]
70005824:	0159      	lsls	r1, r3, #5
70005826:	69fb      	ldr	r3, [r7, #28]
70005828:	440b      	add	r3, r1
7000582a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000582e:	4619      	mov	r1, r3
70005830:	4b8e      	ldr	r3, [pc, #568]	@ (70005a6c <USB_EPStartXfer+0x2e8>)
70005832:	4013      	ands	r3, r2
70005834:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
70005836:	69bb      	ldr	r3, [r7, #24]
70005838:	015a      	lsls	r2, r3, #5
7000583a:	69fb      	ldr	r3, [r7, #28]
7000583c:	4413      	add	r3, r2
7000583e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005842:	691a      	ldr	r2, [r3, #16]
70005844:	69bb      	ldr	r3, [r7, #24]
70005846:	0159      	lsls	r1, r3, #5
70005848:	69fb      	ldr	r3, [r7, #28]
7000584a:	440b      	add	r3, r1
7000584c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005850:	4619      	mov	r1, r3
70005852:	4b85      	ldr	r3, [pc, #532]	@ (70005a68 <USB_EPStartXfer+0x2e4>)
70005854:	4013      	ands	r3, r2
70005856:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
70005858:	69bb      	ldr	r3, [r7, #24]
7000585a:	2b00      	cmp	r3, #0
7000585c:	d11a      	bne.n	70005894 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
7000585e:	68bb      	ldr	r3, [r7, #8]
70005860:	691a      	ldr	r2, [r3, #16]
70005862:	68bb      	ldr	r3, [r7, #8]
70005864:	689b      	ldr	r3, [r3, #8]
70005866:	429a      	cmp	r2, r3
70005868:	d903      	bls.n	70005872 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
7000586a:	68bb      	ldr	r3, [r7, #8]
7000586c:	689a      	ldr	r2, [r3, #8]
7000586e:	68bb      	ldr	r3, [r7, #8]
70005870:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
70005872:	69bb      	ldr	r3, [r7, #24]
70005874:	015a      	lsls	r2, r3, #5
70005876:	69fb      	ldr	r3, [r7, #28]
70005878:	4413      	add	r3, r2
7000587a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000587e:	691b      	ldr	r3, [r3, #16]
70005880:	69ba      	ldr	r2, [r7, #24]
70005882:	0151      	lsls	r1, r2, #5
70005884:	69fa      	ldr	r2, [r7, #28]
70005886:	440a      	add	r2, r1
70005888:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000588c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005890:	6113      	str	r3, [r2, #16]
70005892:	e044      	b.n	7000591e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
70005894:	68bb      	ldr	r3, [r7, #8]
70005896:	691a      	ldr	r2, [r3, #16]
70005898:	68bb      	ldr	r3, [r7, #8]
7000589a:	689b      	ldr	r3, [r3, #8]
7000589c:	4413      	add	r3, r2
7000589e:	1e5a      	subs	r2, r3, #1
700058a0:	68bb      	ldr	r3, [r7, #8]
700058a2:	689b      	ldr	r3, [r3, #8]
700058a4:	fbb2 f3f3 	udiv	r3, r2, r3
700058a8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
700058aa:	69bb      	ldr	r3, [r7, #24]
700058ac:	015a      	lsls	r2, r3, #5
700058ae:	69fb      	ldr	r3, [r7, #28]
700058b0:	4413      	add	r3, r2
700058b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700058b6:	691a      	ldr	r2, [r3, #16]
700058b8:	8afb      	ldrh	r3, [r7, #22]
700058ba:	04d9      	lsls	r1, r3, #19
700058bc:	4b6c      	ldr	r3, [pc, #432]	@ (70005a70 <USB_EPStartXfer+0x2ec>)
700058be:	400b      	ands	r3, r1
700058c0:	69b9      	ldr	r1, [r7, #24]
700058c2:	0148      	lsls	r0, r1, #5
700058c4:	69f9      	ldr	r1, [r7, #28]
700058c6:	4401      	add	r1, r0
700058c8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
700058cc:	4313      	orrs	r3, r2
700058ce:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
700058d0:	68bb      	ldr	r3, [r7, #8]
700058d2:	791b      	ldrb	r3, [r3, #4]
700058d4:	2b01      	cmp	r3, #1
700058d6:	d122      	bne.n	7000591e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
700058d8:	69bb      	ldr	r3, [r7, #24]
700058da:	015a      	lsls	r2, r3, #5
700058dc:	69fb      	ldr	r3, [r7, #28]
700058de:	4413      	add	r3, r2
700058e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700058e4:	691b      	ldr	r3, [r3, #16]
700058e6:	69ba      	ldr	r2, [r7, #24]
700058e8:	0151      	lsls	r1, r2, #5
700058ea:	69fa      	ldr	r2, [r7, #28]
700058ec:	440a      	add	r2, r1
700058ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700058f2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
700058f6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
700058f8:	69bb      	ldr	r3, [r7, #24]
700058fa:	015a      	lsls	r2, r3, #5
700058fc:	69fb      	ldr	r3, [r7, #28]
700058fe:	4413      	add	r3, r2
70005900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005904:	691a      	ldr	r2, [r3, #16]
70005906:	8afb      	ldrh	r3, [r7, #22]
70005908:	075b      	lsls	r3, r3, #29
7000590a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
7000590e:	69b9      	ldr	r1, [r7, #24]
70005910:	0148      	lsls	r0, r1, #5
70005912:	69f9      	ldr	r1, [r7, #28]
70005914:	4401      	add	r1, r0
70005916:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
7000591a:	4313      	orrs	r3, r2
7000591c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
7000591e:	69bb      	ldr	r3, [r7, #24]
70005920:	015a      	lsls	r2, r3, #5
70005922:	69fb      	ldr	r3, [r7, #28]
70005924:	4413      	add	r3, r2
70005926:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000592a:	691a      	ldr	r2, [r3, #16]
7000592c:	68bb      	ldr	r3, [r7, #8]
7000592e:	691b      	ldr	r3, [r3, #16]
70005930:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005934:	69b9      	ldr	r1, [r7, #24]
70005936:	0148      	lsls	r0, r1, #5
70005938:	69f9      	ldr	r1, [r7, #28]
7000593a:	4401      	add	r1, r0
7000593c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
70005940:	4313      	orrs	r3, r2
70005942:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
70005944:	79fb      	ldrb	r3, [r7, #7]
70005946:	2b01      	cmp	r3, #1
70005948:	d14b      	bne.n	700059e2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
7000594a:	68bb      	ldr	r3, [r7, #8]
7000594c:	69db      	ldr	r3, [r3, #28]
7000594e:	2b00      	cmp	r3, #0
70005950:	d009      	beq.n	70005966 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
70005952:	69bb      	ldr	r3, [r7, #24]
70005954:	015a      	lsls	r2, r3, #5
70005956:	69fb      	ldr	r3, [r7, #28]
70005958:	4413      	add	r3, r2
7000595a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000595e:	461a      	mov	r2, r3
70005960:	68bb      	ldr	r3, [r7, #8]
70005962:	69db      	ldr	r3, [r3, #28]
70005964:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
70005966:	68bb      	ldr	r3, [r7, #8]
70005968:	791b      	ldrb	r3, [r3, #4]
7000596a:	2b01      	cmp	r3, #1
7000596c:	d128      	bne.n	700059c0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
7000596e:	69fb      	ldr	r3, [r7, #28]
70005970:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005974:	689b      	ldr	r3, [r3, #8]
70005976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000597a:	2b00      	cmp	r3, #0
7000597c:	d110      	bne.n	700059a0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
7000597e:	69bb      	ldr	r3, [r7, #24]
70005980:	015a      	lsls	r2, r3, #5
70005982:	69fb      	ldr	r3, [r7, #28]
70005984:	4413      	add	r3, r2
70005986:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
7000598a:	681b      	ldr	r3, [r3, #0]
7000598c:	69ba      	ldr	r2, [r7, #24]
7000598e:	0151      	lsls	r1, r2, #5
70005990:	69fa      	ldr	r2, [r7, #28]
70005992:	440a      	add	r2, r1
70005994:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005998:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000599c:	6013      	str	r3, [r2, #0]
7000599e:	e00f      	b.n	700059c0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
700059a0:	69bb      	ldr	r3, [r7, #24]
700059a2:	015a      	lsls	r2, r3, #5
700059a4:	69fb      	ldr	r3, [r7, #28]
700059a6:	4413      	add	r3, r2
700059a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700059ac:	681b      	ldr	r3, [r3, #0]
700059ae:	69ba      	ldr	r2, [r7, #24]
700059b0:	0151      	lsls	r1, r2, #5
700059b2:	69fa      	ldr	r2, [r7, #28]
700059b4:	440a      	add	r2, r1
700059b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700059ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700059be:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
700059c0:	69bb      	ldr	r3, [r7, #24]
700059c2:	015a      	lsls	r2, r3, #5
700059c4:	69fb      	ldr	r3, [r7, #28]
700059c6:	4413      	add	r3, r2
700059c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700059cc:	681b      	ldr	r3, [r3, #0]
700059ce:	69ba      	ldr	r2, [r7, #24]
700059d0:	0151      	lsls	r1, r2, #5
700059d2:	69fa      	ldr	r2, [r7, #28]
700059d4:	440a      	add	r2, r1
700059d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700059da:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
700059de:	6013      	str	r3, [r2, #0]
700059e0:	e169      	b.n	70005cb6 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
700059e2:	69bb      	ldr	r3, [r7, #24]
700059e4:	015a      	lsls	r2, r3, #5
700059e6:	69fb      	ldr	r3, [r7, #28]
700059e8:	4413      	add	r3, r2
700059ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700059ee:	681b      	ldr	r3, [r3, #0]
700059f0:	69ba      	ldr	r2, [r7, #24]
700059f2:	0151      	lsls	r1, r2, #5
700059f4:	69fa      	ldr	r2, [r7, #28]
700059f6:	440a      	add	r2, r1
700059f8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
700059fc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
70005a00:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
70005a02:	68bb      	ldr	r3, [r7, #8]
70005a04:	791b      	ldrb	r3, [r3, #4]
70005a06:	2b01      	cmp	r3, #1
70005a08:	d015      	beq.n	70005a36 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
70005a0a:	68bb      	ldr	r3, [r7, #8]
70005a0c:	691b      	ldr	r3, [r3, #16]
70005a0e:	2b00      	cmp	r3, #0
70005a10:	f000 8151 	beq.w	70005cb6 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
70005a14:	69fb      	ldr	r3, [r7, #28]
70005a16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005a1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70005a1c:	68bb      	ldr	r3, [r7, #8]
70005a1e:	781b      	ldrb	r3, [r3, #0]
70005a20:	f003 030f 	and.w	r3, r3, #15
70005a24:	2101      	movs	r1, #1
70005a26:	fa01 f303 	lsl.w	r3, r1, r3
70005a2a:	69f9      	ldr	r1, [r7, #28]
70005a2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
70005a30:	4313      	orrs	r3, r2
70005a32:	634b      	str	r3, [r1, #52]	@ 0x34
70005a34:	e13f      	b.n	70005cb6 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70005a36:	69fb      	ldr	r3, [r7, #28]
70005a38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005a3c:	689b      	ldr	r3, [r3, #8]
70005a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70005a42:	2b00      	cmp	r3, #0
70005a44:	d116      	bne.n	70005a74 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
70005a46:	69bb      	ldr	r3, [r7, #24]
70005a48:	015a      	lsls	r2, r3, #5
70005a4a:	69fb      	ldr	r3, [r7, #28]
70005a4c:	4413      	add	r3, r2
70005a4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005a52:	681b      	ldr	r3, [r3, #0]
70005a54:	69ba      	ldr	r2, [r7, #24]
70005a56:	0151      	lsls	r1, r2, #5
70005a58:	69fa      	ldr	r2, [r7, #28]
70005a5a:	440a      	add	r2, r1
70005a5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005a60:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005a64:	6013      	str	r3, [r2, #0]
70005a66:	e015      	b.n	70005a94 <USB_EPStartXfer+0x310>
70005a68:	e007ffff 	.word	0xe007ffff
70005a6c:	fff80000 	.word	0xfff80000
70005a70:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
70005a74:	69bb      	ldr	r3, [r7, #24]
70005a76:	015a      	lsls	r2, r3, #5
70005a78:	69fb      	ldr	r3, [r7, #28]
70005a7a:	4413      	add	r3, r2
70005a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005a80:	681b      	ldr	r3, [r3, #0]
70005a82:	69ba      	ldr	r2, [r7, #24]
70005a84:	0151      	lsls	r1, r2, #5
70005a86:	69fa      	ldr	r2, [r7, #28]
70005a88:	440a      	add	r2, r1
70005a8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005a92:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
70005a94:	68bb      	ldr	r3, [r7, #8]
70005a96:	68d9      	ldr	r1, [r3, #12]
70005a98:	68bb      	ldr	r3, [r7, #8]
70005a9a:	781a      	ldrb	r2, [r3, #0]
70005a9c:	68bb      	ldr	r3, [r7, #8]
70005a9e:	691b      	ldr	r3, [r3, #16]
70005aa0:	b298      	uxth	r0, r3
70005aa2:	79fb      	ldrb	r3, [r7, #7]
70005aa4:	9300      	str	r3, [sp, #0]
70005aa6:	4603      	mov	r3, r0
70005aa8:	68f8      	ldr	r0, [r7, #12]
70005aaa:	f000 f9b9 	bl	70005e20 <USB_WritePacket>
70005aae:	e102      	b.n	70005cb6 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
70005ab0:	69bb      	ldr	r3, [r7, #24]
70005ab2:	015a      	lsls	r2, r3, #5
70005ab4:	69fb      	ldr	r3, [r7, #28]
70005ab6:	4413      	add	r3, r2
70005ab8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005abc:	691a      	ldr	r2, [r3, #16]
70005abe:	69bb      	ldr	r3, [r7, #24]
70005ac0:	0159      	lsls	r1, r3, #5
70005ac2:	69fb      	ldr	r3, [r7, #28]
70005ac4:	440b      	add	r3, r1
70005ac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005aca:	4619      	mov	r1, r3
70005acc:	4b7c      	ldr	r3, [pc, #496]	@ (70005cc0 <USB_EPStartXfer+0x53c>)
70005ace:	4013      	ands	r3, r2
70005ad0:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
70005ad2:	69bb      	ldr	r3, [r7, #24]
70005ad4:	015a      	lsls	r2, r3, #5
70005ad6:	69fb      	ldr	r3, [r7, #28]
70005ad8:	4413      	add	r3, r2
70005ada:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005ade:	691a      	ldr	r2, [r3, #16]
70005ae0:	69bb      	ldr	r3, [r7, #24]
70005ae2:	0159      	lsls	r1, r3, #5
70005ae4:	69fb      	ldr	r3, [r7, #28]
70005ae6:	440b      	add	r3, r1
70005ae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005aec:	4619      	mov	r1, r3
70005aee:	4b75      	ldr	r3, [pc, #468]	@ (70005cc4 <USB_EPStartXfer+0x540>)
70005af0:	4013      	ands	r3, r2
70005af2:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
70005af4:	69bb      	ldr	r3, [r7, #24]
70005af6:	2b00      	cmp	r3, #0
70005af8:	d12f      	bne.n	70005b5a <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
70005afa:	68bb      	ldr	r3, [r7, #8]
70005afc:	691b      	ldr	r3, [r3, #16]
70005afe:	2b00      	cmp	r3, #0
70005b00:	d003      	beq.n	70005b0a <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
70005b02:	68bb      	ldr	r3, [r7, #8]
70005b04:	689a      	ldr	r2, [r3, #8]
70005b06:	68bb      	ldr	r3, [r7, #8]
70005b08:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
70005b0a:	68bb      	ldr	r3, [r7, #8]
70005b0c:	689a      	ldr	r2, [r3, #8]
70005b0e:	68bb      	ldr	r3, [r7, #8]
70005b10:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
70005b12:	69bb      	ldr	r3, [r7, #24]
70005b14:	015a      	lsls	r2, r3, #5
70005b16:	69fb      	ldr	r3, [r7, #28]
70005b18:	4413      	add	r3, r2
70005b1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b1e:	691a      	ldr	r2, [r3, #16]
70005b20:	68bb      	ldr	r3, [r7, #8]
70005b22:	6a1b      	ldr	r3, [r3, #32]
70005b24:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005b28:	69b9      	ldr	r1, [r7, #24]
70005b2a:	0148      	lsls	r0, r1, #5
70005b2c:	69f9      	ldr	r1, [r7, #28]
70005b2e:	4401      	add	r1, r0
70005b30:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70005b34:	4313      	orrs	r3, r2
70005b36:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70005b38:	69bb      	ldr	r3, [r7, #24]
70005b3a:	015a      	lsls	r2, r3, #5
70005b3c:	69fb      	ldr	r3, [r7, #28]
70005b3e:	4413      	add	r3, r2
70005b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b44:	691b      	ldr	r3, [r3, #16]
70005b46:	69ba      	ldr	r2, [r7, #24]
70005b48:	0151      	lsls	r1, r2, #5
70005b4a:	69fa      	ldr	r2, [r7, #28]
70005b4c:	440a      	add	r2, r1
70005b4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005b52:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005b56:	6113      	str	r3, [r2, #16]
70005b58:	e05f      	b.n	70005c1a <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
70005b5a:	68bb      	ldr	r3, [r7, #8]
70005b5c:	691b      	ldr	r3, [r3, #16]
70005b5e:	2b00      	cmp	r3, #0
70005b60:	d123      	bne.n	70005baa <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
70005b62:	69bb      	ldr	r3, [r7, #24]
70005b64:	015a      	lsls	r2, r3, #5
70005b66:	69fb      	ldr	r3, [r7, #28]
70005b68:	4413      	add	r3, r2
70005b6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b6e:	691a      	ldr	r2, [r3, #16]
70005b70:	68bb      	ldr	r3, [r7, #8]
70005b72:	689b      	ldr	r3, [r3, #8]
70005b74:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005b78:	69b9      	ldr	r1, [r7, #24]
70005b7a:	0148      	lsls	r0, r1, #5
70005b7c:	69f9      	ldr	r1, [r7, #28]
70005b7e:	4401      	add	r1, r0
70005b80:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70005b84:	4313      	orrs	r3, r2
70005b86:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70005b88:	69bb      	ldr	r3, [r7, #24]
70005b8a:	015a      	lsls	r2, r3, #5
70005b8c:	69fb      	ldr	r3, [r7, #28]
70005b8e:	4413      	add	r3, r2
70005b90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005b94:	691b      	ldr	r3, [r3, #16]
70005b96:	69ba      	ldr	r2, [r7, #24]
70005b98:	0151      	lsls	r1, r2, #5
70005b9a:	69fa      	ldr	r2, [r7, #28]
70005b9c:	440a      	add	r2, r1
70005b9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005ba2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70005ba6:	6113      	str	r3, [r2, #16]
70005ba8:	e037      	b.n	70005c1a <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
70005baa:	68bb      	ldr	r3, [r7, #8]
70005bac:	691a      	ldr	r2, [r3, #16]
70005bae:	68bb      	ldr	r3, [r7, #8]
70005bb0:	689b      	ldr	r3, [r3, #8]
70005bb2:	4413      	add	r3, r2
70005bb4:	1e5a      	subs	r2, r3, #1
70005bb6:	68bb      	ldr	r3, [r7, #8]
70005bb8:	689b      	ldr	r3, [r3, #8]
70005bba:	fbb2 f3f3 	udiv	r3, r2, r3
70005bbe:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
70005bc0:	68bb      	ldr	r3, [r7, #8]
70005bc2:	689b      	ldr	r3, [r3, #8]
70005bc4:	8afa      	ldrh	r2, [r7, #22]
70005bc6:	fb03 f202 	mul.w	r2, r3, r2
70005bca:	68bb      	ldr	r3, [r7, #8]
70005bcc:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
70005bce:	69bb      	ldr	r3, [r7, #24]
70005bd0:	015a      	lsls	r2, r3, #5
70005bd2:	69fb      	ldr	r3, [r7, #28]
70005bd4:	4413      	add	r3, r2
70005bd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005bda:	691a      	ldr	r2, [r3, #16]
70005bdc:	8afb      	ldrh	r3, [r7, #22]
70005bde:	04d9      	lsls	r1, r3, #19
70005be0:	4b39      	ldr	r3, [pc, #228]	@ (70005cc8 <USB_EPStartXfer+0x544>)
70005be2:	400b      	ands	r3, r1
70005be4:	69b9      	ldr	r1, [r7, #24]
70005be6:	0148      	lsls	r0, r1, #5
70005be8:	69f9      	ldr	r1, [r7, #28]
70005bea:	4401      	add	r1, r0
70005bec:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70005bf0:	4313      	orrs	r3, r2
70005bf2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
70005bf4:	69bb      	ldr	r3, [r7, #24]
70005bf6:	015a      	lsls	r2, r3, #5
70005bf8:	69fb      	ldr	r3, [r7, #28]
70005bfa:	4413      	add	r3, r2
70005bfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005c00:	691a      	ldr	r2, [r3, #16]
70005c02:	68bb      	ldr	r3, [r7, #8]
70005c04:	6a1b      	ldr	r3, [r3, #32]
70005c06:	f3c3 0312 	ubfx	r3, r3, #0, #19
70005c0a:	69b9      	ldr	r1, [r7, #24]
70005c0c:	0148      	lsls	r0, r1, #5
70005c0e:	69f9      	ldr	r1, [r7, #28]
70005c10:	4401      	add	r1, r0
70005c12:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
70005c16:	4313      	orrs	r3, r2
70005c18:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
70005c1a:	79fb      	ldrb	r3, [r7, #7]
70005c1c:	2b01      	cmp	r3, #1
70005c1e:	d10d      	bne.n	70005c3c <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
70005c20:	68bb      	ldr	r3, [r7, #8]
70005c22:	68db      	ldr	r3, [r3, #12]
70005c24:	2b00      	cmp	r3, #0
70005c26:	d009      	beq.n	70005c3c <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
70005c28:	68bb      	ldr	r3, [r7, #8]
70005c2a:	68d9      	ldr	r1, [r3, #12]
70005c2c:	69bb      	ldr	r3, [r7, #24]
70005c2e:	015a      	lsls	r2, r3, #5
70005c30:	69fb      	ldr	r3, [r7, #28]
70005c32:	4413      	add	r3, r2
70005c34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005c38:	460a      	mov	r2, r1
70005c3a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
70005c3c:	68bb      	ldr	r3, [r7, #8]
70005c3e:	791b      	ldrb	r3, [r3, #4]
70005c40:	2b01      	cmp	r3, #1
70005c42:	d128      	bne.n	70005c96 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
70005c44:	69fb      	ldr	r3, [r7, #28]
70005c46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70005c4a:	689b      	ldr	r3, [r3, #8]
70005c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70005c50:	2b00      	cmp	r3, #0
70005c52:	d110      	bne.n	70005c76 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
70005c54:	69bb      	ldr	r3, [r7, #24]
70005c56:	015a      	lsls	r2, r3, #5
70005c58:	69fb      	ldr	r3, [r7, #28]
70005c5a:	4413      	add	r3, r2
70005c5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005c60:	681b      	ldr	r3, [r3, #0]
70005c62:	69ba      	ldr	r2, [r7, #24]
70005c64:	0151      	lsls	r1, r2, #5
70005c66:	69fa      	ldr	r2, [r7, #28]
70005c68:	440a      	add	r2, r1
70005c6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005c6e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005c72:	6013      	str	r3, [r2, #0]
70005c74:	e00f      	b.n	70005c96 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
70005c76:	69bb      	ldr	r3, [r7, #24]
70005c78:	015a      	lsls	r2, r3, #5
70005c7a:	69fb      	ldr	r3, [r7, #28]
70005c7c:	4413      	add	r3, r2
70005c7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005c82:	681b      	ldr	r3, [r3, #0]
70005c84:	69ba      	ldr	r2, [r7, #24]
70005c86:	0151      	lsls	r1, r2, #5
70005c88:	69fa      	ldr	r2, [r7, #28]
70005c8a:	440a      	add	r2, r1
70005c8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005c90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005c94:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
70005c96:	69bb      	ldr	r3, [r7, #24]
70005c98:	015a      	lsls	r2, r3, #5
70005c9a:	69fb      	ldr	r3, [r7, #28]
70005c9c:	4413      	add	r3, r2
70005c9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005ca2:	681b      	ldr	r3, [r3, #0]
70005ca4:	69ba      	ldr	r2, [r7, #24]
70005ca6:	0151      	lsls	r1, r2, #5
70005ca8:	69fa      	ldr	r2, [r7, #28]
70005caa:	440a      	add	r2, r1
70005cac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005cb0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
70005cb4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
70005cb6:	2300      	movs	r3, #0
}
70005cb8:	4618      	mov	r0, r3
70005cba:	3720      	adds	r7, #32
70005cbc:	46bd      	mov	sp, r7
70005cbe:	bd80      	pop	{r7, pc}
70005cc0:	fff80000 	.word	0xfff80000
70005cc4:	e007ffff 	.word	0xe007ffff
70005cc8:	1ff80000 	.word	0x1ff80000

70005ccc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
70005ccc:	b480      	push	{r7}
70005cce:	b087      	sub	sp, #28
70005cd0:	af00      	add	r7, sp, #0
70005cd2:	6078      	str	r0, [r7, #4]
70005cd4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
70005cd6:	2300      	movs	r3, #0
70005cd8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
70005cda:	2300      	movs	r3, #0
70005cdc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005cde:	687b      	ldr	r3, [r7, #4]
70005ce0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
70005ce2:	683b      	ldr	r3, [r7, #0]
70005ce4:	785b      	ldrb	r3, [r3, #1]
70005ce6:	2b01      	cmp	r3, #1
70005ce8:	d14a      	bne.n	70005d80 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
70005cea:	683b      	ldr	r3, [r7, #0]
70005cec:	781b      	ldrb	r3, [r3, #0]
70005cee:	015a      	lsls	r2, r3, #5
70005cf0:	693b      	ldr	r3, [r7, #16]
70005cf2:	4413      	add	r3, r2
70005cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005cf8:	681b      	ldr	r3, [r3, #0]
70005cfa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005cfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005d02:	f040 8086 	bne.w	70005e12 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
70005d06:	683b      	ldr	r3, [r7, #0]
70005d08:	781b      	ldrb	r3, [r3, #0]
70005d0a:	015a      	lsls	r2, r3, #5
70005d0c:	693b      	ldr	r3, [r7, #16]
70005d0e:	4413      	add	r3, r2
70005d10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d14:	681b      	ldr	r3, [r3, #0]
70005d16:	683a      	ldr	r2, [r7, #0]
70005d18:	7812      	ldrb	r2, [r2, #0]
70005d1a:	0151      	lsls	r1, r2, #5
70005d1c:	693a      	ldr	r2, [r7, #16]
70005d1e:	440a      	add	r2, r1
70005d20:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005d24:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005d28:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
70005d2a:	683b      	ldr	r3, [r7, #0]
70005d2c:	781b      	ldrb	r3, [r3, #0]
70005d2e:	015a      	lsls	r2, r3, #5
70005d30:	693b      	ldr	r3, [r7, #16]
70005d32:	4413      	add	r3, r2
70005d34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d38:	681b      	ldr	r3, [r3, #0]
70005d3a:	683a      	ldr	r2, [r7, #0]
70005d3c:	7812      	ldrb	r2, [r2, #0]
70005d3e:	0151      	lsls	r1, r2, #5
70005d40:	693a      	ldr	r2, [r7, #16]
70005d42:	440a      	add	r2, r1
70005d44:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005d48:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70005d4c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
70005d4e:	68fb      	ldr	r3, [r7, #12]
70005d50:	3301      	adds	r3, #1
70005d52:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
70005d54:	68fb      	ldr	r3, [r7, #12]
70005d56:	f242 7210 	movw	r2, #10000	@ 0x2710
70005d5a:	4293      	cmp	r3, r2
70005d5c:	d902      	bls.n	70005d64 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
70005d5e:	2301      	movs	r3, #1
70005d60:	75fb      	strb	r3, [r7, #23]
          break;
70005d62:	e056      	b.n	70005e12 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
70005d64:	683b      	ldr	r3, [r7, #0]
70005d66:	781b      	ldrb	r3, [r3, #0]
70005d68:	015a      	lsls	r2, r3, #5
70005d6a:	693b      	ldr	r3, [r7, #16]
70005d6c:	4413      	add	r3, r2
70005d6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005d72:	681b      	ldr	r3, [r3, #0]
70005d74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005d78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005d7c:	d0e7      	beq.n	70005d4e <USB_EPStopXfer+0x82>
70005d7e:	e048      	b.n	70005e12 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70005d80:	683b      	ldr	r3, [r7, #0]
70005d82:	781b      	ldrb	r3, [r3, #0]
70005d84:	015a      	lsls	r2, r3, #5
70005d86:	693b      	ldr	r3, [r7, #16]
70005d88:	4413      	add	r3, r2
70005d8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005d8e:	681b      	ldr	r3, [r3, #0]
70005d90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005d94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005d98:	d13b      	bne.n	70005e12 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
70005d9a:	683b      	ldr	r3, [r7, #0]
70005d9c:	781b      	ldrb	r3, [r3, #0]
70005d9e:	015a      	lsls	r2, r3, #5
70005da0:	693b      	ldr	r3, [r7, #16]
70005da2:	4413      	add	r3, r2
70005da4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005da8:	681b      	ldr	r3, [r3, #0]
70005daa:	683a      	ldr	r2, [r7, #0]
70005dac:	7812      	ldrb	r2, [r2, #0]
70005dae:	0151      	lsls	r1, r2, #5
70005db0:	693a      	ldr	r2, [r7, #16]
70005db2:	440a      	add	r2, r1
70005db4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005db8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005dbc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
70005dbe:	683b      	ldr	r3, [r7, #0]
70005dc0:	781b      	ldrb	r3, [r3, #0]
70005dc2:	015a      	lsls	r2, r3, #5
70005dc4:	693b      	ldr	r3, [r7, #16]
70005dc6:	4413      	add	r3, r2
70005dc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005dcc:	681b      	ldr	r3, [r3, #0]
70005dce:	683a      	ldr	r2, [r7, #0]
70005dd0:	7812      	ldrb	r2, [r2, #0]
70005dd2:	0151      	lsls	r1, r2, #5
70005dd4:	693a      	ldr	r2, [r7, #16]
70005dd6:	440a      	add	r2, r1
70005dd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005ddc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70005de0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
70005de2:	68fb      	ldr	r3, [r7, #12]
70005de4:	3301      	adds	r3, #1
70005de6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
70005de8:	68fb      	ldr	r3, [r7, #12]
70005dea:	f242 7210 	movw	r2, #10000	@ 0x2710
70005dee:	4293      	cmp	r3, r2
70005df0:	d902      	bls.n	70005df8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
70005df2:	2301      	movs	r3, #1
70005df4:	75fb      	strb	r3, [r7, #23]
          break;
70005df6:	e00c      	b.n	70005e12 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
70005df8:	683b      	ldr	r3, [r7, #0]
70005dfa:	781b      	ldrb	r3, [r3, #0]
70005dfc:	015a      	lsls	r2, r3, #5
70005dfe:	693b      	ldr	r3, [r7, #16]
70005e00:	4413      	add	r3, r2
70005e02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005e06:	681b      	ldr	r3, [r3, #0]
70005e08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
70005e0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005e10:	d0e7      	beq.n	70005de2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
70005e12:	7dfb      	ldrb	r3, [r7, #23]
}
70005e14:	4618      	mov	r0, r3
70005e16:	371c      	adds	r7, #28
70005e18:	46bd      	mov	sp, r7
70005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
70005e1e:	4770      	bx	lr

70005e20 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
70005e20:	b480      	push	{r7}
70005e22:	b089      	sub	sp, #36	@ 0x24
70005e24:	af00      	add	r7, sp, #0
70005e26:	60f8      	str	r0, [r7, #12]
70005e28:	60b9      	str	r1, [r7, #8]
70005e2a:	4611      	mov	r1, r2
70005e2c:	461a      	mov	r2, r3
70005e2e:	460b      	mov	r3, r1
70005e30:	71fb      	strb	r3, [r7, #7]
70005e32:	4613      	mov	r3, r2
70005e34:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005e36:	68fb      	ldr	r3, [r7, #12]
70005e38:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
70005e3a:	68bb      	ldr	r3, [r7, #8]
70005e3c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
70005e3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
70005e42:	2b00      	cmp	r3, #0
70005e44:	d123      	bne.n	70005e8e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
70005e46:	88bb      	ldrh	r3, [r7, #4]
70005e48:	3303      	adds	r3, #3
70005e4a:	089b      	lsrs	r3, r3, #2
70005e4c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
70005e4e:	2300      	movs	r3, #0
70005e50:	61bb      	str	r3, [r7, #24]
70005e52:	e018      	b.n	70005e86 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
70005e54:	79fb      	ldrb	r3, [r7, #7]
70005e56:	031a      	lsls	r2, r3, #12
70005e58:	697b      	ldr	r3, [r7, #20]
70005e5a:	4413      	add	r3, r2
70005e5c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
70005e60:	461a      	mov	r2, r3
70005e62:	69fb      	ldr	r3, [r7, #28]
70005e64:	681b      	ldr	r3, [r3, #0]
70005e66:	6013      	str	r3, [r2, #0]
      pSrc++;
70005e68:	69fb      	ldr	r3, [r7, #28]
70005e6a:	3301      	adds	r3, #1
70005e6c:	61fb      	str	r3, [r7, #28]
      pSrc++;
70005e6e:	69fb      	ldr	r3, [r7, #28]
70005e70:	3301      	adds	r3, #1
70005e72:	61fb      	str	r3, [r7, #28]
      pSrc++;
70005e74:	69fb      	ldr	r3, [r7, #28]
70005e76:	3301      	adds	r3, #1
70005e78:	61fb      	str	r3, [r7, #28]
      pSrc++;
70005e7a:	69fb      	ldr	r3, [r7, #28]
70005e7c:	3301      	adds	r3, #1
70005e7e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
70005e80:	69bb      	ldr	r3, [r7, #24]
70005e82:	3301      	adds	r3, #1
70005e84:	61bb      	str	r3, [r7, #24]
70005e86:	69ba      	ldr	r2, [r7, #24]
70005e88:	693b      	ldr	r3, [r7, #16]
70005e8a:	429a      	cmp	r2, r3
70005e8c:	d3e2      	bcc.n	70005e54 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
70005e8e:	2300      	movs	r3, #0
}
70005e90:	4618      	mov	r0, r3
70005e92:	3724      	adds	r7, #36	@ 0x24
70005e94:	46bd      	mov	sp, r7
70005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
70005e9a:	4770      	bx	lr

70005e9c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
70005e9c:	b480      	push	{r7}
70005e9e:	b08b      	sub	sp, #44	@ 0x2c
70005ea0:	af00      	add	r7, sp, #0
70005ea2:	60f8      	str	r0, [r7, #12]
70005ea4:	60b9      	str	r1, [r7, #8]
70005ea6:	4613      	mov	r3, r2
70005ea8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005eaa:	68fb      	ldr	r3, [r7, #12]
70005eac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
70005eae:	68bb      	ldr	r3, [r7, #8]
70005eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
70005eb2:	88fb      	ldrh	r3, [r7, #6]
70005eb4:	089b      	lsrs	r3, r3, #2
70005eb6:	b29b      	uxth	r3, r3
70005eb8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
70005eba:	88fb      	ldrh	r3, [r7, #6]
70005ebc:	f003 0303 	and.w	r3, r3, #3
70005ec0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
70005ec2:	2300      	movs	r3, #0
70005ec4:	623b      	str	r3, [r7, #32]
70005ec6:	e014      	b.n	70005ef2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
70005ec8:	69bb      	ldr	r3, [r7, #24]
70005eca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
70005ece:	681a      	ldr	r2, [r3, #0]
70005ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70005ed2:	601a      	str	r2, [r3, #0]
    pDest++;
70005ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70005ed6:	3301      	adds	r3, #1
70005ed8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
70005eda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70005edc:	3301      	adds	r3, #1
70005ede:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
70005ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70005ee2:	3301      	adds	r3, #1
70005ee4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
70005ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70005ee8:	3301      	adds	r3, #1
70005eea:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
70005eec:	6a3b      	ldr	r3, [r7, #32]
70005eee:	3301      	adds	r3, #1
70005ef0:	623b      	str	r3, [r7, #32]
70005ef2:	6a3a      	ldr	r2, [r7, #32]
70005ef4:	697b      	ldr	r3, [r7, #20]
70005ef6:	429a      	cmp	r2, r3
70005ef8:	d3e6      	bcc.n	70005ec8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
70005efa:	8bfb      	ldrh	r3, [r7, #30]
70005efc:	2b00      	cmp	r3, #0
70005efe:	d01e      	beq.n	70005f3e <USB_ReadPacket+0xa2>
  {
    i = 0U;
70005f00:	2300      	movs	r3, #0
70005f02:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
70005f04:	69bb      	ldr	r3, [r7, #24]
70005f06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
70005f0a:	461a      	mov	r2, r3
70005f0c:	f107 0310 	add.w	r3, r7, #16
70005f10:	6812      	ldr	r2, [r2, #0]
70005f12:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
70005f14:	693a      	ldr	r2, [r7, #16]
70005f16:	6a3b      	ldr	r3, [r7, #32]
70005f18:	b2db      	uxtb	r3, r3
70005f1a:	00db      	lsls	r3, r3, #3
70005f1c:	fa22 f303 	lsr.w	r3, r2, r3
70005f20:	b2da      	uxtb	r2, r3
70005f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70005f24:	701a      	strb	r2, [r3, #0]
      i++;
70005f26:	6a3b      	ldr	r3, [r7, #32]
70005f28:	3301      	adds	r3, #1
70005f2a:	623b      	str	r3, [r7, #32]
      pDest++;
70005f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70005f2e:	3301      	adds	r3, #1
70005f30:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
70005f32:	8bfb      	ldrh	r3, [r7, #30]
70005f34:	3b01      	subs	r3, #1
70005f36:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
70005f38:	8bfb      	ldrh	r3, [r7, #30]
70005f3a:	2b00      	cmp	r3, #0
70005f3c:	d1ea      	bne.n	70005f14 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
70005f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
70005f40:	4618      	mov	r0, r3
70005f42:	372c      	adds	r7, #44	@ 0x2c
70005f44:	46bd      	mov	sp, r7
70005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
70005f4a:	4770      	bx	lr

70005f4c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70005f4c:	b480      	push	{r7}
70005f4e:	b085      	sub	sp, #20
70005f50:	af00      	add	r7, sp, #0
70005f52:	6078      	str	r0, [r7, #4]
70005f54:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
70005f56:	687b      	ldr	r3, [r7, #4]
70005f58:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70005f5a:	683b      	ldr	r3, [r7, #0]
70005f5c:	781b      	ldrb	r3, [r3, #0]
70005f5e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
70005f60:	683b      	ldr	r3, [r7, #0]
70005f62:	785b      	ldrb	r3, [r3, #1]
70005f64:	2b01      	cmp	r3, #1
70005f66:	d12c      	bne.n	70005fc2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
70005f68:	68bb      	ldr	r3, [r7, #8]
70005f6a:	015a      	lsls	r2, r3, #5
70005f6c:	68fb      	ldr	r3, [r7, #12]
70005f6e:	4413      	add	r3, r2
70005f70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005f74:	681b      	ldr	r3, [r3, #0]
70005f76:	2b00      	cmp	r3, #0
70005f78:	db12      	blt.n	70005fa0 <USB_EPSetStall+0x54>
70005f7a:	68bb      	ldr	r3, [r7, #8]
70005f7c:	2b00      	cmp	r3, #0
70005f7e:	d00f      	beq.n	70005fa0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
70005f80:	68bb      	ldr	r3, [r7, #8]
70005f82:	015a      	lsls	r2, r3, #5
70005f84:	68fb      	ldr	r3, [r7, #12]
70005f86:	4413      	add	r3, r2
70005f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005f8c:	681b      	ldr	r3, [r3, #0]
70005f8e:	68ba      	ldr	r2, [r7, #8]
70005f90:	0151      	lsls	r1, r2, #5
70005f92:	68fa      	ldr	r2, [r7, #12]
70005f94:	440a      	add	r2, r1
70005f96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005f9a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
70005f9e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
70005fa0:	68bb      	ldr	r3, [r7, #8]
70005fa2:	015a      	lsls	r2, r3, #5
70005fa4:	68fb      	ldr	r3, [r7, #12]
70005fa6:	4413      	add	r3, r2
70005fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70005fac:	681b      	ldr	r3, [r3, #0]
70005fae:	68ba      	ldr	r2, [r7, #8]
70005fb0:	0151      	lsls	r1, r2, #5
70005fb2:	68fa      	ldr	r2, [r7, #12]
70005fb4:	440a      	add	r2, r1
70005fb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
70005fba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
70005fbe:	6013      	str	r3, [r2, #0]
70005fc0:	e02b      	b.n	7000601a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
70005fc2:	68bb      	ldr	r3, [r7, #8]
70005fc4:	015a      	lsls	r2, r3, #5
70005fc6:	68fb      	ldr	r3, [r7, #12]
70005fc8:	4413      	add	r3, r2
70005fca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005fce:	681b      	ldr	r3, [r3, #0]
70005fd0:	2b00      	cmp	r3, #0
70005fd2:	db12      	blt.n	70005ffa <USB_EPSetStall+0xae>
70005fd4:	68bb      	ldr	r3, [r7, #8]
70005fd6:	2b00      	cmp	r3, #0
70005fd8:	d00f      	beq.n	70005ffa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
70005fda:	68bb      	ldr	r3, [r7, #8]
70005fdc:	015a      	lsls	r2, r3, #5
70005fde:	68fb      	ldr	r3, [r7, #12]
70005fe0:	4413      	add	r3, r2
70005fe2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70005fe6:	681b      	ldr	r3, [r3, #0]
70005fe8:	68ba      	ldr	r2, [r7, #8]
70005fea:	0151      	lsls	r1, r2, #5
70005fec:	68fa      	ldr	r2, [r7, #12]
70005fee:	440a      	add	r2, r1
70005ff0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70005ff4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
70005ff8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
70005ffa:	68bb      	ldr	r3, [r7, #8]
70005ffc:	015a      	lsls	r2, r3, #5
70005ffe:	68fb      	ldr	r3, [r7, #12]
70006000:	4413      	add	r3, r2
70006002:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006006:	681b      	ldr	r3, [r3, #0]
70006008:	68ba      	ldr	r2, [r7, #8]
7000600a:	0151      	lsls	r1, r2, #5
7000600c:	68fa      	ldr	r2, [r7, #12]
7000600e:	440a      	add	r2, r1
70006010:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006014:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
70006018:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
7000601a:	2300      	movs	r3, #0
}
7000601c:	4618      	mov	r0, r3
7000601e:	3714      	adds	r7, #20
70006020:	46bd      	mov	sp, r7
70006022:	f85d 7b04 	ldr.w	r7, [sp], #4
70006026:	4770      	bx	lr

70006028 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
70006028:	b480      	push	{r7}
7000602a:	b085      	sub	sp, #20
7000602c:	af00      	add	r7, sp, #0
7000602e:	6078      	str	r0, [r7, #4]
70006030:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006032:	687b      	ldr	r3, [r7, #4]
70006034:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
70006036:	683b      	ldr	r3, [r7, #0]
70006038:	781b      	ldrb	r3, [r3, #0]
7000603a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
7000603c:	683b      	ldr	r3, [r7, #0]
7000603e:	785b      	ldrb	r3, [r3, #1]
70006040:	2b01      	cmp	r3, #1
70006042:	d128      	bne.n	70006096 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
70006044:	68bb      	ldr	r3, [r7, #8]
70006046:	015a      	lsls	r2, r3, #5
70006048:	68fb      	ldr	r3, [r7, #12]
7000604a:	4413      	add	r3, r2
7000604c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006050:	681b      	ldr	r3, [r3, #0]
70006052:	68ba      	ldr	r2, [r7, #8]
70006054:	0151      	lsls	r1, r2, #5
70006056:	68fa      	ldr	r2, [r7, #12]
70006058:	440a      	add	r2, r1
7000605a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000605e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
70006062:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
70006064:	683b      	ldr	r3, [r7, #0]
70006066:	791b      	ldrb	r3, [r3, #4]
70006068:	2b03      	cmp	r3, #3
7000606a:	d003      	beq.n	70006074 <USB_EPClearStall+0x4c>
7000606c:	683b      	ldr	r3, [r7, #0]
7000606e:	791b      	ldrb	r3, [r3, #4]
70006070:	2b02      	cmp	r3, #2
70006072:	d138      	bne.n	700060e6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
70006074:	68bb      	ldr	r3, [r7, #8]
70006076:	015a      	lsls	r2, r3, #5
70006078:	68fb      	ldr	r3, [r7, #12]
7000607a:	4413      	add	r3, r2
7000607c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006080:	681b      	ldr	r3, [r3, #0]
70006082:	68ba      	ldr	r2, [r7, #8]
70006084:	0151      	lsls	r1, r2, #5
70006086:	68fa      	ldr	r2, [r7, #12]
70006088:	440a      	add	r2, r1
7000608a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
7000608e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70006092:	6013      	str	r3, [r2, #0]
70006094:	e027      	b.n	700060e6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
70006096:	68bb      	ldr	r3, [r7, #8]
70006098:	015a      	lsls	r2, r3, #5
7000609a:	68fb      	ldr	r3, [r7, #12]
7000609c:	4413      	add	r3, r2
7000609e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700060a2:	681b      	ldr	r3, [r3, #0]
700060a4:	68ba      	ldr	r2, [r7, #8]
700060a6:	0151      	lsls	r1, r2, #5
700060a8:	68fa      	ldr	r2, [r7, #12]
700060aa:	440a      	add	r2, r1
700060ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700060b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
700060b4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
700060b6:	683b      	ldr	r3, [r7, #0]
700060b8:	791b      	ldrb	r3, [r3, #4]
700060ba:	2b03      	cmp	r3, #3
700060bc:	d003      	beq.n	700060c6 <USB_EPClearStall+0x9e>
700060be:	683b      	ldr	r3, [r7, #0]
700060c0:	791b      	ldrb	r3, [r3, #4]
700060c2:	2b02      	cmp	r3, #2
700060c4:	d10f      	bne.n	700060e6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
700060c6:	68bb      	ldr	r3, [r7, #8]
700060c8:	015a      	lsls	r2, r3, #5
700060ca:	68fb      	ldr	r3, [r7, #12]
700060cc:	4413      	add	r3, r2
700060ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700060d2:	681b      	ldr	r3, [r3, #0]
700060d4:	68ba      	ldr	r2, [r7, #8]
700060d6:	0151      	lsls	r1, r2, #5
700060d8:	68fa      	ldr	r2, [r7, #12]
700060da:	440a      	add	r2, r1
700060dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700060e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700060e4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
700060e6:	2300      	movs	r3, #0
}
700060e8:	4618      	mov	r0, r3
700060ea:	3714      	adds	r7, #20
700060ec:	46bd      	mov	sp, r7
700060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
700060f2:	4770      	bx	lr

700060f4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
700060f4:	b480      	push	{r7}
700060f6:	b085      	sub	sp, #20
700060f8:	af00      	add	r7, sp, #0
700060fa:	6078      	str	r0, [r7, #4]
700060fc:	460b      	mov	r3, r1
700060fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006100:	687b      	ldr	r3, [r7, #4]
70006102:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
70006104:	68fb      	ldr	r3, [r7, #12]
70006106:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000610a:	681b      	ldr	r3, [r3, #0]
7000610c:	68fa      	ldr	r2, [r7, #12]
7000610e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
70006112:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
70006116:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
70006118:	68fb      	ldr	r3, [r7, #12]
7000611a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000611e:	681a      	ldr	r2, [r3, #0]
70006120:	78fb      	ldrb	r3, [r7, #3]
70006122:	011b      	lsls	r3, r3, #4
70006124:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
70006128:	68f9      	ldr	r1, [r7, #12]
7000612a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
7000612e:	4313      	orrs	r3, r2
70006130:	600b      	str	r3, [r1, #0]

  return HAL_OK;
70006132:	2300      	movs	r3, #0
}
70006134:	4618      	mov	r0, r3
70006136:	3714      	adds	r7, #20
70006138:	46bd      	mov	sp, r7
7000613a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000613e:	4770      	bx	lr

70006140 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
70006140:	b480      	push	{r7}
70006142:	b085      	sub	sp, #20
70006144:	af00      	add	r7, sp, #0
70006146:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006148:	687b      	ldr	r3, [r7, #4]
7000614a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
7000614c:	68fb      	ldr	r3, [r7, #12]
7000614e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
70006152:	681b      	ldr	r3, [r3, #0]
70006154:	68fa      	ldr	r2, [r7, #12]
70006156:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
7000615a:	f023 0303 	bic.w	r3, r3, #3
7000615e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
70006160:	68fb      	ldr	r3, [r7, #12]
70006162:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006166:	685b      	ldr	r3, [r3, #4]
70006168:	68fa      	ldr	r2, [r7, #12]
7000616a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
7000616e:	f023 0302 	bic.w	r3, r3, #2
70006172:	6053      	str	r3, [r2, #4]

  return HAL_OK;
70006174:	2300      	movs	r3, #0
}
70006176:	4618      	mov	r0, r3
70006178:	3714      	adds	r7, #20
7000617a:	46bd      	mov	sp, r7
7000617c:	f85d 7b04 	ldr.w	r7, [sp], #4
70006180:	4770      	bx	lr

70006182 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
70006182:	b480      	push	{r7}
70006184:	b085      	sub	sp, #20
70006186:	af00      	add	r7, sp, #0
70006188:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
7000618a:	687b      	ldr	r3, [r7, #4]
7000618c:	695b      	ldr	r3, [r3, #20]
7000618e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
70006190:	687b      	ldr	r3, [r7, #4]
70006192:	699b      	ldr	r3, [r3, #24]
70006194:	68fa      	ldr	r2, [r7, #12]
70006196:	4013      	ands	r3, r2
70006198:	60fb      	str	r3, [r7, #12]

  return tmpreg;
7000619a:	68fb      	ldr	r3, [r7, #12]
}
7000619c:	4618      	mov	r0, r3
7000619e:	3714      	adds	r7, #20
700061a0:	46bd      	mov	sp, r7
700061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
700061a6:	4770      	bx	lr

700061a8 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
700061a8:	b480      	push	{r7}
700061aa:	b085      	sub	sp, #20
700061ac:	af00      	add	r7, sp, #0
700061ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
700061b0:	687b      	ldr	r3, [r7, #4]
700061b2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
700061b4:	68fb      	ldr	r3, [r7, #12]
700061b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700061ba:	699b      	ldr	r3, [r3, #24]
700061bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
700061be:	68fb      	ldr	r3, [r7, #12]
700061c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700061c4:	69db      	ldr	r3, [r3, #28]
700061c6:	68ba      	ldr	r2, [r7, #8]
700061c8:	4013      	ands	r3, r2
700061ca:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
700061cc:	68bb      	ldr	r3, [r7, #8]
700061ce:	0c1b      	lsrs	r3, r3, #16
}
700061d0:	4618      	mov	r0, r3
700061d2:	3714      	adds	r7, #20
700061d4:	46bd      	mov	sp, r7
700061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
700061da:	4770      	bx	lr

700061dc <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
700061dc:	b480      	push	{r7}
700061de:	b085      	sub	sp, #20
700061e0:	af00      	add	r7, sp, #0
700061e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
700061e4:	687b      	ldr	r3, [r7, #4]
700061e6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
700061e8:	68fb      	ldr	r3, [r7, #12]
700061ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700061ee:	699b      	ldr	r3, [r3, #24]
700061f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
700061f2:	68fb      	ldr	r3, [r7, #12]
700061f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700061f8:	69db      	ldr	r3, [r3, #28]
700061fa:	68ba      	ldr	r2, [r7, #8]
700061fc:	4013      	ands	r3, r2
700061fe:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
70006200:	68bb      	ldr	r3, [r7, #8]
70006202:	b29b      	uxth	r3, r3
}
70006204:	4618      	mov	r0, r3
70006206:	3714      	adds	r7, #20
70006208:	46bd      	mov	sp, r7
7000620a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000620e:	4770      	bx	lr

70006210 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
70006210:	b480      	push	{r7}
70006212:	b085      	sub	sp, #20
70006214:	af00      	add	r7, sp, #0
70006216:	6078      	str	r0, [r7, #4]
70006218:	460b      	mov	r3, r1
7000621a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000621c:	687b      	ldr	r3, [r7, #4]
7000621e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
70006220:	78fb      	ldrb	r3, [r7, #3]
70006222:	015a      	lsls	r2, r3, #5
70006224:	68fb      	ldr	r3, [r7, #12]
70006226:	4413      	add	r3, r2
70006228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000622c:	689b      	ldr	r3, [r3, #8]
7000622e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
70006230:	68fb      	ldr	r3, [r7, #12]
70006232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006236:	695b      	ldr	r3, [r3, #20]
70006238:	68ba      	ldr	r2, [r7, #8]
7000623a:	4013      	ands	r3, r2
7000623c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
7000623e:	68bb      	ldr	r3, [r7, #8]
}
70006240:	4618      	mov	r0, r3
70006242:	3714      	adds	r7, #20
70006244:	46bd      	mov	sp, r7
70006246:	f85d 7b04 	ldr.w	r7, [sp], #4
7000624a:	4770      	bx	lr

7000624c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
7000624c:	b480      	push	{r7}
7000624e:	b087      	sub	sp, #28
70006250:	af00      	add	r7, sp, #0
70006252:	6078      	str	r0, [r7, #4]
70006254:	460b      	mov	r3, r1
70006256:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
70006258:	687b      	ldr	r3, [r7, #4]
7000625a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
7000625c:	697b      	ldr	r3, [r7, #20]
7000625e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
70006262:	691b      	ldr	r3, [r3, #16]
70006264:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
70006266:	697b      	ldr	r3, [r7, #20]
70006268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
7000626c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000626e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
70006270:	78fb      	ldrb	r3, [r7, #3]
70006272:	f003 030f 	and.w	r3, r3, #15
70006276:	68fa      	ldr	r2, [r7, #12]
70006278:	fa22 f303 	lsr.w	r3, r2, r3
7000627c:	01db      	lsls	r3, r3, #7
7000627e:	b2db      	uxtb	r3, r3
70006280:	693a      	ldr	r2, [r7, #16]
70006282:	4313      	orrs	r3, r2
70006284:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
70006286:	78fb      	ldrb	r3, [r7, #3]
70006288:	015a      	lsls	r2, r3, #5
7000628a:	697b      	ldr	r3, [r7, #20]
7000628c:	4413      	add	r3, r2
7000628e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
70006292:	689b      	ldr	r3, [r3, #8]
70006294:	693a      	ldr	r2, [r7, #16]
70006296:	4013      	ands	r3, r2
70006298:	60bb      	str	r3, [r7, #8]

  return tmpreg;
7000629a:	68bb      	ldr	r3, [r7, #8]
}
7000629c:	4618      	mov	r0, r3
7000629e:	371c      	adds	r7, #28
700062a0:	46bd      	mov	sp, r7
700062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
700062a6:	4770      	bx	lr

700062a8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
700062a8:	b480      	push	{r7}
700062aa:	b083      	sub	sp, #12
700062ac:	af00      	add	r7, sp, #0
700062ae:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
700062b0:	687b      	ldr	r3, [r7, #4]
700062b2:	695b      	ldr	r3, [r3, #20]
700062b4:	f003 0301 	and.w	r3, r3, #1
}
700062b8:	4618      	mov	r0, r3
700062ba:	370c      	adds	r7, #12
700062bc:	46bd      	mov	sp, r7
700062be:	f85d 7b04 	ldr.w	r7, [sp], #4
700062c2:	4770      	bx	lr

700062c4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
700062c4:	b480      	push	{r7}
700062c6:	b085      	sub	sp, #20
700062c8:	af00      	add	r7, sp, #0
700062ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
700062cc:	687b      	ldr	r3, [r7, #4]
700062ce:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
700062d0:	68fb      	ldr	r3, [r7, #12]
700062d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700062d6:	681a      	ldr	r2, [r3, #0]
700062d8:	68fb      	ldr	r3, [r7, #12]
700062da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
700062de:	4619      	mov	r1, r3
700062e0:	4b09      	ldr	r3, [pc, #36]	@ (70006308 <USB_ActivateSetup+0x44>)
700062e2:	4013      	ands	r3, r2
700062e4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
700062e6:	68fb      	ldr	r3, [r7, #12]
700062e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
700062ec:	685b      	ldr	r3, [r3, #4]
700062ee:	68fa      	ldr	r2, [r7, #12]
700062f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
700062f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
700062f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
700062fa:	2300      	movs	r3, #0
}
700062fc:	4618      	mov	r0, r3
700062fe:	3714      	adds	r7, #20
70006300:	46bd      	mov	sp, r7
70006302:	f85d 7b04 	ldr.w	r7, [sp], #4
70006306:	4770      	bx	lr
70006308:	fffff800 	.word	0xfffff800

7000630c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
7000630c:	b480      	push	{r7}
7000630e:	b087      	sub	sp, #28
70006310:	af00      	add	r7, sp, #0
70006312:	60f8      	str	r0, [r7, #12]
70006314:	460b      	mov	r3, r1
70006316:	607a      	str	r2, [r7, #4]
70006318:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
7000631a:	68fb      	ldr	r3, [r7, #12]
7000631c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
7000631e:	68fb      	ldr	r3, [r7, #12]
70006320:	333c      	adds	r3, #60	@ 0x3c
70006322:	3304      	adds	r3, #4
70006324:	681b      	ldr	r3, [r3, #0]
70006326:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
70006328:	693b      	ldr	r3, [r7, #16]
7000632a:	4a26      	ldr	r2, [pc, #152]	@ (700063c4 <USB_EP0_OutStart+0xb8>)
7000632c:	4293      	cmp	r3, r2
7000632e:	d90a      	bls.n	70006346 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
70006330:	697b      	ldr	r3, [r7, #20]
70006332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006336:	681b      	ldr	r3, [r3, #0]
70006338:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
7000633c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70006340:	d101      	bne.n	70006346 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
70006342:	2300      	movs	r3, #0
70006344:	e037      	b.n	700063b6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
70006346:	697b      	ldr	r3, [r7, #20]
70006348:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000634c:	461a      	mov	r2, r3
7000634e:	2300      	movs	r3, #0
70006350:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
70006352:	697b      	ldr	r3, [r7, #20]
70006354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006358:	691b      	ldr	r3, [r3, #16]
7000635a:	697a      	ldr	r2, [r7, #20]
7000635c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006360:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70006364:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
70006366:	697b      	ldr	r3, [r7, #20]
70006368:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000636c:	691b      	ldr	r3, [r3, #16]
7000636e:	697a      	ldr	r2, [r7, #20]
70006370:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006374:	f043 0318 	orr.w	r3, r3, #24
70006378:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
7000637a:	697b      	ldr	r3, [r7, #20]
7000637c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
70006380:	691b      	ldr	r3, [r3, #16]
70006382:	697a      	ldr	r2, [r7, #20]
70006384:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
70006388:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
7000638c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
7000638e:	7afb      	ldrb	r3, [r7, #11]
70006390:	2b01      	cmp	r3, #1
70006392:	d10f      	bne.n	700063b4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
70006394:	697b      	ldr	r3, [r7, #20]
70006396:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
7000639a:	461a      	mov	r2, r3
7000639c:	687b      	ldr	r3, [r7, #4]
7000639e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
700063a0:	697b      	ldr	r3, [r7, #20]
700063a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
700063a6:	681b      	ldr	r3, [r3, #0]
700063a8:	697a      	ldr	r2, [r7, #20]
700063aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
700063ae:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
700063b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
700063b4:	2300      	movs	r3, #0
}
700063b6:	4618      	mov	r0, r3
700063b8:	371c      	adds	r7, #28
700063ba:	46bd      	mov	sp, r7
700063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
700063c0:	4770      	bx	lr
700063c2:	bf00      	nop
700063c4:	4f54300a 	.word	0x4f54300a

700063c8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
700063c8:	b580      	push	{r7, lr}
700063ca:	b084      	sub	sp, #16
700063cc:	af00      	add	r7, sp, #0
700063ce:	6078      	str	r0, [r7, #4]
700063d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
700063d2:	2300      	movs	r3, #0
700063d4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
700063d6:	683b      	ldr	r3, [r7, #0]
700063d8:	2b00      	cmp	r3, #0
700063da:	d101      	bne.n	700063e0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
700063dc:	2303      	movs	r3, #3
700063de:	e025      	b.n	7000642c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
700063e0:	687b      	ldr	r3, [r7, #4]
700063e2:	683a      	ldr	r2, [r7, #0]
700063e4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
700063e8:	687b      	ldr	r3, [r7, #4]
700063ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700063ee:	687b      	ldr	r3, [r7, #4]
700063f0:	32ae      	adds	r2, #174	@ 0xae
700063f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700063f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700063f8:	2b00      	cmp	r3, #0
700063fa:	d00f      	beq.n	7000641c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
700063fc:	687b      	ldr	r3, [r7, #4]
700063fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006402:	687b      	ldr	r3, [r7, #4]
70006404:	32ae      	adds	r2, #174	@ 0xae
70006406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
7000640a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000640c:	f107 020e 	add.w	r2, r7, #14
70006410:	4610      	mov	r0, r2
70006412:	4798      	blx	r3
70006414:	4602      	mov	r2, r0
70006416:	687b      	ldr	r3, [r7, #4]
70006418:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
7000641c:	687b      	ldr	r3, [r7, #4]
7000641e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
70006422:	1c5a      	adds	r2, r3, #1
70006424:	687b      	ldr	r3, [r7, #4]
70006426:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
7000642a:	2300      	movs	r3, #0
}
7000642c:	4618      	mov	r0, r3
7000642e:	3710      	adds	r7, #16
70006430:	46bd      	mov	sp, r7
70006432:	bd80      	pop	{r7, pc}

70006434 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
70006434:	b580      	push	{r7, lr}
70006436:	b082      	sub	sp, #8
70006438:	af00      	add	r7, sp, #0
7000643a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
7000643c:	6878      	ldr	r0, [r7, #4]
7000643e:	f001 fb01 	bl	70007a44 <USBD_LL_Start>
70006442:	4603      	mov	r3, r0
}
70006444:	4618      	mov	r0, r3
70006446:	3708      	adds	r7, #8
70006448:	46bd      	mov	sp, r7
7000644a:	bd80      	pop	{r7, pc}

7000644c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
7000644c:	b480      	push	{r7}
7000644e:	b083      	sub	sp, #12
70006450:	af00      	add	r7, sp, #0
70006452:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
70006454:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
70006456:	4618      	mov	r0, r3
70006458:	370c      	adds	r7, #12
7000645a:	46bd      	mov	sp, r7
7000645c:	f85d 7b04 	ldr.w	r7, [sp], #4
70006460:	4770      	bx	lr

70006462 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
70006462:	b580      	push	{r7, lr}
70006464:	b084      	sub	sp, #16
70006466:	af00      	add	r7, sp, #0
70006468:	6078      	str	r0, [r7, #4]
7000646a:	460b      	mov	r3, r1
7000646c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
7000646e:	2300      	movs	r3, #0
70006470:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
70006472:	687b      	ldr	r3, [r7, #4]
70006474:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006478:	2b00      	cmp	r3, #0
7000647a:	d009      	beq.n	70006490 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
7000647c:	687b      	ldr	r3, [r7, #4]
7000647e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006482:	681b      	ldr	r3, [r3, #0]
70006484:	78fa      	ldrb	r2, [r7, #3]
70006486:	4611      	mov	r1, r2
70006488:	6878      	ldr	r0, [r7, #4]
7000648a:	4798      	blx	r3
7000648c:	4603      	mov	r3, r0
7000648e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70006490:	7bfb      	ldrb	r3, [r7, #15]
}
70006492:	4618      	mov	r0, r3
70006494:	3710      	adds	r7, #16
70006496:	46bd      	mov	sp, r7
70006498:	bd80      	pop	{r7, pc}

7000649a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
7000649a:	b580      	push	{r7, lr}
7000649c:	b084      	sub	sp, #16
7000649e:	af00      	add	r7, sp, #0
700064a0:	6078      	str	r0, [r7, #4]
700064a2:	460b      	mov	r3, r1
700064a4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
700064a6:	2300      	movs	r3, #0
700064a8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
700064aa:	687b      	ldr	r3, [r7, #4]
700064ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700064b0:	685b      	ldr	r3, [r3, #4]
700064b2:	78fa      	ldrb	r2, [r7, #3]
700064b4:	4611      	mov	r1, r2
700064b6:	6878      	ldr	r0, [r7, #4]
700064b8:	4798      	blx	r3
700064ba:	4603      	mov	r3, r0
700064bc:	2b00      	cmp	r3, #0
700064be:	d001      	beq.n	700064c4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
700064c0:	2303      	movs	r3, #3
700064c2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
700064c4:	7bfb      	ldrb	r3, [r7, #15]
}
700064c6:	4618      	mov	r0, r3
700064c8:	3710      	adds	r7, #16
700064ca:	46bd      	mov	sp, r7
700064cc:	bd80      	pop	{r7, pc}

700064ce <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
700064ce:	b580      	push	{r7, lr}
700064d0:	b084      	sub	sp, #16
700064d2:	af00      	add	r7, sp, #0
700064d4:	6078      	str	r0, [r7, #4]
700064d6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
700064d8:	687b      	ldr	r3, [r7, #4]
700064da:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
700064de:	6839      	ldr	r1, [r7, #0]
700064e0:	4618      	mov	r0, r3
700064e2:	f001 f8e2 	bl	700076aa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
700064e6:	687b      	ldr	r3, [r7, #4]
700064e8:	2201      	movs	r2, #1
700064ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
700064ee:	687b      	ldr	r3, [r7, #4]
700064f0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
700064f4:	461a      	mov	r2, r3
700064f6:	687b      	ldr	r3, [r7, #4]
700064f8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
700064fc:	687b      	ldr	r3, [r7, #4]
700064fe:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
70006502:	f003 031f 	and.w	r3, r3, #31
70006506:	2b02      	cmp	r3, #2
70006508:	d01a      	beq.n	70006540 <USBD_LL_SetupStage+0x72>
7000650a:	2b02      	cmp	r3, #2
7000650c:	d822      	bhi.n	70006554 <USBD_LL_SetupStage+0x86>
7000650e:	2b00      	cmp	r3, #0
70006510:	d002      	beq.n	70006518 <USBD_LL_SetupStage+0x4a>
70006512:	2b01      	cmp	r3, #1
70006514:	d00a      	beq.n	7000652c <USBD_LL_SetupStage+0x5e>
70006516:	e01d      	b.n	70006554 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
70006518:	687b      	ldr	r3, [r7, #4]
7000651a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
7000651e:	4619      	mov	r1, r3
70006520:	6878      	ldr	r0, [r7, #4]
70006522:	f000 fb0f 	bl	70006b44 <USBD_StdDevReq>
70006526:	4603      	mov	r3, r0
70006528:	73fb      	strb	r3, [r7, #15]
      break;
7000652a:	e020      	b.n	7000656e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
7000652c:	687b      	ldr	r3, [r7, #4]
7000652e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006532:	4619      	mov	r1, r3
70006534:	6878      	ldr	r0, [r7, #4]
70006536:	f000 fb77 	bl	70006c28 <USBD_StdItfReq>
7000653a:	4603      	mov	r3, r0
7000653c:	73fb      	strb	r3, [r7, #15]
      break;
7000653e:	e016      	b.n	7000656e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
70006540:	687b      	ldr	r3, [r7, #4]
70006542:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
70006546:	4619      	mov	r1, r3
70006548:	6878      	ldr	r0, [r7, #4]
7000654a:	f000 fbd9 	bl	70006d00 <USBD_StdEPReq>
7000654e:	4603      	mov	r3, r0
70006550:	73fb      	strb	r3, [r7, #15]
      break;
70006552:	e00c      	b.n	7000656e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
70006554:	687b      	ldr	r3, [r7, #4]
70006556:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
7000655a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
7000655e:	b2db      	uxtb	r3, r3
70006560:	4619      	mov	r1, r3
70006562:	6878      	ldr	r0, [r7, #4]
70006564:	f001 face 	bl	70007b04 <USBD_LL_StallEP>
70006568:	4603      	mov	r3, r0
7000656a:	73fb      	strb	r3, [r7, #15]
      break;
7000656c:	bf00      	nop
  }

  return ret;
7000656e:	7bfb      	ldrb	r3, [r7, #15]
}
70006570:	4618      	mov	r0, r3
70006572:	3710      	adds	r7, #16
70006574:	46bd      	mov	sp, r7
70006576:	bd80      	pop	{r7, pc}

70006578 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
70006578:	b580      	push	{r7, lr}
7000657a:	b086      	sub	sp, #24
7000657c:	af00      	add	r7, sp, #0
7000657e:	60f8      	str	r0, [r7, #12]
70006580:	460b      	mov	r3, r1
70006582:	607a      	str	r2, [r7, #4]
70006584:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
70006586:	2300      	movs	r3, #0
70006588:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
7000658a:	7afb      	ldrb	r3, [r7, #11]
7000658c:	2b00      	cmp	r3, #0
7000658e:	d16e      	bne.n	7000666e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
70006590:	68fb      	ldr	r3, [r7, #12]
70006592:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
70006596:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
70006598:	68fb      	ldr	r3, [r7, #12]
7000659a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
7000659e:	2b03      	cmp	r3, #3
700065a0:	f040 8098 	bne.w	700066d4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
700065a4:	693b      	ldr	r3, [r7, #16]
700065a6:	689a      	ldr	r2, [r3, #8]
700065a8:	693b      	ldr	r3, [r7, #16]
700065aa:	68db      	ldr	r3, [r3, #12]
700065ac:	429a      	cmp	r2, r3
700065ae:	d913      	bls.n	700065d8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
700065b0:	693b      	ldr	r3, [r7, #16]
700065b2:	689a      	ldr	r2, [r3, #8]
700065b4:	693b      	ldr	r3, [r7, #16]
700065b6:	68db      	ldr	r3, [r3, #12]
700065b8:	1ad2      	subs	r2, r2, r3
700065ba:	693b      	ldr	r3, [r7, #16]
700065bc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
700065be:	693b      	ldr	r3, [r7, #16]
700065c0:	68da      	ldr	r2, [r3, #12]
700065c2:	693b      	ldr	r3, [r7, #16]
700065c4:	689b      	ldr	r3, [r3, #8]
700065c6:	4293      	cmp	r3, r2
700065c8:	bf28      	it	cs
700065ca:	4613      	movcs	r3, r2
700065cc:	461a      	mov	r2, r3
700065ce:	6879      	ldr	r1, [r7, #4]
700065d0:	68f8      	ldr	r0, [r7, #12]
700065d2:	f001 f8fe 	bl	700077d2 <USBD_CtlContinueRx>
700065d6:	e07d      	b.n	700066d4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
700065d8:	68fb      	ldr	r3, [r7, #12]
700065da:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
700065de:	f003 031f 	and.w	r3, r3, #31
700065e2:	2b02      	cmp	r3, #2
700065e4:	d014      	beq.n	70006610 <USBD_LL_DataOutStage+0x98>
700065e6:	2b02      	cmp	r3, #2
700065e8:	d81d      	bhi.n	70006626 <USBD_LL_DataOutStage+0xae>
700065ea:	2b00      	cmp	r3, #0
700065ec:	d002      	beq.n	700065f4 <USBD_LL_DataOutStage+0x7c>
700065ee:	2b01      	cmp	r3, #1
700065f0:	d003      	beq.n	700065fa <USBD_LL_DataOutStage+0x82>
700065f2:	e018      	b.n	70006626 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
700065f4:	2300      	movs	r3, #0
700065f6:	75bb      	strb	r3, [r7, #22]
            break;
700065f8:	e018      	b.n	7000662c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
700065fa:	68fb      	ldr	r3, [r7, #12]
700065fc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
70006600:	b2db      	uxtb	r3, r3
70006602:	4619      	mov	r1, r3
70006604:	68f8      	ldr	r0, [r7, #12]
70006606:	f000 fa64 	bl	70006ad2 <USBD_CoreFindIF>
7000660a:	4603      	mov	r3, r0
7000660c:	75bb      	strb	r3, [r7, #22]
            break;
7000660e:	e00d      	b.n	7000662c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
70006610:	68fb      	ldr	r3, [r7, #12]
70006612:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
70006616:	b2db      	uxtb	r3, r3
70006618:	4619      	mov	r1, r3
7000661a:	68f8      	ldr	r0, [r7, #12]
7000661c:	f000 fa66 	bl	70006aec <USBD_CoreFindEP>
70006620:	4603      	mov	r3, r0
70006622:	75bb      	strb	r3, [r7, #22]
            break;
70006624:	e002      	b.n	7000662c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
70006626:	2300      	movs	r3, #0
70006628:	75bb      	strb	r3, [r7, #22]
            break;
7000662a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
7000662c:	7dbb      	ldrb	r3, [r7, #22]
7000662e:	2b00      	cmp	r3, #0
70006630:	d119      	bne.n	70006666 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006632:	68fb      	ldr	r3, [r7, #12]
70006634:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006638:	b2db      	uxtb	r3, r3
7000663a:	2b03      	cmp	r3, #3
7000663c:	d113      	bne.n	70006666 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
7000663e:	7dba      	ldrb	r2, [r7, #22]
70006640:	68fb      	ldr	r3, [r7, #12]
70006642:	32ae      	adds	r2, #174	@ 0xae
70006644:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006648:	691b      	ldr	r3, [r3, #16]
7000664a:	2b00      	cmp	r3, #0
7000664c:	d00b      	beq.n	70006666 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
7000664e:	7dba      	ldrb	r2, [r7, #22]
70006650:	68fb      	ldr	r3, [r7, #12]
70006652:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
70006656:	7dba      	ldrb	r2, [r7, #22]
70006658:	68fb      	ldr	r3, [r7, #12]
7000665a:	32ae      	adds	r2, #174	@ 0xae
7000665c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006660:	691b      	ldr	r3, [r3, #16]
70006662:	68f8      	ldr	r0, [r7, #12]
70006664:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
70006666:	68f8      	ldr	r0, [r7, #12]
70006668:	f001 f8c4 	bl	700077f4 <USBD_CtlSendStatus>
7000666c:	e032      	b.n	700066d4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
7000666e:	7afb      	ldrb	r3, [r7, #11]
70006670:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70006674:	b2db      	uxtb	r3, r3
70006676:	4619      	mov	r1, r3
70006678:	68f8      	ldr	r0, [r7, #12]
7000667a:	f000 fa37 	bl	70006aec <USBD_CoreFindEP>
7000667e:	4603      	mov	r3, r0
70006680:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70006682:	7dbb      	ldrb	r3, [r7, #22]
70006684:	2bff      	cmp	r3, #255	@ 0xff
70006686:	d025      	beq.n	700066d4 <USBD_LL_DataOutStage+0x15c>
70006688:	7dbb      	ldrb	r3, [r7, #22]
7000668a:	2b00      	cmp	r3, #0
7000668c:	d122      	bne.n	700066d4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
7000668e:	68fb      	ldr	r3, [r7, #12]
70006690:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006694:	b2db      	uxtb	r3, r3
70006696:	2b03      	cmp	r3, #3
70006698:	d117      	bne.n	700066ca <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
7000669a:	7dba      	ldrb	r2, [r7, #22]
7000669c:	68fb      	ldr	r3, [r7, #12]
7000669e:	32ae      	adds	r2, #174	@ 0xae
700066a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700066a4:	699b      	ldr	r3, [r3, #24]
700066a6:	2b00      	cmp	r3, #0
700066a8:	d00f      	beq.n	700066ca <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
700066aa:	7dba      	ldrb	r2, [r7, #22]
700066ac:	68fb      	ldr	r3, [r7, #12]
700066ae:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
700066b2:	7dba      	ldrb	r2, [r7, #22]
700066b4:	68fb      	ldr	r3, [r7, #12]
700066b6:	32ae      	adds	r2, #174	@ 0xae
700066b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700066bc:	699b      	ldr	r3, [r3, #24]
700066be:	7afa      	ldrb	r2, [r7, #11]
700066c0:	4611      	mov	r1, r2
700066c2:	68f8      	ldr	r0, [r7, #12]
700066c4:	4798      	blx	r3
700066c6:	4603      	mov	r3, r0
700066c8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
700066ca:	7dfb      	ldrb	r3, [r7, #23]
700066cc:	2b00      	cmp	r3, #0
700066ce:	d001      	beq.n	700066d4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
700066d0:	7dfb      	ldrb	r3, [r7, #23]
700066d2:	e000      	b.n	700066d6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
700066d4:	2300      	movs	r3, #0
}
700066d6:	4618      	mov	r0, r3
700066d8:	3718      	adds	r7, #24
700066da:	46bd      	mov	sp, r7
700066dc:	bd80      	pop	{r7, pc}

700066de <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
700066de:	b580      	push	{r7, lr}
700066e0:	b086      	sub	sp, #24
700066e2:	af00      	add	r7, sp, #0
700066e4:	60f8      	str	r0, [r7, #12]
700066e6:	460b      	mov	r3, r1
700066e8:	607a      	str	r2, [r7, #4]
700066ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
700066ec:	7afb      	ldrb	r3, [r7, #11]
700066ee:	2b00      	cmp	r3, #0
700066f0:	d16f      	bne.n	700067d2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
700066f2:	68fb      	ldr	r3, [r7, #12]
700066f4:	3314      	adds	r3, #20
700066f6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
700066f8:	68fb      	ldr	r3, [r7, #12]
700066fa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
700066fe:	2b02      	cmp	r3, #2
70006700:	d15a      	bne.n	700067b8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
70006702:	693b      	ldr	r3, [r7, #16]
70006704:	689a      	ldr	r2, [r3, #8]
70006706:	693b      	ldr	r3, [r7, #16]
70006708:	68db      	ldr	r3, [r3, #12]
7000670a:	429a      	cmp	r2, r3
7000670c:	d914      	bls.n	70006738 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
7000670e:	693b      	ldr	r3, [r7, #16]
70006710:	689a      	ldr	r2, [r3, #8]
70006712:	693b      	ldr	r3, [r7, #16]
70006714:	68db      	ldr	r3, [r3, #12]
70006716:	1ad2      	subs	r2, r2, r3
70006718:	693b      	ldr	r3, [r7, #16]
7000671a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
7000671c:	693b      	ldr	r3, [r7, #16]
7000671e:	689b      	ldr	r3, [r3, #8]
70006720:	461a      	mov	r2, r3
70006722:	6879      	ldr	r1, [r7, #4]
70006724:	68f8      	ldr	r0, [r7, #12]
70006726:	f001 f826 	bl	70007776 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
7000672a:	2300      	movs	r3, #0
7000672c:	2200      	movs	r2, #0
7000672e:	2100      	movs	r1, #0
70006730:	68f8      	ldr	r0, [r7, #12]
70006732:	f001 fa91 	bl	70007c58 <USBD_LL_PrepareReceive>
70006736:	e03f      	b.n	700067b8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
70006738:	693b      	ldr	r3, [r7, #16]
7000673a:	68da      	ldr	r2, [r3, #12]
7000673c:	693b      	ldr	r3, [r7, #16]
7000673e:	689b      	ldr	r3, [r3, #8]
70006740:	429a      	cmp	r2, r3
70006742:	d11c      	bne.n	7000677e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
70006744:	693b      	ldr	r3, [r7, #16]
70006746:	685a      	ldr	r2, [r3, #4]
70006748:	693b      	ldr	r3, [r7, #16]
7000674a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
7000674c:	429a      	cmp	r2, r3
7000674e:	d316      	bcc.n	7000677e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
70006750:	693b      	ldr	r3, [r7, #16]
70006752:	685a      	ldr	r2, [r3, #4]
70006754:	68fb      	ldr	r3, [r7, #12]
70006756:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
7000675a:	429a      	cmp	r2, r3
7000675c:	d20f      	bcs.n	7000677e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
7000675e:	2200      	movs	r2, #0
70006760:	2100      	movs	r1, #0
70006762:	68f8      	ldr	r0, [r7, #12]
70006764:	f001 f807 	bl	70007776 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
70006768:	68fb      	ldr	r3, [r7, #12]
7000676a:	2200      	movs	r2, #0
7000676c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
70006770:	2300      	movs	r3, #0
70006772:	2200      	movs	r2, #0
70006774:	2100      	movs	r1, #0
70006776:	68f8      	ldr	r0, [r7, #12]
70006778:	f001 fa6e 	bl	70007c58 <USBD_LL_PrepareReceive>
7000677c:	e01c      	b.n	700067b8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
7000677e:	68fb      	ldr	r3, [r7, #12]
70006780:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006784:	b2db      	uxtb	r3, r3
70006786:	2b03      	cmp	r3, #3
70006788:	d10f      	bne.n	700067aa <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
7000678a:	68fb      	ldr	r3, [r7, #12]
7000678c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006790:	68db      	ldr	r3, [r3, #12]
70006792:	2b00      	cmp	r3, #0
70006794:	d009      	beq.n	700067aa <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
70006796:	68fb      	ldr	r3, [r7, #12]
70006798:	2200      	movs	r2, #0
7000679a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
7000679e:	68fb      	ldr	r3, [r7, #12]
700067a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700067a4:	68db      	ldr	r3, [r3, #12]
700067a6:	68f8      	ldr	r0, [r7, #12]
700067a8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
700067aa:	2180      	movs	r1, #128	@ 0x80
700067ac:	68f8      	ldr	r0, [r7, #12]
700067ae:	f001 f9a9 	bl	70007b04 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
700067b2:	68f8      	ldr	r0, [r7, #12]
700067b4:	f001 f831 	bl	7000781a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
700067b8:	68fb      	ldr	r3, [r7, #12]
700067ba:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
700067be:	2b00      	cmp	r3, #0
700067c0:	d03a      	beq.n	70006838 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
700067c2:	68f8      	ldr	r0, [r7, #12]
700067c4:	f7ff fe42 	bl	7000644c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
700067c8:	68fb      	ldr	r3, [r7, #12]
700067ca:	2200      	movs	r2, #0
700067cc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
700067d0:	e032      	b.n	70006838 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
700067d2:	7afb      	ldrb	r3, [r7, #11]
700067d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
700067d8:	b2db      	uxtb	r3, r3
700067da:	4619      	mov	r1, r3
700067dc:	68f8      	ldr	r0, [r7, #12]
700067de:	f000 f985 	bl	70006aec <USBD_CoreFindEP>
700067e2:	4603      	mov	r3, r0
700067e4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
700067e6:	7dfb      	ldrb	r3, [r7, #23]
700067e8:	2bff      	cmp	r3, #255	@ 0xff
700067ea:	d025      	beq.n	70006838 <USBD_LL_DataInStage+0x15a>
700067ec:	7dfb      	ldrb	r3, [r7, #23]
700067ee:	2b00      	cmp	r3, #0
700067f0:	d122      	bne.n	70006838 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
700067f2:	68fb      	ldr	r3, [r7, #12]
700067f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700067f8:	b2db      	uxtb	r3, r3
700067fa:	2b03      	cmp	r3, #3
700067fc:	d11c      	bne.n	70006838 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
700067fe:	7dfa      	ldrb	r2, [r7, #23]
70006800:	68fb      	ldr	r3, [r7, #12]
70006802:	32ae      	adds	r2, #174	@ 0xae
70006804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006808:	695b      	ldr	r3, [r3, #20]
7000680a:	2b00      	cmp	r3, #0
7000680c:	d014      	beq.n	70006838 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
7000680e:	7dfa      	ldrb	r2, [r7, #23]
70006810:	68fb      	ldr	r3, [r7, #12]
70006812:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
70006816:	7dfa      	ldrb	r2, [r7, #23]
70006818:	68fb      	ldr	r3, [r7, #12]
7000681a:	32ae      	adds	r2, #174	@ 0xae
7000681c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006820:	695b      	ldr	r3, [r3, #20]
70006822:	7afa      	ldrb	r2, [r7, #11]
70006824:	4611      	mov	r1, r2
70006826:	68f8      	ldr	r0, [r7, #12]
70006828:	4798      	blx	r3
7000682a:	4603      	mov	r3, r0
7000682c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
7000682e:	7dbb      	ldrb	r3, [r7, #22]
70006830:	2b00      	cmp	r3, #0
70006832:	d001      	beq.n	70006838 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
70006834:	7dbb      	ldrb	r3, [r7, #22]
70006836:	e000      	b.n	7000683a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
70006838:	2300      	movs	r3, #0
}
7000683a:	4618      	mov	r0, r3
7000683c:	3718      	adds	r7, #24
7000683e:	46bd      	mov	sp, r7
70006840:	bd80      	pop	{r7, pc}

70006842 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
70006842:	b580      	push	{r7, lr}
70006844:	b084      	sub	sp, #16
70006846:	af00      	add	r7, sp, #0
70006848:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
7000684a:	2300      	movs	r3, #0
7000684c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
7000684e:	687b      	ldr	r3, [r7, #4]
70006850:	2201      	movs	r2, #1
70006852:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
70006856:	687b      	ldr	r3, [r7, #4]
70006858:	2200      	movs	r2, #0
7000685a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
7000685e:	687b      	ldr	r3, [r7, #4]
70006860:	2200      	movs	r2, #0
70006862:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
70006864:	687b      	ldr	r3, [r7, #4]
70006866:	2200      	movs	r2, #0
70006868:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
7000686c:	687b      	ldr	r3, [r7, #4]
7000686e:	2200      	movs	r2, #0
70006870:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
70006874:	687b      	ldr	r3, [r7, #4]
70006876:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
7000687a:	2b00      	cmp	r3, #0
7000687c:	d014      	beq.n	700068a8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
7000687e:	687b      	ldr	r3, [r7, #4]
70006880:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006884:	685b      	ldr	r3, [r3, #4]
70006886:	2b00      	cmp	r3, #0
70006888:	d00e      	beq.n	700068a8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
7000688a:	687b      	ldr	r3, [r7, #4]
7000688c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006890:	685b      	ldr	r3, [r3, #4]
70006892:	687a      	ldr	r2, [r7, #4]
70006894:	6852      	ldr	r2, [r2, #4]
70006896:	b2d2      	uxtb	r2, r2
70006898:	4611      	mov	r1, r2
7000689a:	6878      	ldr	r0, [r7, #4]
7000689c:	4798      	blx	r3
7000689e:	4603      	mov	r3, r0
700068a0:	2b00      	cmp	r3, #0
700068a2:	d001      	beq.n	700068a8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
700068a4:	2303      	movs	r3, #3
700068a6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
700068a8:	2340      	movs	r3, #64	@ 0x40
700068aa:	2200      	movs	r2, #0
700068ac:	2100      	movs	r1, #0
700068ae:	6878      	ldr	r0, [r7, #4]
700068b0:	f001 f8e3 	bl	70007a7a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
700068b4:	687b      	ldr	r3, [r7, #4]
700068b6:	2201      	movs	r2, #1
700068b8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
700068bc:	687b      	ldr	r3, [r7, #4]
700068be:	2240      	movs	r2, #64	@ 0x40
700068c0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
700068c4:	2340      	movs	r3, #64	@ 0x40
700068c6:	2200      	movs	r2, #0
700068c8:	2180      	movs	r1, #128	@ 0x80
700068ca:	6878      	ldr	r0, [r7, #4]
700068cc:	f001 f8d5 	bl	70007a7a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
700068d0:	687b      	ldr	r3, [r7, #4]
700068d2:	2201      	movs	r2, #1
700068d4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
700068d6:	687b      	ldr	r3, [r7, #4]
700068d8:	2240      	movs	r2, #64	@ 0x40
700068da:	621a      	str	r2, [r3, #32]

  return ret;
700068dc:	7bfb      	ldrb	r3, [r7, #15]
}
700068de:	4618      	mov	r0, r3
700068e0:	3710      	adds	r7, #16
700068e2:	46bd      	mov	sp, r7
700068e4:	bd80      	pop	{r7, pc}

700068e6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
700068e6:	b480      	push	{r7}
700068e8:	b083      	sub	sp, #12
700068ea:	af00      	add	r7, sp, #0
700068ec:	6078      	str	r0, [r7, #4]
700068ee:	460b      	mov	r3, r1
700068f0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
700068f2:	687b      	ldr	r3, [r7, #4]
700068f4:	78fa      	ldrb	r2, [r7, #3]
700068f6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
700068f8:	2300      	movs	r3, #0
}
700068fa:	4618      	mov	r0, r3
700068fc:	370c      	adds	r7, #12
700068fe:	46bd      	mov	sp, r7
70006900:	f85d 7b04 	ldr.w	r7, [sp], #4
70006904:	4770      	bx	lr

70006906 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
70006906:	b480      	push	{r7}
70006908:	b083      	sub	sp, #12
7000690a:	af00      	add	r7, sp, #0
7000690c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
7000690e:	687b      	ldr	r3, [r7, #4]
70006910:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006914:	b2db      	uxtb	r3, r3
70006916:	2b04      	cmp	r3, #4
70006918:	d006      	beq.n	70006928 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
7000691a:	687b      	ldr	r3, [r7, #4]
7000691c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006920:	b2da      	uxtb	r2, r3
70006922:	687b      	ldr	r3, [r7, #4]
70006924:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
70006928:	687b      	ldr	r3, [r7, #4]
7000692a:	2204      	movs	r2, #4
7000692c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
70006930:	2300      	movs	r3, #0
}
70006932:	4618      	mov	r0, r3
70006934:	370c      	adds	r7, #12
70006936:	46bd      	mov	sp, r7
70006938:	f85d 7b04 	ldr.w	r7, [sp], #4
7000693c:	4770      	bx	lr

7000693e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
7000693e:	b480      	push	{r7}
70006940:	b083      	sub	sp, #12
70006942:	af00      	add	r7, sp, #0
70006944:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
70006946:	687b      	ldr	r3, [r7, #4]
70006948:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000694c:	b2db      	uxtb	r3, r3
7000694e:	2b04      	cmp	r3, #4
70006950:	d106      	bne.n	70006960 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
70006952:	687b      	ldr	r3, [r7, #4]
70006954:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
70006958:	b2da      	uxtb	r2, r3
7000695a:	687b      	ldr	r3, [r7, #4]
7000695c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
70006960:	2300      	movs	r3, #0
}
70006962:	4618      	mov	r0, r3
70006964:	370c      	adds	r7, #12
70006966:	46bd      	mov	sp, r7
70006968:	f85d 7b04 	ldr.w	r7, [sp], #4
7000696c:	4770      	bx	lr

7000696e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
7000696e:	b580      	push	{r7, lr}
70006970:	b082      	sub	sp, #8
70006972:	af00      	add	r7, sp, #0
70006974:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006976:	687b      	ldr	r3, [r7, #4]
70006978:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000697c:	b2db      	uxtb	r3, r3
7000697e:	2b03      	cmp	r3, #3
70006980:	d110      	bne.n	700069a4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
70006982:	687b      	ldr	r3, [r7, #4]
70006984:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006988:	2b00      	cmp	r3, #0
7000698a:	d00b      	beq.n	700069a4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
7000698c:	687b      	ldr	r3, [r7, #4]
7000698e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006992:	69db      	ldr	r3, [r3, #28]
70006994:	2b00      	cmp	r3, #0
70006996:	d005      	beq.n	700069a4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
70006998:	687b      	ldr	r3, [r7, #4]
7000699a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
7000699e:	69db      	ldr	r3, [r3, #28]
700069a0:	6878      	ldr	r0, [r7, #4]
700069a2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
700069a4:	2300      	movs	r3, #0
}
700069a6:	4618      	mov	r0, r3
700069a8:	3708      	adds	r7, #8
700069aa:	46bd      	mov	sp, r7
700069ac:	bd80      	pop	{r7, pc}

700069ae <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
700069ae:	b580      	push	{r7, lr}
700069b0:	b082      	sub	sp, #8
700069b2:	af00      	add	r7, sp, #0
700069b4:	6078      	str	r0, [r7, #4]
700069b6:	460b      	mov	r3, r1
700069b8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
700069ba:	687b      	ldr	r3, [r7, #4]
700069bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700069c0:	687b      	ldr	r3, [r7, #4]
700069c2:	32ae      	adds	r2, #174	@ 0xae
700069c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700069c8:	2b00      	cmp	r3, #0
700069ca:	d101      	bne.n	700069d0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
700069cc:	2303      	movs	r3, #3
700069ce:	e01c      	b.n	70006a0a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
700069d0:	687b      	ldr	r3, [r7, #4]
700069d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700069d6:	b2db      	uxtb	r3, r3
700069d8:	2b03      	cmp	r3, #3
700069da:	d115      	bne.n	70006a08 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
700069dc:	687b      	ldr	r3, [r7, #4]
700069de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700069e2:	687b      	ldr	r3, [r7, #4]
700069e4:	32ae      	adds	r2, #174	@ 0xae
700069e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700069ea:	6a1b      	ldr	r3, [r3, #32]
700069ec:	2b00      	cmp	r3, #0
700069ee:	d00b      	beq.n	70006a08 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
700069f0:	687b      	ldr	r3, [r7, #4]
700069f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
700069f6:	687b      	ldr	r3, [r7, #4]
700069f8:	32ae      	adds	r2, #174	@ 0xae
700069fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
700069fe:	6a1b      	ldr	r3, [r3, #32]
70006a00:	78fa      	ldrb	r2, [r7, #3]
70006a02:	4611      	mov	r1, r2
70006a04:	6878      	ldr	r0, [r7, #4]
70006a06:	4798      	blx	r3
    }
  }

  return USBD_OK;
70006a08:	2300      	movs	r3, #0
}
70006a0a:	4618      	mov	r0, r3
70006a0c:	3708      	adds	r7, #8
70006a0e:	46bd      	mov	sp, r7
70006a10:	bd80      	pop	{r7, pc}

70006a12 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
70006a12:	b580      	push	{r7, lr}
70006a14:	b082      	sub	sp, #8
70006a16:	af00      	add	r7, sp, #0
70006a18:	6078      	str	r0, [r7, #4]
70006a1a:	460b      	mov	r3, r1
70006a1c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
70006a1e:	687b      	ldr	r3, [r7, #4]
70006a20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006a24:	687b      	ldr	r3, [r7, #4]
70006a26:	32ae      	adds	r2, #174	@ 0xae
70006a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006a2c:	2b00      	cmp	r3, #0
70006a2e:	d101      	bne.n	70006a34 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
70006a30:	2303      	movs	r3, #3
70006a32:	e01c      	b.n	70006a6e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
70006a34:	687b      	ldr	r3, [r7, #4]
70006a36:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006a3a:	b2db      	uxtb	r3, r3
70006a3c:	2b03      	cmp	r3, #3
70006a3e:	d115      	bne.n	70006a6c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
70006a40:	687b      	ldr	r3, [r7, #4]
70006a42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006a46:	687b      	ldr	r3, [r7, #4]
70006a48:	32ae      	adds	r2, #174	@ 0xae
70006a4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70006a50:	2b00      	cmp	r3, #0
70006a52:	d00b      	beq.n	70006a6c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
70006a54:	687b      	ldr	r3, [r7, #4]
70006a56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006a5a:	687b      	ldr	r3, [r7, #4]
70006a5c:	32ae      	adds	r2, #174	@ 0xae
70006a5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70006a64:	78fa      	ldrb	r2, [r7, #3]
70006a66:	4611      	mov	r1, r2
70006a68:	6878      	ldr	r0, [r7, #4]
70006a6a:	4798      	blx	r3
    }
  }

  return USBD_OK;
70006a6c:	2300      	movs	r3, #0
}
70006a6e:	4618      	mov	r0, r3
70006a70:	3708      	adds	r7, #8
70006a72:	46bd      	mov	sp, r7
70006a74:	bd80      	pop	{r7, pc}

70006a76 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
70006a76:	b480      	push	{r7}
70006a78:	b083      	sub	sp, #12
70006a7a:	af00      	add	r7, sp, #0
70006a7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
70006a7e:	2300      	movs	r3, #0
}
70006a80:	4618      	mov	r0, r3
70006a82:	370c      	adds	r7, #12
70006a84:	46bd      	mov	sp, r7
70006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
70006a8a:	4770      	bx	lr

70006a8c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
70006a8c:	b580      	push	{r7, lr}
70006a8e:	b084      	sub	sp, #16
70006a90:	af00      	add	r7, sp, #0
70006a92:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
70006a94:	2300      	movs	r3, #0
70006a96:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
70006a98:	687b      	ldr	r3, [r7, #4]
70006a9a:	2201      	movs	r2, #1
70006a9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
70006aa0:	687b      	ldr	r3, [r7, #4]
70006aa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006aa6:	2b00      	cmp	r3, #0
70006aa8:	d00e      	beq.n	70006ac8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
70006aaa:	687b      	ldr	r3, [r7, #4]
70006aac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
70006ab0:	685b      	ldr	r3, [r3, #4]
70006ab2:	687a      	ldr	r2, [r7, #4]
70006ab4:	6852      	ldr	r2, [r2, #4]
70006ab6:	b2d2      	uxtb	r2, r2
70006ab8:	4611      	mov	r1, r2
70006aba:	6878      	ldr	r0, [r7, #4]
70006abc:	4798      	blx	r3
70006abe:	4603      	mov	r3, r0
70006ac0:	2b00      	cmp	r3, #0
70006ac2:	d001      	beq.n	70006ac8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
70006ac4:	2303      	movs	r3, #3
70006ac6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
70006ac8:	7bfb      	ldrb	r3, [r7, #15]
}
70006aca:	4618      	mov	r0, r3
70006acc:	3710      	adds	r7, #16
70006ace:	46bd      	mov	sp, r7
70006ad0:	bd80      	pop	{r7, pc}

70006ad2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
70006ad2:	b480      	push	{r7}
70006ad4:	b083      	sub	sp, #12
70006ad6:	af00      	add	r7, sp, #0
70006ad8:	6078      	str	r0, [r7, #4]
70006ada:	460b      	mov	r3, r1
70006adc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
70006ade:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
70006ae0:	4618      	mov	r0, r3
70006ae2:	370c      	adds	r7, #12
70006ae4:	46bd      	mov	sp, r7
70006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
70006aea:	4770      	bx	lr

70006aec <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
70006aec:	b480      	push	{r7}
70006aee:	b083      	sub	sp, #12
70006af0:	af00      	add	r7, sp, #0
70006af2:	6078      	str	r0, [r7, #4]
70006af4:	460b      	mov	r3, r1
70006af6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
70006af8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
70006afa:	4618      	mov	r0, r3
70006afc:	370c      	adds	r7, #12
70006afe:	46bd      	mov	sp, r7
70006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
70006b04:	4770      	bx	lr

70006b06 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
70006b06:	b480      	push	{r7}
70006b08:	b087      	sub	sp, #28
70006b0a:	af00      	add	r7, sp, #0
70006b0c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
70006b0e:	687b      	ldr	r3, [r7, #4]
70006b10:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
70006b12:	697b      	ldr	r3, [r7, #20]
70006b14:	781b      	ldrb	r3, [r3, #0]
70006b16:	827b      	strh	r3, [r7, #18]
  _pbuff++;
70006b18:	697b      	ldr	r3, [r7, #20]
70006b1a:	3301      	adds	r3, #1
70006b1c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
70006b1e:	697b      	ldr	r3, [r7, #20]
70006b20:	781b      	ldrb	r3, [r3, #0]
70006b22:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
70006b24:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
70006b28:	021b      	lsls	r3, r3, #8
70006b2a:	b21a      	sxth	r2, r3
70006b2c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
70006b30:	4313      	orrs	r3, r2
70006b32:	b21b      	sxth	r3, r3
70006b34:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
70006b36:	89fb      	ldrh	r3, [r7, #14]
}
70006b38:	4618      	mov	r0, r3
70006b3a:	371c      	adds	r7, #28
70006b3c:	46bd      	mov	sp, r7
70006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
70006b42:	4770      	bx	lr

70006b44 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70006b44:	b580      	push	{r7, lr}
70006b46:	b084      	sub	sp, #16
70006b48:	af00      	add	r7, sp, #0
70006b4a:	6078      	str	r0, [r7, #4]
70006b4c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
70006b4e:	2300      	movs	r3, #0
70006b50:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70006b52:	683b      	ldr	r3, [r7, #0]
70006b54:	781b      	ldrb	r3, [r3, #0]
70006b56:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70006b5a:	2b40      	cmp	r3, #64	@ 0x40
70006b5c:	d005      	beq.n	70006b6a <USBD_StdDevReq+0x26>
70006b5e:	2b40      	cmp	r3, #64	@ 0x40
70006b60:	d857      	bhi.n	70006c12 <USBD_StdDevReq+0xce>
70006b62:	2b00      	cmp	r3, #0
70006b64:	d00f      	beq.n	70006b86 <USBD_StdDevReq+0x42>
70006b66:	2b20      	cmp	r3, #32
70006b68:	d153      	bne.n	70006c12 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
70006b6a:	687b      	ldr	r3, [r7, #4]
70006b6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
70006b70:	687b      	ldr	r3, [r7, #4]
70006b72:	32ae      	adds	r2, #174	@ 0xae
70006b74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006b78:	689b      	ldr	r3, [r3, #8]
70006b7a:	6839      	ldr	r1, [r7, #0]
70006b7c:	6878      	ldr	r0, [r7, #4]
70006b7e:	4798      	blx	r3
70006b80:	4603      	mov	r3, r0
70006b82:	73fb      	strb	r3, [r7, #15]
      break;
70006b84:	e04a      	b.n	70006c1c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
70006b86:	683b      	ldr	r3, [r7, #0]
70006b88:	785b      	ldrb	r3, [r3, #1]
70006b8a:	2b09      	cmp	r3, #9
70006b8c:	d83b      	bhi.n	70006c06 <USBD_StdDevReq+0xc2>
70006b8e:	a201      	add	r2, pc, #4	@ (adr r2, 70006b94 <USBD_StdDevReq+0x50>)
70006b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70006b94:	70006be9 	.word	0x70006be9
70006b98:	70006bfd 	.word	0x70006bfd
70006b9c:	70006c07 	.word	0x70006c07
70006ba0:	70006bf3 	.word	0x70006bf3
70006ba4:	70006c07 	.word	0x70006c07
70006ba8:	70006bc7 	.word	0x70006bc7
70006bac:	70006bbd 	.word	0x70006bbd
70006bb0:	70006c07 	.word	0x70006c07
70006bb4:	70006bdf 	.word	0x70006bdf
70006bb8:	70006bd1 	.word	0x70006bd1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
70006bbc:	6839      	ldr	r1, [r7, #0]
70006bbe:	6878      	ldr	r0, [r7, #4]
70006bc0:	f000 fa3c 	bl	7000703c <USBD_GetDescriptor>
          break;
70006bc4:	e024      	b.n	70006c10 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
70006bc6:	6839      	ldr	r1, [r7, #0]
70006bc8:	6878      	ldr	r0, [r7, #4]
70006bca:	f000 fbcb 	bl	70007364 <USBD_SetAddress>
          break;
70006bce:	e01f      	b.n	70006c10 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
70006bd0:	6839      	ldr	r1, [r7, #0]
70006bd2:	6878      	ldr	r0, [r7, #4]
70006bd4:	f000 fc0a 	bl	700073ec <USBD_SetConfig>
70006bd8:	4603      	mov	r3, r0
70006bda:	73fb      	strb	r3, [r7, #15]
          break;
70006bdc:	e018      	b.n	70006c10 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
70006bde:	6839      	ldr	r1, [r7, #0]
70006be0:	6878      	ldr	r0, [r7, #4]
70006be2:	f000 fcad 	bl	70007540 <USBD_GetConfig>
          break;
70006be6:	e013      	b.n	70006c10 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
70006be8:	6839      	ldr	r1, [r7, #0]
70006bea:	6878      	ldr	r0, [r7, #4]
70006bec:	f000 fcde 	bl	700075ac <USBD_GetStatus>
          break;
70006bf0:	e00e      	b.n	70006c10 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
70006bf2:	6839      	ldr	r1, [r7, #0]
70006bf4:	6878      	ldr	r0, [r7, #4]
70006bf6:	f000 fd0d 	bl	70007614 <USBD_SetFeature>
          break;
70006bfa:	e009      	b.n	70006c10 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
70006bfc:	6839      	ldr	r1, [r7, #0]
70006bfe:	6878      	ldr	r0, [r7, #4]
70006c00:	f000 fd31 	bl	70007666 <USBD_ClrFeature>
          break;
70006c04:	e004      	b.n	70006c10 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
70006c06:	6839      	ldr	r1, [r7, #0]
70006c08:	6878      	ldr	r0, [r7, #4]
70006c0a:	f000 fd88 	bl	7000771e <USBD_CtlError>
          break;
70006c0e:	bf00      	nop
      }
      break;
70006c10:	e004      	b.n	70006c1c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
70006c12:	6839      	ldr	r1, [r7, #0]
70006c14:	6878      	ldr	r0, [r7, #4]
70006c16:	f000 fd82 	bl	7000771e <USBD_CtlError>
      break;
70006c1a:	bf00      	nop
  }

  return ret;
70006c1c:	7bfb      	ldrb	r3, [r7, #15]
}
70006c1e:	4618      	mov	r0, r3
70006c20:	3710      	adds	r7, #16
70006c22:	46bd      	mov	sp, r7
70006c24:	bd80      	pop	{r7, pc}
70006c26:	bf00      	nop

70006c28 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70006c28:	b580      	push	{r7, lr}
70006c2a:	b084      	sub	sp, #16
70006c2c:	af00      	add	r7, sp, #0
70006c2e:	6078      	str	r0, [r7, #4]
70006c30:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
70006c32:	2300      	movs	r3, #0
70006c34:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70006c36:	683b      	ldr	r3, [r7, #0]
70006c38:	781b      	ldrb	r3, [r3, #0]
70006c3a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70006c3e:	2b40      	cmp	r3, #64	@ 0x40
70006c40:	d005      	beq.n	70006c4e <USBD_StdItfReq+0x26>
70006c42:	2b40      	cmp	r3, #64	@ 0x40
70006c44:	d852      	bhi.n	70006cec <USBD_StdItfReq+0xc4>
70006c46:	2b00      	cmp	r3, #0
70006c48:	d001      	beq.n	70006c4e <USBD_StdItfReq+0x26>
70006c4a:	2b20      	cmp	r3, #32
70006c4c:	d14e      	bne.n	70006cec <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
70006c4e:	687b      	ldr	r3, [r7, #4]
70006c50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006c54:	b2db      	uxtb	r3, r3
70006c56:	3b01      	subs	r3, #1
70006c58:	2b02      	cmp	r3, #2
70006c5a:	d840      	bhi.n	70006cde <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
70006c5c:	683b      	ldr	r3, [r7, #0]
70006c5e:	889b      	ldrh	r3, [r3, #4]
70006c60:	b2db      	uxtb	r3, r3
70006c62:	2b01      	cmp	r3, #1
70006c64:	d836      	bhi.n	70006cd4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
70006c66:	683b      	ldr	r3, [r7, #0]
70006c68:	889b      	ldrh	r3, [r3, #4]
70006c6a:	b2db      	uxtb	r3, r3
70006c6c:	4619      	mov	r1, r3
70006c6e:	6878      	ldr	r0, [r7, #4]
70006c70:	f7ff ff2f 	bl	70006ad2 <USBD_CoreFindIF>
70006c74:	4603      	mov	r3, r0
70006c76:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70006c78:	7bbb      	ldrb	r3, [r7, #14]
70006c7a:	2bff      	cmp	r3, #255	@ 0xff
70006c7c:	d01d      	beq.n	70006cba <USBD_StdItfReq+0x92>
70006c7e:	7bbb      	ldrb	r3, [r7, #14]
70006c80:	2b00      	cmp	r3, #0
70006c82:	d11a      	bne.n	70006cba <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
70006c84:	7bba      	ldrb	r2, [r7, #14]
70006c86:	687b      	ldr	r3, [r7, #4]
70006c88:	32ae      	adds	r2, #174	@ 0xae
70006c8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006c8e:	689b      	ldr	r3, [r3, #8]
70006c90:	2b00      	cmp	r3, #0
70006c92:	d00f      	beq.n	70006cb4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
70006c94:	7bba      	ldrb	r2, [r7, #14]
70006c96:	687b      	ldr	r3, [r7, #4]
70006c98:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
70006c9c:	7bba      	ldrb	r2, [r7, #14]
70006c9e:	687b      	ldr	r3, [r7, #4]
70006ca0:	32ae      	adds	r2, #174	@ 0xae
70006ca2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006ca6:	689b      	ldr	r3, [r3, #8]
70006ca8:	6839      	ldr	r1, [r7, #0]
70006caa:	6878      	ldr	r0, [r7, #4]
70006cac:	4798      	blx	r3
70006cae:	4603      	mov	r3, r0
70006cb0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
70006cb2:	e004      	b.n	70006cbe <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
70006cb4:	2303      	movs	r3, #3
70006cb6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
70006cb8:	e001      	b.n	70006cbe <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
70006cba:	2303      	movs	r3, #3
70006cbc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
70006cbe:	683b      	ldr	r3, [r7, #0]
70006cc0:	88db      	ldrh	r3, [r3, #6]
70006cc2:	2b00      	cmp	r3, #0
70006cc4:	d110      	bne.n	70006ce8 <USBD_StdItfReq+0xc0>
70006cc6:	7bfb      	ldrb	r3, [r7, #15]
70006cc8:	2b00      	cmp	r3, #0
70006cca:	d10d      	bne.n	70006ce8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
70006ccc:	6878      	ldr	r0, [r7, #4]
70006cce:	f000 fd91 	bl	700077f4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
70006cd2:	e009      	b.n	70006ce8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
70006cd4:	6839      	ldr	r1, [r7, #0]
70006cd6:	6878      	ldr	r0, [r7, #4]
70006cd8:	f000 fd21 	bl	7000771e <USBD_CtlError>
          break;
70006cdc:	e004      	b.n	70006ce8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
70006cde:	6839      	ldr	r1, [r7, #0]
70006ce0:	6878      	ldr	r0, [r7, #4]
70006ce2:	f000 fd1c 	bl	7000771e <USBD_CtlError>
          break;
70006ce6:	e000      	b.n	70006cea <USBD_StdItfReq+0xc2>
          break;
70006ce8:	bf00      	nop
      }
      break;
70006cea:	e004      	b.n	70006cf6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
70006cec:	6839      	ldr	r1, [r7, #0]
70006cee:	6878      	ldr	r0, [r7, #4]
70006cf0:	f000 fd15 	bl	7000771e <USBD_CtlError>
      break;
70006cf4:	bf00      	nop
  }

  return ret;
70006cf6:	7bfb      	ldrb	r3, [r7, #15]
}
70006cf8:	4618      	mov	r0, r3
70006cfa:	3710      	adds	r7, #16
70006cfc:	46bd      	mov	sp, r7
70006cfe:	bd80      	pop	{r7, pc}

70006d00 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70006d00:	b580      	push	{r7, lr}
70006d02:	b084      	sub	sp, #16
70006d04:	af00      	add	r7, sp, #0
70006d06:	6078      	str	r0, [r7, #4]
70006d08:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
70006d0a:	2300      	movs	r3, #0
70006d0c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
70006d0e:	683b      	ldr	r3, [r7, #0]
70006d10:	889b      	ldrh	r3, [r3, #4]
70006d12:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
70006d14:	683b      	ldr	r3, [r7, #0]
70006d16:	781b      	ldrb	r3, [r3, #0]
70006d18:	f003 0360 	and.w	r3, r3, #96	@ 0x60
70006d1c:	2b40      	cmp	r3, #64	@ 0x40
70006d1e:	d007      	beq.n	70006d30 <USBD_StdEPReq+0x30>
70006d20:	2b40      	cmp	r3, #64	@ 0x40
70006d22:	f200 817f 	bhi.w	70007024 <USBD_StdEPReq+0x324>
70006d26:	2b00      	cmp	r3, #0
70006d28:	d02a      	beq.n	70006d80 <USBD_StdEPReq+0x80>
70006d2a:	2b20      	cmp	r3, #32
70006d2c:	f040 817a 	bne.w	70007024 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
70006d30:	7bbb      	ldrb	r3, [r7, #14]
70006d32:	4619      	mov	r1, r3
70006d34:	6878      	ldr	r0, [r7, #4]
70006d36:	f7ff fed9 	bl	70006aec <USBD_CoreFindEP>
70006d3a:	4603      	mov	r3, r0
70006d3c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70006d3e:	7b7b      	ldrb	r3, [r7, #13]
70006d40:	2bff      	cmp	r3, #255	@ 0xff
70006d42:	f000 8174 	beq.w	7000702e <USBD_StdEPReq+0x32e>
70006d46:	7b7b      	ldrb	r3, [r7, #13]
70006d48:	2b00      	cmp	r3, #0
70006d4a:	f040 8170 	bne.w	7000702e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
70006d4e:	7b7a      	ldrb	r2, [r7, #13]
70006d50:	687b      	ldr	r3, [r7, #4]
70006d52:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
70006d56:	7b7a      	ldrb	r2, [r7, #13]
70006d58:	687b      	ldr	r3, [r7, #4]
70006d5a:	32ae      	adds	r2, #174	@ 0xae
70006d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006d60:	689b      	ldr	r3, [r3, #8]
70006d62:	2b00      	cmp	r3, #0
70006d64:	f000 8163 	beq.w	7000702e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
70006d68:	7b7a      	ldrb	r2, [r7, #13]
70006d6a:	687b      	ldr	r3, [r7, #4]
70006d6c:	32ae      	adds	r2, #174	@ 0xae
70006d6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006d72:	689b      	ldr	r3, [r3, #8]
70006d74:	6839      	ldr	r1, [r7, #0]
70006d76:	6878      	ldr	r0, [r7, #4]
70006d78:	4798      	blx	r3
70006d7a:	4603      	mov	r3, r0
70006d7c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
70006d7e:	e156      	b.n	7000702e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
70006d80:	683b      	ldr	r3, [r7, #0]
70006d82:	785b      	ldrb	r3, [r3, #1]
70006d84:	2b03      	cmp	r3, #3
70006d86:	d008      	beq.n	70006d9a <USBD_StdEPReq+0x9a>
70006d88:	2b03      	cmp	r3, #3
70006d8a:	f300 8145 	bgt.w	70007018 <USBD_StdEPReq+0x318>
70006d8e:	2b00      	cmp	r3, #0
70006d90:	f000 809b 	beq.w	70006eca <USBD_StdEPReq+0x1ca>
70006d94:	2b01      	cmp	r3, #1
70006d96:	d03c      	beq.n	70006e12 <USBD_StdEPReq+0x112>
70006d98:	e13e      	b.n	70007018 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
70006d9a:	687b      	ldr	r3, [r7, #4]
70006d9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006da0:	b2db      	uxtb	r3, r3
70006da2:	2b02      	cmp	r3, #2
70006da4:	d002      	beq.n	70006dac <USBD_StdEPReq+0xac>
70006da6:	2b03      	cmp	r3, #3
70006da8:	d016      	beq.n	70006dd8 <USBD_StdEPReq+0xd8>
70006daa:	e02c      	b.n	70006e06 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
70006dac:	7bbb      	ldrb	r3, [r7, #14]
70006dae:	2b00      	cmp	r3, #0
70006db0:	d00d      	beq.n	70006dce <USBD_StdEPReq+0xce>
70006db2:	7bbb      	ldrb	r3, [r7, #14]
70006db4:	2b80      	cmp	r3, #128	@ 0x80
70006db6:	d00a      	beq.n	70006dce <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
70006db8:	7bbb      	ldrb	r3, [r7, #14]
70006dba:	4619      	mov	r1, r3
70006dbc:	6878      	ldr	r0, [r7, #4]
70006dbe:	f000 fea1 	bl	70007b04 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
70006dc2:	2180      	movs	r1, #128	@ 0x80
70006dc4:	6878      	ldr	r0, [r7, #4]
70006dc6:	f000 fe9d 	bl	70007b04 <USBD_LL_StallEP>
70006dca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
70006dcc:	e020      	b.n	70006e10 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
70006dce:	6839      	ldr	r1, [r7, #0]
70006dd0:	6878      	ldr	r0, [r7, #4]
70006dd2:	f000 fca4 	bl	7000771e <USBD_CtlError>
              break;
70006dd6:	e01b      	b.n	70006e10 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
70006dd8:	683b      	ldr	r3, [r7, #0]
70006dda:	885b      	ldrh	r3, [r3, #2]
70006ddc:	2b00      	cmp	r3, #0
70006dde:	d10e      	bne.n	70006dfe <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
70006de0:	7bbb      	ldrb	r3, [r7, #14]
70006de2:	2b00      	cmp	r3, #0
70006de4:	d00b      	beq.n	70006dfe <USBD_StdEPReq+0xfe>
70006de6:	7bbb      	ldrb	r3, [r7, #14]
70006de8:	2b80      	cmp	r3, #128	@ 0x80
70006dea:	d008      	beq.n	70006dfe <USBD_StdEPReq+0xfe>
70006dec:	683b      	ldr	r3, [r7, #0]
70006dee:	88db      	ldrh	r3, [r3, #6]
70006df0:	2b00      	cmp	r3, #0
70006df2:	d104      	bne.n	70006dfe <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
70006df4:	7bbb      	ldrb	r3, [r7, #14]
70006df6:	4619      	mov	r1, r3
70006df8:	6878      	ldr	r0, [r7, #4]
70006dfa:	f000 fe83 	bl	70007b04 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
70006dfe:	6878      	ldr	r0, [r7, #4]
70006e00:	f000 fcf8 	bl	700077f4 <USBD_CtlSendStatus>

              break;
70006e04:	e004      	b.n	70006e10 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
70006e06:	6839      	ldr	r1, [r7, #0]
70006e08:	6878      	ldr	r0, [r7, #4]
70006e0a:	f000 fc88 	bl	7000771e <USBD_CtlError>
              break;
70006e0e:	bf00      	nop
          }
          break;
70006e10:	e107      	b.n	70007022 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
70006e12:	687b      	ldr	r3, [r7, #4]
70006e14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006e18:	b2db      	uxtb	r3, r3
70006e1a:	2b02      	cmp	r3, #2
70006e1c:	d002      	beq.n	70006e24 <USBD_StdEPReq+0x124>
70006e1e:	2b03      	cmp	r3, #3
70006e20:	d016      	beq.n	70006e50 <USBD_StdEPReq+0x150>
70006e22:	e04b      	b.n	70006ebc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
70006e24:	7bbb      	ldrb	r3, [r7, #14]
70006e26:	2b00      	cmp	r3, #0
70006e28:	d00d      	beq.n	70006e46 <USBD_StdEPReq+0x146>
70006e2a:	7bbb      	ldrb	r3, [r7, #14]
70006e2c:	2b80      	cmp	r3, #128	@ 0x80
70006e2e:	d00a      	beq.n	70006e46 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
70006e30:	7bbb      	ldrb	r3, [r7, #14]
70006e32:	4619      	mov	r1, r3
70006e34:	6878      	ldr	r0, [r7, #4]
70006e36:	f000 fe65 	bl	70007b04 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
70006e3a:	2180      	movs	r1, #128	@ 0x80
70006e3c:	6878      	ldr	r0, [r7, #4]
70006e3e:	f000 fe61 	bl	70007b04 <USBD_LL_StallEP>
70006e42:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
70006e44:	e040      	b.n	70006ec8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
70006e46:	6839      	ldr	r1, [r7, #0]
70006e48:	6878      	ldr	r0, [r7, #4]
70006e4a:	f000 fc68 	bl	7000771e <USBD_CtlError>
              break;
70006e4e:	e03b      	b.n	70006ec8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
70006e50:	683b      	ldr	r3, [r7, #0]
70006e52:	885b      	ldrh	r3, [r3, #2]
70006e54:	2b00      	cmp	r3, #0
70006e56:	d136      	bne.n	70006ec6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
70006e58:	7bbb      	ldrb	r3, [r7, #14]
70006e5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70006e5e:	2b00      	cmp	r3, #0
70006e60:	d004      	beq.n	70006e6c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
70006e62:	7bbb      	ldrb	r3, [r7, #14]
70006e64:	4619      	mov	r1, r3
70006e66:	6878      	ldr	r0, [r7, #4]
70006e68:	f000 fe6b 	bl	70007b42 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
70006e6c:	6878      	ldr	r0, [r7, #4]
70006e6e:	f000 fcc1 	bl	700077f4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
70006e72:	7bbb      	ldrb	r3, [r7, #14]
70006e74:	4619      	mov	r1, r3
70006e76:	6878      	ldr	r0, [r7, #4]
70006e78:	f7ff fe38 	bl	70006aec <USBD_CoreFindEP>
70006e7c:	4603      	mov	r3, r0
70006e7e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
70006e80:	7b7b      	ldrb	r3, [r7, #13]
70006e82:	2bff      	cmp	r3, #255	@ 0xff
70006e84:	d01f      	beq.n	70006ec6 <USBD_StdEPReq+0x1c6>
70006e86:	7b7b      	ldrb	r3, [r7, #13]
70006e88:	2b00      	cmp	r3, #0
70006e8a:	d11c      	bne.n	70006ec6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
70006e8c:	7b7a      	ldrb	r2, [r7, #13]
70006e8e:	687b      	ldr	r3, [r7, #4]
70006e90:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
70006e94:	7b7a      	ldrb	r2, [r7, #13]
70006e96:	687b      	ldr	r3, [r7, #4]
70006e98:	32ae      	adds	r2, #174	@ 0xae
70006e9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006e9e:	689b      	ldr	r3, [r3, #8]
70006ea0:	2b00      	cmp	r3, #0
70006ea2:	d010      	beq.n	70006ec6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
70006ea4:	7b7a      	ldrb	r2, [r7, #13]
70006ea6:	687b      	ldr	r3, [r7, #4]
70006ea8:	32ae      	adds	r2, #174	@ 0xae
70006eaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70006eae:	689b      	ldr	r3, [r3, #8]
70006eb0:	6839      	ldr	r1, [r7, #0]
70006eb2:	6878      	ldr	r0, [r7, #4]
70006eb4:	4798      	blx	r3
70006eb6:	4603      	mov	r3, r0
70006eb8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
70006eba:	e004      	b.n	70006ec6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
70006ebc:	6839      	ldr	r1, [r7, #0]
70006ebe:	6878      	ldr	r0, [r7, #4]
70006ec0:	f000 fc2d 	bl	7000771e <USBD_CtlError>
              break;
70006ec4:	e000      	b.n	70006ec8 <USBD_StdEPReq+0x1c8>
              break;
70006ec6:	bf00      	nop
          }
          break;
70006ec8:	e0ab      	b.n	70007022 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
70006eca:	687b      	ldr	r3, [r7, #4]
70006ecc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70006ed0:	b2db      	uxtb	r3, r3
70006ed2:	2b02      	cmp	r3, #2
70006ed4:	d002      	beq.n	70006edc <USBD_StdEPReq+0x1dc>
70006ed6:	2b03      	cmp	r3, #3
70006ed8:	d032      	beq.n	70006f40 <USBD_StdEPReq+0x240>
70006eda:	e097      	b.n	7000700c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
70006edc:	7bbb      	ldrb	r3, [r7, #14]
70006ede:	2b00      	cmp	r3, #0
70006ee0:	d007      	beq.n	70006ef2 <USBD_StdEPReq+0x1f2>
70006ee2:	7bbb      	ldrb	r3, [r7, #14]
70006ee4:	2b80      	cmp	r3, #128	@ 0x80
70006ee6:	d004      	beq.n	70006ef2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
70006ee8:	6839      	ldr	r1, [r7, #0]
70006eea:	6878      	ldr	r0, [r7, #4]
70006eec:	f000 fc17 	bl	7000771e <USBD_CtlError>
                break;
70006ef0:	e091      	b.n	70007016 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
70006ef2:	f997 300e 	ldrsb.w	r3, [r7, #14]
70006ef6:	2b00      	cmp	r3, #0
70006ef8:	da0b      	bge.n	70006f12 <USBD_StdEPReq+0x212>
70006efa:	7bbb      	ldrb	r3, [r7, #14]
70006efc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
70006f00:	4613      	mov	r3, r2
70006f02:	009b      	lsls	r3, r3, #2
70006f04:	4413      	add	r3, r2
70006f06:	009b      	lsls	r3, r3, #2
70006f08:	3310      	adds	r3, #16
70006f0a:	687a      	ldr	r2, [r7, #4]
70006f0c:	4413      	add	r3, r2
70006f0e:	3304      	adds	r3, #4
70006f10:	e00b      	b.n	70006f2a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
70006f12:	7bbb      	ldrb	r3, [r7, #14]
70006f14:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
70006f18:	4613      	mov	r3, r2
70006f1a:	009b      	lsls	r3, r3, #2
70006f1c:	4413      	add	r3, r2
70006f1e:	009b      	lsls	r3, r3, #2
70006f20:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
70006f24:	687a      	ldr	r2, [r7, #4]
70006f26:	4413      	add	r3, r2
70006f28:	3304      	adds	r3, #4
70006f2a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
70006f2c:	68bb      	ldr	r3, [r7, #8]
70006f2e:	2200      	movs	r2, #0
70006f30:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
70006f32:	68bb      	ldr	r3, [r7, #8]
70006f34:	2202      	movs	r2, #2
70006f36:	4619      	mov	r1, r3
70006f38:	6878      	ldr	r0, [r7, #4]
70006f3a:	f000 fc01 	bl	70007740 <USBD_CtlSendData>
              break;
70006f3e:	e06a      	b.n	70007016 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
70006f40:	f997 300e 	ldrsb.w	r3, [r7, #14]
70006f44:	2b00      	cmp	r3, #0
70006f46:	da11      	bge.n	70006f6c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
70006f48:	7bbb      	ldrb	r3, [r7, #14]
70006f4a:	f003 020f 	and.w	r2, r3, #15
70006f4e:	6879      	ldr	r1, [r7, #4]
70006f50:	4613      	mov	r3, r2
70006f52:	009b      	lsls	r3, r3, #2
70006f54:	4413      	add	r3, r2
70006f56:	009b      	lsls	r3, r3, #2
70006f58:	440b      	add	r3, r1
70006f5a:	3324      	adds	r3, #36	@ 0x24
70006f5c:	881b      	ldrh	r3, [r3, #0]
70006f5e:	2b00      	cmp	r3, #0
70006f60:	d117      	bne.n	70006f92 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
70006f62:	6839      	ldr	r1, [r7, #0]
70006f64:	6878      	ldr	r0, [r7, #4]
70006f66:	f000 fbda 	bl	7000771e <USBD_CtlError>
                  break;
70006f6a:	e054      	b.n	70007016 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
70006f6c:	7bbb      	ldrb	r3, [r7, #14]
70006f6e:	f003 020f 	and.w	r2, r3, #15
70006f72:	6879      	ldr	r1, [r7, #4]
70006f74:	4613      	mov	r3, r2
70006f76:	009b      	lsls	r3, r3, #2
70006f78:	4413      	add	r3, r2
70006f7a:	009b      	lsls	r3, r3, #2
70006f7c:	440b      	add	r3, r1
70006f7e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
70006f82:	881b      	ldrh	r3, [r3, #0]
70006f84:	2b00      	cmp	r3, #0
70006f86:	d104      	bne.n	70006f92 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
70006f88:	6839      	ldr	r1, [r7, #0]
70006f8a:	6878      	ldr	r0, [r7, #4]
70006f8c:	f000 fbc7 	bl	7000771e <USBD_CtlError>
                  break;
70006f90:	e041      	b.n	70007016 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
70006f92:	f997 300e 	ldrsb.w	r3, [r7, #14]
70006f96:	2b00      	cmp	r3, #0
70006f98:	da0b      	bge.n	70006fb2 <USBD_StdEPReq+0x2b2>
70006f9a:	7bbb      	ldrb	r3, [r7, #14]
70006f9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
70006fa0:	4613      	mov	r3, r2
70006fa2:	009b      	lsls	r3, r3, #2
70006fa4:	4413      	add	r3, r2
70006fa6:	009b      	lsls	r3, r3, #2
70006fa8:	3310      	adds	r3, #16
70006faa:	687a      	ldr	r2, [r7, #4]
70006fac:	4413      	add	r3, r2
70006fae:	3304      	adds	r3, #4
70006fb0:	e00b      	b.n	70006fca <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
70006fb2:	7bbb      	ldrb	r3, [r7, #14]
70006fb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
70006fb8:	4613      	mov	r3, r2
70006fba:	009b      	lsls	r3, r3, #2
70006fbc:	4413      	add	r3, r2
70006fbe:	009b      	lsls	r3, r3, #2
70006fc0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
70006fc4:	687a      	ldr	r2, [r7, #4]
70006fc6:	4413      	add	r3, r2
70006fc8:	3304      	adds	r3, #4
70006fca:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
70006fcc:	7bbb      	ldrb	r3, [r7, #14]
70006fce:	2b00      	cmp	r3, #0
70006fd0:	d002      	beq.n	70006fd8 <USBD_StdEPReq+0x2d8>
70006fd2:	7bbb      	ldrb	r3, [r7, #14]
70006fd4:	2b80      	cmp	r3, #128	@ 0x80
70006fd6:	d103      	bne.n	70006fe0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
70006fd8:	68bb      	ldr	r3, [r7, #8]
70006fda:	2200      	movs	r2, #0
70006fdc:	601a      	str	r2, [r3, #0]
70006fde:	e00e      	b.n	70006ffe <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
70006fe0:	7bbb      	ldrb	r3, [r7, #14]
70006fe2:	4619      	mov	r1, r3
70006fe4:	6878      	ldr	r0, [r7, #4]
70006fe6:	f000 fdcb 	bl	70007b80 <USBD_LL_IsStallEP>
70006fea:	4603      	mov	r3, r0
70006fec:	2b00      	cmp	r3, #0
70006fee:	d003      	beq.n	70006ff8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
70006ff0:	68bb      	ldr	r3, [r7, #8]
70006ff2:	2201      	movs	r2, #1
70006ff4:	601a      	str	r2, [r3, #0]
70006ff6:	e002      	b.n	70006ffe <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
70006ff8:	68bb      	ldr	r3, [r7, #8]
70006ffa:	2200      	movs	r2, #0
70006ffc:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
70006ffe:	68bb      	ldr	r3, [r7, #8]
70007000:	2202      	movs	r2, #2
70007002:	4619      	mov	r1, r3
70007004:	6878      	ldr	r0, [r7, #4]
70007006:	f000 fb9b 	bl	70007740 <USBD_CtlSendData>
              break;
7000700a:	e004      	b.n	70007016 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
7000700c:	6839      	ldr	r1, [r7, #0]
7000700e:	6878      	ldr	r0, [r7, #4]
70007010:	f000 fb85 	bl	7000771e <USBD_CtlError>
              break;
70007014:	bf00      	nop
          }
          break;
70007016:	e004      	b.n	70007022 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
70007018:	6839      	ldr	r1, [r7, #0]
7000701a:	6878      	ldr	r0, [r7, #4]
7000701c:	f000 fb7f 	bl	7000771e <USBD_CtlError>
          break;
70007020:	bf00      	nop
      }
      break;
70007022:	e005      	b.n	70007030 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
70007024:	6839      	ldr	r1, [r7, #0]
70007026:	6878      	ldr	r0, [r7, #4]
70007028:	f000 fb79 	bl	7000771e <USBD_CtlError>
      break;
7000702c:	e000      	b.n	70007030 <USBD_StdEPReq+0x330>
      break;
7000702e:	bf00      	nop
  }

  return ret;
70007030:	7bfb      	ldrb	r3, [r7, #15]
}
70007032:	4618      	mov	r0, r3
70007034:	3710      	adds	r7, #16
70007036:	46bd      	mov	sp, r7
70007038:	bd80      	pop	{r7, pc}
	...

7000703c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
7000703c:	b580      	push	{r7, lr}
7000703e:	b084      	sub	sp, #16
70007040:	af00      	add	r7, sp, #0
70007042:	6078      	str	r0, [r7, #4]
70007044:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
70007046:	2300      	movs	r3, #0
70007048:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
7000704a:	2300      	movs	r3, #0
7000704c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
7000704e:	2300      	movs	r3, #0
70007050:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
70007052:	683b      	ldr	r3, [r7, #0]
70007054:	885b      	ldrh	r3, [r3, #2]
70007056:	0a1b      	lsrs	r3, r3, #8
70007058:	b29b      	uxth	r3, r3
7000705a:	3b01      	subs	r3, #1
7000705c:	2b0e      	cmp	r3, #14
7000705e:	f200 8152 	bhi.w	70007306 <USBD_GetDescriptor+0x2ca>
70007062:	a201      	add	r2, pc, #4	@ (adr r2, 70007068 <USBD_GetDescriptor+0x2c>)
70007064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70007068:	700070d9 	.word	0x700070d9
7000706c:	700070f1 	.word	0x700070f1
70007070:	70007131 	.word	0x70007131
70007074:	70007307 	.word	0x70007307
70007078:	70007307 	.word	0x70007307
7000707c:	700072a7 	.word	0x700072a7
70007080:	700072d3 	.word	0x700072d3
70007084:	70007307 	.word	0x70007307
70007088:	70007307 	.word	0x70007307
7000708c:	70007307 	.word	0x70007307
70007090:	70007307 	.word	0x70007307
70007094:	70007307 	.word	0x70007307
70007098:	70007307 	.word	0x70007307
7000709c:	70007307 	.word	0x70007307
700070a0:	700070a5 	.word	0x700070a5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
700070a4:	687b      	ldr	r3, [r7, #4]
700070a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700070aa:	69db      	ldr	r3, [r3, #28]
700070ac:	2b00      	cmp	r3, #0
700070ae:	d00b      	beq.n	700070c8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
700070b0:	687b      	ldr	r3, [r7, #4]
700070b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700070b6:	69db      	ldr	r3, [r3, #28]
700070b8:	687a      	ldr	r2, [r7, #4]
700070ba:	7c12      	ldrb	r2, [r2, #16]
700070bc:	f107 0108 	add.w	r1, r7, #8
700070c0:	4610      	mov	r0, r2
700070c2:	4798      	blx	r3
700070c4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
700070c6:	e126      	b.n	70007316 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
700070c8:	6839      	ldr	r1, [r7, #0]
700070ca:	6878      	ldr	r0, [r7, #4]
700070cc:	f000 fb27 	bl	7000771e <USBD_CtlError>
        err++;
700070d0:	7afb      	ldrb	r3, [r7, #11]
700070d2:	3301      	adds	r3, #1
700070d4:	72fb      	strb	r3, [r7, #11]
      break;
700070d6:	e11e      	b.n	70007316 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
700070d8:	687b      	ldr	r3, [r7, #4]
700070da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700070de:	681b      	ldr	r3, [r3, #0]
700070e0:	687a      	ldr	r2, [r7, #4]
700070e2:	7c12      	ldrb	r2, [r2, #16]
700070e4:	f107 0108 	add.w	r1, r7, #8
700070e8:	4610      	mov	r0, r2
700070ea:	4798      	blx	r3
700070ec:	60f8      	str	r0, [r7, #12]
      break;
700070ee:	e112      	b.n	70007316 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
700070f0:	687b      	ldr	r3, [r7, #4]
700070f2:	7c1b      	ldrb	r3, [r3, #16]
700070f4:	2b00      	cmp	r3, #0
700070f6:	d10d      	bne.n	70007114 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
700070f8:	687b      	ldr	r3, [r7, #4]
700070fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700070fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70007100:	f107 0208 	add.w	r2, r7, #8
70007104:	4610      	mov	r0, r2
70007106:	4798      	blx	r3
70007108:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
7000710a:	68fb      	ldr	r3, [r7, #12]
7000710c:	3301      	adds	r3, #1
7000710e:	2202      	movs	r2, #2
70007110:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
70007112:	e100      	b.n	70007316 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
70007114:	687b      	ldr	r3, [r7, #4]
70007116:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
7000711a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000711c:	f107 0208 	add.w	r2, r7, #8
70007120:	4610      	mov	r0, r2
70007122:	4798      	blx	r3
70007124:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
70007126:	68fb      	ldr	r3, [r7, #12]
70007128:	3301      	adds	r3, #1
7000712a:	2202      	movs	r2, #2
7000712c:	701a      	strb	r2, [r3, #0]
      break;
7000712e:	e0f2      	b.n	70007316 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
70007130:	683b      	ldr	r3, [r7, #0]
70007132:	885b      	ldrh	r3, [r3, #2]
70007134:	b2db      	uxtb	r3, r3
70007136:	2b05      	cmp	r3, #5
70007138:	f200 80ac 	bhi.w	70007294 <USBD_GetDescriptor+0x258>
7000713c:	a201      	add	r2, pc, #4	@ (adr r2, 70007144 <USBD_GetDescriptor+0x108>)
7000713e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70007142:	bf00      	nop
70007144:	7000715d 	.word	0x7000715d
70007148:	70007191 	.word	0x70007191
7000714c:	700071c5 	.word	0x700071c5
70007150:	700071f9 	.word	0x700071f9
70007154:	7000722d 	.word	0x7000722d
70007158:	70007261 	.word	0x70007261
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
7000715c:	687b      	ldr	r3, [r7, #4]
7000715e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007162:	685b      	ldr	r3, [r3, #4]
70007164:	2b00      	cmp	r3, #0
70007166:	d00b      	beq.n	70007180 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
70007168:	687b      	ldr	r3, [r7, #4]
7000716a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000716e:	685b      	ldr	r3, [r3, #4]
70007170:	687a      	ldr	r2, [r7, #4]
70007172:	7c12      	ldrb	r2, [r2, #16]
70007174:	f107 0108 	add.w	r1, r7, #8
70007178:	4610      	mov	r0, r2
7000717a:	4798      	blx	r3
7000717c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
7000717e:	e091      	b.n	700072a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007180:	6839      	ldr	r1, [r7, #0]
70007182:	6878      	ldr	r0, [r7, #4]
70007184:	f000 facb 	bl	7000771e <USBD_CtlError>
            err++;
70007188:	7afb      	ldrb	r3, [r7, #11]
7000718a:	3301      	adds	r3, #1
7000718c:	72fb      	strb	r3, [r7, #11]
          break;
7000718e:	e089      	b.n	700072a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
70007190:	687b      	ldr	r3, [r7, #4]
70007192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007196:	689b      	ldr	r3, [r3, #8]
70007198:	2b00      	cmp	r3, #0
7000719a:	d00b      	beq.n	700071b4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
7000719c:	687b      	ldr	r3, [r7, #4]
7000719e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700071a2:	689b      	ldr	r3, [r3, #8]
700071a4:	687a      	ldr	r2, [r7, #4]
700071a6:	7c12      	ldrb	r2, [r2, #16]
700071a8:	f107 0108 	add.w	r1, r7, #8
700071ac:	4610      	mov	r0, r2
700071ae:	4798      	blx	r3
700071b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
700071b2:	e077      	b.n	700072a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
700071b4:	6839      	ldr	r1, [r7, #0]
700071b6:	6878      	ldr	r0, [r7, #4]
700071b8:	f000 fab1 	bl	7000771e <USBD_CtlError>
            err++;
700071bc:	7afb      	ldrb	r3, [r7, #11]
700071be:	3301      	adds	r3, #1
700071c0:	72fb      	strb	r3, [r7, #11]
          break;
700071c2:	e06f      	b.n	700072a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
700071c4:	687b      	ldr	r3, [r7, #4]
700071c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700071ca:	68db      	ldr	r3, [r3, #12]
700071cc:	2b00      	cmp	r3, #0
700071ce:	d00b      	beq.n	700071e8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
700071d0:	687b      	ldr	r3, [r7, #4]
700071d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700071d6:	68db      	ldr	r3, [r3, #12]
700071d8:	687a      	ldr	r2, [r7, #4]
700071da:	7c12      	ldrb	r2, [r2, #16]
700071dc:	f107 0108 	add.w	r1, r7, #8
700071e0:	4610      	mov	r0, r2
700071e2:	4798      	blx	r3
700071e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
700071e6:	e05d      	b.n	700072a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
700071e8:	6839      	ldr	r1, [r7, #0]
700071ea:	6878      	ldr	r0, [r7, #4]
700071ec:	f000 fa97 	bl	7000771e <USBD_CtlError>
            err++;
700071f0:	7afb      	ldrb	r3, [r7, #11]
700071f2:	3301      	adds	r3, #1
700071f4:	72fb      	strb	r3, [r7, #11]
          break;
700071f6:	e055      	b.n	700072a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
700071f8:	687b      	ldr	r3, [r7, #4]
700071fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
700071fe:	691b      	ldr	r3, [r3, #16]
70007200:	2b00      	cmp	r3, #0
70007202:	d00b      	beq.n	7000721c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
70007204:	687b      	ldr	r3, [r7, #4]
70007206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000720a:	691b      	ldr	r3, [r3, #16]
7000720c:	687a      	ldr	r2, [r7, #4]
7000720e:	7c12      	ldrb	r2, [r2, #16]
70007210:	f107 0108 	add.w	r1, r7, #8
70007214:	4610      	mov	r0, r2
70007216:	4798      	blx	r3
70007218:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
7000721a:	e043      	b.n	700072a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
7000721c:	6839      	ldr	r1, [r7, #0]
7000721e:	6878      	ldr	r0, [r7, #4]
70007220:	f000 fa7d 	bl	7000771e <USBD_CtlError>
            err++;
70007224:	7afb      	ldrb	r3, [r7, #11]
70007226:	3301      	adds	r3, #1
70007228:	72fb      	strb	r3, [r7, #11]
          break;
7000722a:	e03b      	b.n	700072a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
7000722c:	687b      	ldr	r3, [r7, #4]
7000722e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007232:	695b      	ldr	r3, [r3, #20]
70007234:	2b00      	cmp	r3, #0
70007236:	d00b      	beq.n	70007250 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
70007238:	687b      	ldr	r3, [r7, #4]
7000723a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
7000723e:	695b      	ldr	r3, [r3, #20]
70007240:	687a      	ldr	r2, [r7, #4]
70007242:	7c12      	ldrb	r2, [r2, #16]
70007244:	f107 0108 	add.w	r1, r7, #8
70007248:	4610      	mov	r0, r2
7000724a:	4798      	blx	r3
7000724c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
7000724e:	e029      	b.n	700072a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007250:	6839      	ldr	r1, [r7, #0]
70007252:	6878      	ldr	r0, [r7, #4]
70007254:	f000 fa63 	bl	7000771e <USBD_CtlError>
            err++;
70007258:	7afb      	ldrb	r3, [r7, #11]
7000725a:	3301      	adds	r3, #1
7000725c:	72fb      	strb	r3, [r7, #11]
          break;
7000725e:	e021      	b.n	700072a4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
70007260:	687b      	ldr	r3, [r7, #4]
70007262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007266:	699b      	ldr	r3, [r3, #24]
70007268:	2b00      	cmp	r3, #0
7000726a:	d00b      	beq.n	70007284 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
7000726c:	687b      	ldr	r3, [r7, #4]
7000726e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
70007272:	699b      	ldr	r3, [r3, #24]
70007274:	687a      	ldr	r2, [r7, #4]
70007276:	7c12      	ldrb	r2, [r2, #16]
70007278:	f107 0108 	add.w	r1, r7, #8
7000727c:	4610      	mov	r0, r2
7000727e:	4798      	blx	r3
70007280:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
70007282:	e00f      	b.n	700072a4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
70007284:	6839      	ldr	r1, [r7, #0]
70007286:	6878      	ldr	r0, [r7, #4]
70007288:	f000 fa49 	bl	7000771e <USBD_CtlError>
            err++;
7000728c:	7afb      	ldrb	r3, [r7, #11]
7000728e:	3301      	adds	r3, #1
70007290:	72fb      	strb	r3, [r7, #11]
          break;
70007292:	e007      	b.n	700072a4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
70007294:	6839      	ldr	r1, [r7, #0]
70007296:	6878      	ldr	r0, [r7, #4]
70007298:	f000 fa41 	bl	7000771e <USBD_CtlError>
          err++;
7000729c:	7afb      	ldrb	r3, [r7, #11]
7000729e:	3301      	adds	r3, #1
700072a0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
700072a2:	bf00      	nop
      }
      break;
700072a4:	e037      	b.n	70007316 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
700072a6:	687b      	ldr	r3, [r7, #4]
700072a8:	7c1b      	ldrb	r3, [r3, #16]
700072aa:	2b00      	cmp	r3, #0
700072ac:	d109      	bne.n	700072c2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
700072ae:	687b      	ldr	r3, [r7, #4]
700072b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700072b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700072b6:	f107 0208 	add.w	r2, r7, #8
700072ba:	4610      	mov	r0, r2
700072bc:	4798      	blx	r3
700072be:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
700072c0:	e029      	b.n	70007316 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
700072c2:	6839      	ldr	r1, [r7, #0]
700072c4:	6878      	ldr	r0, [r7, #4]
700072c6:	f000 fa2a 	bl	7000771e <USBD_CtlError>
        err++;
700072ca:	7afb      	ldrb	r3, [r7, #11]
700072cc:	3301      	adds	r3, #1
700072ce:	72fb      	strb	r3, [r7, #11]
      break;
700072d0:	e021      	b.n	70007316 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
700072d2:	687b      	ldr	r3, [r7, #4]
700072d4:	7c1b      	ldrb	r3, [r3, #16]
700072d6:	2b00      	cmp	r3, #0
700072d8:	d10d      	bne.n	700072f6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
700072da:	687b      	ldr	r3, [r7, #4]
700072dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
700072e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700072e2:	f107 0208 	add.w	r2, r7, #8
700072e6:	4610      	mov	r0, r2
700072e8:	4798      	blx	r3
700072ea:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
700072ec:	68fb      	ldr	r3, [r7, #12]
700072ee:	3301      	adds	r3, #1
700072f0:	2207      	movs	r2, #7
700072f2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
700072f4:	e00f      	b.n	70007316 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
700072f6:	6839      	ldr	r1, [r7, #0]
700072f8:	6878      	ldr	r0, [r7, #4]
700072fa:	f000 fa10 	bl	7000771e <USBD_CtlError>
        err++;
700072fe:	7afb      	ldrb	r3, [r7, #11]
70007300:	3301      	adds	r3, #1
70007302:	72fb      	strb	r3, [r7, #11]
      break;
70007304:	e007      	b.n	70007316 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
70007306:	6839      	ldr	r1, [r7, #0]
70007308:	6878      	ldr	r0, [r7, #4]
7000730a:	f000 fa08 	bl	7000771e <USBD_CtlError>
      err++;
7000730e:	7afb      	ldrb	r3, [r7, #11]
70007310:	3301      	adds	r3, #1
70007312:	72fb      	strb	r3, [r7, #11]
      break;
70007314:	bf00      	nop
  }

  if (err != 0U)
70007316:	7afb      	ldrb	r3, [r7, #11]
70007318:	2b00      	cmp	r3, #0
7000731a:	d11e      	bne.n	7000735a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
7000731c:	683b      	ldr	r3, [r7, #0]
7000731e:	88db      	ldrh	r3, [r3, #6]
70007320:	2b00      	cmp	r3, #0
70007322:	d016      	beq.n	70007352 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
70007324:	893b      	ldrh	r3, [r7, #8]
70007326:	2b00      	cmp	r3, #0
70007328:	d00e      	beq.n	70007348 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
7000732a:	683b      	ldr	r3, [r7, #0]
7000732c:	88da      	ldrh	r2, [r3, #6]
7000732e:	893b      	ldrh	r3, [r7, #8]
70007330:	4293      	cmp	r3, r2
70007332:	bf28      	it	cs
70007334:	4613      	movcs	r3, r2
70007336:	b29b      	uxth	r3, r3
70007338:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
7000733a:	893b      	ldrh	r3, [r7, #8]
7000733c:	461a      	mov	r2, r3
7000733e:	68f9      	ldr	r1, [r7, #12]
70007340:	6878      	ldr	r0, [r7, #4]
70007342:	f000 f9fd 	bl	70007740 <USBD_CtlSendData>
70007346:	e009      	b.n	7000735c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
70007348:	6839      	ldr	r1, [r7, #0]
7000734a:	6878      	ldr	r0, [r7, #4]
7000734c:	f000 f9e7 	bl	7000771e <USBD_CtlError>
70007350:	e004      	b.n	7000735c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
70007352:	6878      	ldr	r0, [r7, #4]
70007354:	f000 fa4e 	bl	700077f4 <USBD_CtlSendStatus>
70007358:	e000      	b.n	7000735c <USBD_GetDescriptor+0x320>
    return;
7000735a:	bf00      	nop
  }
}
7000735c:	3710      	adds	r7, #16
7000735e:	46bd      	mov	sp, r7
70007360:	bd80      	pop	{r7, pc}
70007362:	bf00      	nop

70007364 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007364:	b580      	push	{r7, lr}
70007366:	b084      	sub	sp, #16
70007368:	af00      	add	r7, sp, #0
7000736a:	6078      	str	r0, [r7, #4]
7000736c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
7000736e:	683b      	ldr	r3, [r7, #0]
70007370:	889b      	ldrh	r3, [r3, #4]
70007372:	2b00      	cmp	r3, #0
70007374:	d131      	bne.n	700073da <USBD_SetAddress+0x76>
70007376:	683b      	ldr	r3, [r7, #0]
70007378:	88db      	ldrh	r3, [r3, #6]
7000737a:	2b00      	cmp	r3, #0
7000737c:	d12d      	bne.n	700073da <USBD_SetAddress+0x76>
7000737e:	683b      	ldr	r3, [r7, #0]
70007380:	885b      	ldrh	r3, [r3, #2]
70007382:	2b7f      	cmp	r3, #127	@ 0x7f
70007384:	d829      	bhi.n	700073da <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
70007386:	683b      	ldr	r3, [r7, #0]
70007388:	885b      	ldrh	r3, [r3, #2]
7000738a:	b2db      	uxtb	r3, r3
7000738c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70007390:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
70007392:	687b      	ldr	r3, [r7, #4]
70007394:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007398:	b2db      	uxtb	r3, r3
7000739a:	2b03      	cmp	r3, #3
7000739c:	d104      	bne.n	700073a8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
7000739e:	6839      	ldr	r1, [r7, #0]
700073a0:	6878      	ldr	r0, [r7, #4]
700073a2:	f000 f9bc 	bl	7000771e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
700073a6:	e01d      	b.n	700073e4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
700073a8:	687b      	ldr	r3, [r7, #4]
700073aa:	7bfa      	ldrb	r2, [r7, #15]
700073ac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
700073b0:	7bfb      	ldrb	r3, [r7, #15]
700073b2:	4619      	mov	r1, r3
700073b4:	6878      	ldr	r0, [r7, #4]
700073b6:	f000 fc0f 	bl	70007bd8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
700073ba:	6878      	ldr	r0, [r7, #4]
700073bc:	f000 fa1a 	bl	700077f4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
700073c0:	7bfb      	ldrb	r3, [r7, #15]
700073c2:	2b00      	cmp	r3, #0
700073c4:	d004      	beq.n	700073d0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
700073c6:	687b      	ldr	r3, [r7, #4]
700073c8:	2202      	movs	r2, #2
700073ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
700073ce:	e009      	b.n	700073e4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
700073d0:	687b      	ldr	r3, [r7, #4]
700073d2:	2201      	movs	r2, #1
700073d4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
700073d8:	e004      	b.n	700073e4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
700073da:	6839      	ldr	r1, [r7, #0]
700073dc:	6878      	ldr	r0, [r7, #4]
700073de:	f000 f99e 	bl	7000771e <USBD_CtlError>
  }
}
700073e2:	bf00      	nop
700073e4:	bf00      	nop
700073e6:	3710      	adds	r7, #16
700073e8:	46bd      	mov	sp, r7
700073ea:	bd80      	pop	{r7, pc}

700073ec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
700073ec:	b580      	push	{r7, lr}
700073ee:	b084      	sub	sp, #16
700073f0:	af00      	add	r7, sp, #0
700073f2:	6078      	str	r0, [r7, #4]
700073f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
700073f6:	2300      	movs	r3, #0
700073f8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
700073fa:	683b      	ldr	r3, [r7, #0]
700073fc:	885b      	ldrh	r3, [r3, #2]
700073fe:	b2da      	uxtb	r2, r3
70007400:	4b4e      	ldr	r3, [pc, #312]	@ (7000753c <USBD_SetConfig+0x150>)
70007402:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
70007404:	4b4d      	ldr	r3, [pc, #308]	@ (7000753c <USBD_SetConfig+0x150>)
70007406:	781b      	ldrb	r3, [r3, #0]
70007408:	2b01      	cmp	r3, #1
7000740a:	d905      	bls.n	70007418 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
7000740c:	6839      	ldr	r1, [r7, #0]
7000740e:	6878      	ldr	r0, [r7, #4]
70007410:	f000 f985 	bl	7000771e <USBD_CtlError>
    return USBD_FAIL;
70007414:	2303      	movs	r3, #3
70007416:	e08c      	b.n	70007532 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
70007418:	687b      	ldr	r3, [r7, #4]
7000741a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
7000741e:	b2db      	uxtb	r3, r3
70007420:	2b02      	cmp	r3, #2
70007422:	d002      	beq.n	7000742a <USBD_SetConfig+0x3e>
70007424:	2b03      	cmp	r3, #3
70007426:	d029      	beq.n	7000747c <USBD_SetConfig+0x90>
70007428:	e075      	b.n	70007516 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
7000742a:	4b44      	ldr	r3, [pc, #272]	@ (7000753c <USBD_SetConfig+0x150>)
7000742c:	781b      	ldrb	r3, [r3, #0]
7000742e:	2b00      	cmp	r3, #0
70007430:	d020      	beq.n	70007474 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
70007432:	4b42      	ldr	r3, [pc, #264]	@ (7000753c <USBD_SetConfig+0x150>)
70007434:	781b      	ldrb	r3, [r3, #0]
70007436:	461a      	mov	r2, r3
70007438:	687b      	ldr	r3, [r7, #4]
7000743a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
7000743c:	4b3f      	ldr	r3, [pc, #252]	@ (7000753c <USBD_SetConfig+0x150>)
7000743e:	781b      	ldrb	r3, [r3, #0]
70007440:	4619      	mov	r1, r3
70007442:	6878      	ldr	r0, [r7, #4]
70007444:	f7ff f80d 	bl	70006462 <USBD_SetClassConfig>
70007448:	4603      	mov	r3, r0
7000744a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
7000744c:	7bfb      	ldrb	r3, [r7, #15]
7000744e:	2b00      	cmp	r3, #0
70007450:	d008      	beq.n	70007464 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
70007452:	6839      	ldr	r1, [r7, #0]
70007454:	6878      	ldr	r0, [r7, #4]
70007456:	f000 f962 	bl	7000771e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
7000745a:	687b      	ldr	r3, [r7, #4]
7000745c:	2202      	movs	r2, #2
7000745e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
70007462:	e065      	b.n	70007530 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
70007464:	6878      	ldr	r0, [r7, #4]
70007466:	f000 f9c5 	bl	700077f4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
7000746a:	687b      	ldr	r3, [r7, #4]
7000746c:	2203      	movs	r2, #3
7000746e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
70007472:	e05d      	b.n	70007530 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
70007474:	6878      	ldr	r0, [r7, #4]
70007476:	f000 f9bd 	bl	700077f4 <USBD_CtlSendStatus>
      break;
7000747a:	e059      	b.n	70007530 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
7000747c:	4b2f      	ldr	r3, [pc, #188]	@ (7000753c <USBD_SetConfig+0x150>)
7000747e:	781b      	ldrb	r3, [r3, #0]
70007480:	2b00      	cmp	r3, #0
70007482:	d112      	bne.n	700074aa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
70007484:	687b      	ldr	r3, [r7, #4]
70007486:	2202      	movs	r2, #2
70007488:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
7000748c:	4b2b      	ldr	r3, [pc, #172]	@ (7000753c <USBD_SetConfig+0x150>)
7000748e:	781b      	ldrb	r3, [r3, #0]
70007490:	461a      	mov	r2, r3
70007492:	687b      	ldr	r3, [r7, #4]
70007494:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
70007496:	4b29      	ldr	r3, [pc, #164]	@ (7000753c <USBD_SetConfig+0x150>)
70007498:	781b      	ldrb	r3, [r3, #0]
7000749a:	4619      	mov	r1, r3
7000749c:	6878      	ldr	r0, [r7, #4]
7000749e:	f7fe fffc 	bl	7000649a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
700074a2:	6878      	ldr	r0, [r7, #4]
700074a4:	f000 f9a6 	bl	700077f4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
700074a8:	e042      	b.n	70007530 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
700074aa:	4b24      	ldr	r3, [pc, #144]	@ (7000753c <USBD_SetConfig+0x150>)
700074ac:	781b      	ldrb	r3, [r3, #0]
700074ae:	461a      	mov	r2, r3
700074b0:	687b      	ldr	r3, [r7, #4]
700074b2:	685b      	ldr	r3, [r3, #4]
700074b4:	429a      	cmp	r2, r3
700074b6:	d02a      	beq.n	7000750e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
700074b8:	687b      	ldr	r3, [r7, #4]
700074ba:	685b      	ldr	r3, [r3, #4]
700074bc:	b2db      	uxtb	r3, r3
700074be:	4619      	mov	r1, r3
700074c0:	6878      	ldr	r0, [r7, #4]
700074c2:	f7fe ffea 	bl	7000649a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
700074c6:	4b1d      	ldr	r3, [pc, #116]	@ (7000753c <USBD_SetConfig+0x150>)
700074c8:	781b      	ldrb	r3, [r3, #0]
700074ca:	461a      	mov	r2, r3
700074cc:	687b      	ldr	r3, [r7, #4]
700074ce:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
700074d0:	4b1a      	ldr	r3, [pc, #104]	@ (7000753c <USBD_SetConfig+0x150>)
700074d2:	781b      	ldrb	r3, [r3, #0]
700074d4:	4619      	mov	r1, r3
700074d6:	6878      	ldr	r0, [r7, #4]
700074d8:	f7fe ffc3 	bl	70006462 <USBD_SetClassConfig>
700074dc:	4603      	mov	r3, r0
700074de:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
700074e0:	7bfb      	ldrb	r3, [r7, #15]
700074e2:	2b00      	cmp	r3, #0
700074e4:	d00f      	beq.n	70007506 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
700074e6:	6839      	ldr	r1, [r7, #0]
700074e8:	6878      	ldr	r0, [r7, #4]
700074ea:	f000 f918 	bl	7000771e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
700074ee:	687b      	ldr	r3, [r7, #4]
700074f0:	685b      	ldr	r3, [r3, #4]
700074f2:	b2db      	uxtb	r3, r3
700074f4:	4619      	mov	r1, r3
700074f6:	6878      	ldr	r0, [r7, #4]
700074f8:	f7fe ffcf 	bl	7000649a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
700074fc:	687b      	ldr	r3, [r7, #4]
700074fe:	2202      	movs	r2, #2
70007500:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
70007504:	e014      	b.n	70007530 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
70007506:	6878      	ldr	r0, [r7, #4]
70007508:	f000 f974 	bl	700077f4 <USBD_CtlSendStatus>
      break;
7000750c:	e010      	b.n	70007530 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
7000750e:	6878      	ldr	r0, [r7, #4]
70007510:	f000 f970 	bl	700077f4 <USBD_CtlSendStatus>
      break;
70007514:	e00c      	b.n	70007530 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
70007516:	6839      	ldr	r1, [r7, #0]
70007518:	6878      	ldr	r0, [r7, #4]
7000751a:	f000 f900 	bl	7000771e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
7000751e:	4b07      	ldr	r3, [pc, #28]	@ (7000753c <USBD_SetConfig+0x150>)
70007520:	781b      	ldrb	r3, [r3, #0]
70007522:	4619      	mov	r1, r3
70007524:	6878      	ldr	r0, [r7, #4]
70007526:	f7fe ffb8 	bl	7000649a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
7000752a:	2303      	movs	r3, #3
7000752c:	73fb      	strb	r3, [r7, #15]
      break;
7000752e:	bf00      	nop
  }

  return ret;
70007530:	7bfb      	ldrb	r3, [r7, #15]
}
70007532:	4618      	mov	r0, r3
70007534:	3710      	adds	r7, #16
70007536:	46bd      	mov	sp, r7
70007538:	bd80      	pop	{r7, pc}
7000753a:	bf00      	nop
7000753c:	240275b8 	.word	0x240275b8

70007540 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007540:	b580      	push	{r7, lr}
70007542:	b082      	sub	sp, #8
70007544:	af00      	add	r7, sp, #0
70007546:	6078      	str	r0, [r7, #4]
70007548:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
7000754a:	683b      	ldr	r3, [r7, #0]
7000754c:	88db      	ldrh	r3, [r3, #6]
7000754e:	2b01      	cmp	r3, #1
70007550:	d004      	beq.n	7000755c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
70007552:	6839      	ldr	r1, [r7, #0]
70007554:	6878      	ldr	r0, [r7, #4]
70007556:	f000 f8e2 	bl	7000771e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
7000755a:	e023      	b.n	700075a4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
7000755c:	687b      	ldr	r3, [r7, #4]
7000755e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007562:	b2db      	uxtb	r3, r3
70007564:	2b02      	cmp	r3, #2
70007566:	dc02      	bgt.n	7000756e <USBD_GetConfig+0x2e>
70007568:	2b00      	cmp	r3, #0
7000756a:	dc03      	bgt.n	70007574 <USBD_GetConfig+0x34>
7000756c:	e015      	b.n	7000759a <USBD_GetConfig+0x5a>
7000756e:	2b03      	cmp	r3, #3
70007570:	d00b      	beq.n	7000758a <USBD_GetConfig+0x4a>
70007572:	e012      	b.n	7000759a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
70007574:	687b      	ldr	r3, [r7, #4]
70007576:	2200      	movs	r2, #0
70007578:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
7000757a:	687b      	ldr	r3, [r7, #4]
7000757c:	3308      	adds	r3, #8
7000757e:	2201      	movs	r2, #1
70007580:	4619      	mov	r1, r3
70007582:	6878      	ldr	r0, [r7, #4]
70007584:	f000 f8dc 	bl	70007740 <USBD_CtlSendData>
        break;
70007588:	e00c      	b.n	700075a4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
7000758a:	687b      	ldr	r3, [r7, #4]
7000758c:	3304      	adds	r3, #4
7000758e:	2201      	movs	r2, #1
70007590:	4619      	mov	r1, r3
70007592:	6878      	ldr	r0, [r7, #4]
70007594:	f000 f8d4 	bl	70007740 <USBD_CtlSendData>
        break;
70007598:	e004      	b.n	700075a4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
7000759a:	6839      	ldr	r1, [r7, #0]
7000759c:	6878      	ldr	r0, [r7, #4]
7000759e:	f000 f8be 	bl	7000771e <USBD_CtlError>
        break;
700075a2:	bf00      	nop
}
700075a4:	bf00      	nop
700075a6:	3708      	adds	r7, #8
700075a8:	46bd      	mov	sp, r7
700075aa:	bd80      	pop	{r7, pc}

700075ac <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
700075ac:	b580      	push	{r7, lr}
700075ae:	b082      	sub	sp, #8
700075b0:	af00      	add	r7, sp, #0
700075b2:	6078      	str	r0, [r7, #4]
700075b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
700075b6:	687b      	ldr	r3, [r7, #4]
700075b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
700075bc:	b2db      	uxtb	r3, r3
700075be:	3b01      	subs	r3, #1
700075c0:	2b02      	cmp	r3, #2
700075c2:	d81e      	bhi.n	70007602 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
700075c4:	683b      	ldr	r3, [r7, #0]
700075c6:	88db      	ldrh	r3, [r3, #6]
700075c8:	2b02      	cmp	r3, #2
700075ca:	d004      	beq.n	700075d6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
700075cc:	6839      	ldr	r1, [r7, #0]
700075ce:	6878      	ldr	r0, [r7, #4]
700075d0:	f000 f8a5 	bl	7000771e <USBD_CtlError>
        break;
700075d4:	e01a      	b.n	7000760c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
700075d6:	687b      	ldr	r3, [r7, #4]
700075d8:	2201      	movs	r2, #1
700075da:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
700075dc:	687b      	ldr	r3, [r7, #4]
700075de:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
700075e2:	2b00      	cmp	r3, #0
700075e4:	d005      	beq.n	700075f2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
700075e6:	687b      	ldr	r3, [r7, #4]
700075e8:	68db      	ldr	r3, [r3, #12]
700075ea:	f043 0202 	orr.w	r2, r3, #2
700075ee:	687b      	ldr	r3, [r7, #4]
700075f0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
700075f2:	687b      	ldr	r3, [r7, #4]
700075f4:	330c      	adds	r3, #12
700075f6:	2202      	movs	r2, #2
700075f8:	4619      	mov	r1, r3
700075fa:	6878      	ldr	r0, [r7, #4]
700075fc:	f000 f8a0 	bl	70007740 <USBD_CtlSendData>
      break;
70007600:	e004      	b.n	7000760c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
70007602:	6839      	ldr	r1, [r7, #0]
70007604:	6878      	ldr	r0, [r7, #4]
70007606:	f000 f88a 	bl	7000771e <USBD_CtlError>
      break;
7000760a:	bf00      	nop
  }
}
7000760c:	bf00      	nop
7000760e:	3708      	adds	r7, #8
70007610:	46bd      	mov	sp, r7
70007612:	bd80      	pop	{r7, pc}

70007614 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007614:	b580      	push	{r7, lr}
70007616:	b082      	sub	sp, #8
70007618:	af00      	add	r7, sp, #0
7000761a:	6078      	str	r0, [r7, #4]
7000761c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
7000761e:	683b      	ldr	r3, [r7, #0]
70007620:	885b      	ldrh	r3, [r3, #2]
70007622:	2b01      	cmp	r3, #1
70007624:	d107      	bne.n	70007636 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
70007626:	687b      	ldr	r3, [r7, #4]
70007628:	2201      	movs	r2, #1
7000762a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
7000762e:	6878      	ldr	r0, [r7, #4]
70007630:	f000 f8e0 	bl	700077f4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
70007634:	e013      	b.n	7000765e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
70007636:	683b      	ldr	r3, [r7, #0]
70007638:	885b      	ldrh	r3, [r3, #2]
7000763a:	2b02      	cmp	r3, #2
7000763c:	d10b      	bne.n	70007656 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
7000763e:	683b      	ldr	r3, [r7, #0]
70007640:	889b      	ldrh	r3, [r3, #4]
70007642:	0a1b      	lsrs	r3, r3, #8
70007644:	b29b      	uxth	r3, r3
70007646:	b2da      	uxtb	r2, r3
70007648:	687b      	ldr	r3, [r7, #4]
7000764a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
7000764e:	6878      	ldr	r0, [r7, #4]
70007650:	f000 f8d0 	bl	700077f4 <USBD_CtlSendStatus>
}
70007654:	e003      	b.n	7000765e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
70007656:	6839      	ldr	r1, [r7, #0]
70007658:	6878      	ldr	r0, [r7, #4]
7000765a:	f000 f860 	bl	7000771e <USBD_CtlError>
}
7000765e:	bf00      	nop
70007660:	3708      	adds	r7, #8
70007662:	46bd      	mov	sp, r7
70007664:	bd80      	pop	{r7, pc}

70007666 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
70007666:	b580      	push	{r7, lr}
70007668:	b082      	sub	sp, #8
7000766a:	af00      	add	r7, sp, #0
7000766c:	6078      	str	r0, [r7, #4]
7000766e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
70007670:	687b      	ldr	r3, [r7, #4]
70007672:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
70007676:	b2db      	uxtb	r3, r3
70007678:	3b01      	subs	r3, #1
7000767a:	2b02      	cmp	r3, #2
7000767c:	d80b      	bhi.n	70007696 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
7000767e:	683b      	ldr	r3, [r7, #0]
70007680:	885b      	ldrh	r3, [r3, #2]
70007682:	2b01      	cmp	r3, #1
70007684:	d10c      	bne.n	700076a0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
70007686:	687b      	ldr	r3, [r7, #4]
70007688:	2200      	movs	r2, #0
7000768a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
7000768e:	6878      	ldr	r0, [r7, #4]
70007690:	f000 f8b0 	bl	700077f4 <USBD_CtlSendStatus>
      }
      break;
70007694:	e004      	b.n	700076a0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
70007696:	6839      	ldr	r1, [r7, #0]
70007698:	6878      	ldr	r0, [r7, #4]
7000769a:	f000 f840 	bl	7000771e <USBD_CtlError>
      break;
7000769e:	e000      	b.n	700076a2 <USBD_ClrFeature+0x3c>
      break;
700076a0:	bf00      	nop
  }
}
700076a2:	bf00      	nop
700076a4:	3708      	adds	r7, #8
700076a6:	46bd      	mov	sp, r7
700076a8:	bd80      	pop	{r7, pc}

700076aa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
700076aa:	b580      	push	{r7, lr}
700076ac:	b084      	sub	sp, #16
700076ae:	af00      	add	r7, sp, #0
700076b0:	6078      	str	r0, [r7, #4]
700076b2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
700076b4:	683b      	ldr	r3, [r7, #0]
700076b6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
700076b8:	68fb      	ldr	r3, [r7, #12]
700076ba:	781a      	ldrb	r2, [r3, #0]
700076bc:	687b      	ldr	r3, [r7, #4]
700076be:	701a      	strb	r2, [r3, #0]

  pbuff++;
700076c0:	68fb      	ldr	r3, [r7, #12]
700076c2:	3301      	adds	r3, #1
700076c4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
700076c6:	68fb      	ldr	r3, [r7, #12]
700076c8:	781a      	ldrb	r2, [r3, #0]
700076ca:	687b      	ldr	r3, [r7, #4]
700076cc:	705a      	strb	r2, [r3, #1]

  pbuff++;
700076ce:	68fb      	ldr	r3, [r7, #12]
700076d0:	3301      	adds	r3, #1
700076d2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
700076d4:	68f8      	ldr	r0, [r7, #12]
700076d6:	f7ff fa16 	bl	70006b06 <SWAPBYTE>
700076da:	4603      	mov	r3, r0
700076dc:	461a      	mov	r2, r3
700076de:	687b      	ldr	r3, [r7, #4]
700076e0:	805a      	strh	r2, [r3, #2]

  pbuff++;
700076e2:	68fb      	ldr	r3, [r7, #12]
700076e4:	3301      	adds	r3, #1
700076e6:	60fb      	str	r3, [r7, #12]
  pbuff++;
700076e8:	68fb      	ldr	r3, [r7, #12]
700076ea:	3301      	adds	r3, #1
700076ec:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
700076ee:	68f8      	ldr	r0, [r7, #12]
700076f0:	f7ff fa09 	bl	70006b06 <SWAPBYTE>
700076f4:	4603      	mov	r3, r0
700076f6:	461a      	mov	r2, r3
700076f8:	687b      	ldr	r3, [r7, #4]
700076fa:	809a      	strh	r2, [r3, #4]

  pbuff++;
700076fc:	68fb      	ldr	r3, [r7, #12]
700076fe:	3301      	adds	r3, #1
70007700:	60fb      	str	r3, [r7, #12]
  pbuff++;
70007702:	68fb      	ldr	r3, [r7, #12]
70007704:	3301      	adds	r3, #1
70007706:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
70007708:	68f8      	ldr	r0, [r7, #12]
7000770a:	f7ff f9fc 	bl	70006b06 <SWAPBYTE>
7000770e:	4603      	mov	r3, r0
70007710:	461a      	mov	r2, r3
70007712:	687b      	ldr	r3, [r7, #4]
70007714:	80da      	strh	r2, [r3, #6]
}
70007716:	bf00      	nop
70007718:	3710      	adds	r7, #16
7000771a:	46bd      	mov	sp, r7
7000771c:	bd80      	pop	{r7, pc}

7000771e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
7000771e:	b580      	push	{r7, lr}
70007720:	b082      	sub	sp, #8
70007722:	af00      	add	r7, sp, #0
70007724:	6078      	str	r0, [r7, #4]
70007726:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
70007728:	2180      	movs	r1, #128	@ 0x80
7000772a:	6878      	ldr	r0, [r7, #4]
7000772c:	f000 f9ea 	bl	70007b04 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
70007730:	2100      	movs	r1, #0
70007732:	6878      	ldr	r0, [r7, #4]
70007734:	f000 f9e6 	bl	70007b04 <USBD_LL_StallEP>
}
70007738:	bf00      	nop
7000773a:	3708      	adds	r7, #8
7000773c:	46bd      	mov	sp, r7
7000773e:	bd80      	pop	{r7, pc}

70007740 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
70007740:	b580      	push	{r7, lr}
70007742:	b084      	sub	sp, #16
70007744:	af00      	add	r7, sp, #0
70007746:	60f8      	str	r0, [r7, #12]
70007748:	60b9      	str	r1, [r7, #8]
7000774a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
7000774c:	68fb      	ldr	r3, [r7, #12]
7000774e:	2202      	movs	r2, #2
70007750:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
70007754:	68fb      	ldr	r3, [r7, #12]
70007756:	687a      	ldr	r2, [r7, #4]
70007758:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
7000775a:	68fb      	ldr	r3, [r7, #12]
7000775c:	687a      	ldr	r2, [r7, #4]
7000775e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
70007760:	687b      	ldr	r3, [r7, #4]
70007762:	68ba      	ldr	r2, [r7, #8]
70007764:	2100      	movs	r1, #0
70007766:	68f8      	ldr	r0, [r7, #12]
70007768:	f000 fa55 	bl	70007c16 <USBD_LL_Transmit>

  return USBD_OK;
7000776c:	2300      	movs	r3, #0
}
7000776e:	4618      	mov	r0, r3
70007770:	3710      	adds	r7, #16
70007772:	46bd      	mov	sp, r7
70007774:	bd80      	pop	{r7, pc}

70007776 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
70007776:	b580      	push	{r7, lr}
70007778:	b084      	sub	sp, #16
7000777a:	af00      	add	r7, sp, #0
7000777c:	60f8      	str	r0, [r7, #12]
7000777e:	60b9      	str	r1, [r7, #8]
70007780:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
70007782:	687b      	ldr	r3, [r7, #4]
70007784:	68ba      	ldr	r2, [r7, #8]
70007786:	2100      	movs	r1, #0
70007788:	68f8      	ldr	r0, [r7, #12]
7000778a:	f000 fa44 	bl	70007c16 <USBD_LL_Transmit>

  return USBD_OK;
7000778e:	2300      	movs	r3, #0
}
70007790:	4618      	mov	r0, r3
70007792:	3710      	adds	r7, #16
70007794:	46bd      	mov	sp, r7
70007796:	bd80      	pop	{r7, pc}

70007798 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
70007798:	b580      	push	{r7, lr}
7000779a:	b084      	sub	sp, #16
7000779c:	af00      	add	r7, sp, #0
7000779e:	60f8      	str	r0, [r7, #12]
700077a0:	60b9      	str	r1, [r7, #8]
700077a2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
700077a4:	68fb      	ldr	r3, [r7, #12]
700077a6:	2203      	movs	r2, #3
700077a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
700077ac:	68fb      	ldr	r3, [r7, #12]
700077ae:	687a      	ldr	r2, [r7, #4]
700077b0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
700077b4:	68fb      	ldr	r3, [r7, #12]
700077b6:	687a      	ldr	r2, [r7, #4]
700077b8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
700077bc:	687b      	ldr	r3, [r7, #4]
700077be:	68ba      	ldr	r2, [r7, #8]
700077c0:	2100      	movs	r1, #0
700077c2:	68f8      	ldr	r0, [r7, #12]
700077c4:	f000 fa48 	bl	70007c58 <USBD_LL_PrepareReceive>

  return USBD_OK;
700077c8:	2300      	movs	r3, #0
}
700077ca:	4618      	mov	r0, r3
700077cc:	3710      	adds	r7, #16
700077ce:	46bd      	mov	sp, r7
700077d0:	bd80      	pop	{r7, pc}

700077d2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
700077d2:	b580      	push	{r7, lr}
700077d4:	b084      	sub	sp, #16
700077d6:	af00      	add	r7, sp, #0
700077d8:	60f8      	str	r0, [r7, #12]
700077da:	60b9      	str	r1, [r7, #8]
700077dc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
700077de:	687b      	ldr	r3, [r7, #4]
700077e0:	68ba      	ldr	r2, [r7, #8]
700077e2:	2100      	movs	r1, #0
700077e4:	68f8      	ldr	r0, [r7, #12]
700077e6:	f000 fa37 	bl	70007c58 <USBD_LL_PrepareReceive>

  return USBD_OK;
700077ea:	2300      	movs	r3, #0
}
700077ec:	4618      	mov	r0, r3
700077ee:	3710      	adds	r7, #16
700077f0:	46bd      	mov	sp, r7
700077f2:	bd80      	pop	{r7, pc}

700077f4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
700077f4:	b580      	push	{r7, lr}
700077f6:	b082      	sub	sp, #8
700077f8:	af00      	add	r7, sp, #0
700077fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
700077fc:	687b      	ldr	r3, [r7, #4]
700077fe:	2204      	movs	r2, #4
70007800:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
70007804:	2300      	movs	r3, #0
70007806:	2200      	movs	r2, #0
70007808:	2100      	movs	r1, #0
7000780a:	6878      	ldr	r0, [r7, #4]
7000780c:	f000 fa03 	bl	70007c16 <USBD_LL_Transmit>

  return USBD_OK;
70007810:	2300      	movs	r3, #0
}
70007812:	4618      	mov	r0, r3
70007814:	3708      	adds	r7, #8
70007816:	46bd      	mov	sp, r7
70007818:	bd80      	pop	{r7, pc}

7000781a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
7000781a:	b580      	push	{r7, lr}
7000781c:	b082      	sub	sp, #8
7000781e:	af00      	add	r7, sp, #0
70007820:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
70007822:	687b      	ldr	r3, [r7, #4]
70007824:	2205      	movs	r2, #5
70007826:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
7000782a:	2300      	movs	r3, #0
7000782c:	2200      	movs	r2, #0
7000782e:	2100      	movs	r1, #0
70007830:	6878      	ldr	r0, [r7, #4]
70007832:	f000 fa11 	bl	70007c58 <USBD_LL_PrepareReceive>

  return USBD_OK;
70007836:	2300      	movs	r3, #0
}
70007838:	4618      	mov	r0, r3
7000783a:	3708      	adds	r7, #8
7000783c:	46bd      	mov	sp, r7
7000783e:	bd80      	pop	{r7, pc}

70007840 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70007840:	b580      	push	{r7, lr}
70007842:	b082      	sub	sp, #8
70007844:	af00      	add	r7, sp, #0
70007846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
70007848:	687b      	ldr	r3, [r7, #4]
7000784a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
7000784e:	687b      	ldr	r3, [r7, #4]
70007850:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
70007854:	4619      	mov	r1, r3
70007856:	4610      	mov	r0, r2
70007858:	f7fe fe39 	bl	700064ce <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PostTreatment */

}
7000785c:	bf00      	nop
7000785e:	3708      	adds	r7, #8
70007860:	46bd      	mov	sp, r7
70007862:	bd80      	pop	{r7, pc}

70007864 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70007864:	b580      	push	{r7, lr}
70007866:	b082      	sub	sp, #8
70007868:	af00      	add	r7, sp, #0
7000786a:	6078      	str	r0, [r7, #4]
7000786c:	460b      	mov	r3, r1
7000786e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
70007870:	687b      	ldr	r3, [r7, #4]
70007872:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
70007876:	78fa      	ldrb	r2, [r7, #3]
70007878:	6879      	ldr	r1, [r7, #4]
7000787a:	4613      	mov	r3, r2
7000787c:	00db      	lsls	r3, r3, #3
7000787e:	4413      	add	r3, r2
70007880:	009b      	lsls	r3, r3, #2
70007882:	440b      	add	r3, r1
70007884:	f503 7318 	add.w	r3, r3, #608	@ 0x260
70007888:	681a      	ldr	r2, [r3, #0]
7000788a:	78fb      	ldrb	r3, [r7, #3]
7000788c:	4619      	mov	r1, r3
7000788e:	f7fe fe73 	bl	70006578 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
70007892:	bf00      	nop
70007894:	3708      	adds	r7, #8
70007896:	46bd      	mov	sp, r7
70007898:	bd80      	pop	{r7, pc}

7000789a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
7000789a:	b580      	push	{r7, lr}
7000789c:	b082      	sub	sp, #8
7000789e:	af00      	add	r7, sp, #0
700078a0:	6078      	str	r0, [r7, #4]
700078a2:	460b      	mov	r3, r1
700078a4:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
700078a6:	687b      	ldr	r3, [r7, #4]
700078a8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
700078ac:	78fa      	ldrb	r2, [r7, #3]
700078ae:	6879      	ldr	r1, [r7, #4]
700078b0:	4613      	mov	r3, r2
700078b2:	00db      	lsls	r3, r3, #3
700078b4:	4413      	add	r3, r2
700078b6:	009b      	lsls	r3, r3, #2
700078b8:	440b      	add	r3, r1
700078ba:	3320      	adds	r3, #32
700078bc:	681a      	ldr	r2, [r3, #0]
700078be:	78fb      	ldrb	r3, [r7, #3]
700078c0:	4619      	mov	r1, r3
700078c2:	f7fe ff0c 	bl	700066de <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
700078c6:	bf00      	nop
700078c8:	3708      	adds	r7, #8
700078ca:	46bd      	mov	sp, r7
700078cc:	bd80      	pop	{r7, pc}

700078ce <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700078ce:	b580      	push	{r7, lr}
700078d0:	b082      	sub	sp, #8
700078d2:	af00      	add	r7, sp, #0
700078d4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SofCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
700078d6:	687b      	ldr	r3, [r7, #4]
700078d8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700078dc:	4618      	mov	r0, r3
700078de:	f7ff f846 	bl	7000696e <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SofCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PostTreatment */
}
700078e2:	bf00      	nop
700078e4:	3708      	adds	r7, #8
700078e6:	46bd      	mov	sp, r7
700078e8:	bd80      	pop	{r7, pc}

700078ea <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700078ea:	b580      	push	{r7, lr}
700078ec:	b084      	sub	sp, #16
700078ee:	af00      	add	r7, sp, #0
700078f0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
700078f2:	2301      	movs	r3, #1
700078f4:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_HIGH)
700078f6:	687b      	ldr	r3, [r7, #4]
700078f8:	79db      	ldrb	r3, [r3, #7]
700078fa:	2b00      	cmp	r3, #0
700078fc:	d102      	bne.n	70007904 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
700078fe:	2300      	movs	r3, #0
70007900:	73fb      	strb	r3, [r7, #15]
70007902:	e008      	b.n	70007916 <HAL_PCD_ResetCallback+0x2c>
  }
  else if (hpcd->Init.speed == PCD_SPEED_FULL)
70007904:	687b      	ldr	r3, [r7, #4]
70007906:	79db      	ldrb	r3, [r3, #7]
70007908:	2b02      	cmp	r3, #2
7000790a:	d102      	bne.n	70007912 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
7000790c:	2301      	movs	r3, #1
7000790e:	73fb      	strb	r3, [r7, #15]
70007910:	e001      	b.n	70007916 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
70007912:	f7f8 ff7f 	bl	70000814 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
70007916:	687b      	ldr	r3, [r7, #4]
70007918:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
7000791c:	7bfa      	ldrb	r2, [r7, #15]
7000791e:	4611      	mov	r1, r2
70007920:	4618      	mov	r0, r3
70007922:	f7fe ffe0 	bl	700068e6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
70007926:	687b      	ldr	r3, [r7, #4]
70007928:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
7000792c:	4618      	mov	r0, r3
7000792e:	f7fe ff88 	bl	70006842 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
70007932:	bf00      	nop
70007934:	3710      	adds	r7, #16
70007936:	46bd      	mov	sp, r7
70007938:	bd80      	pop	{r7, pc}
	...

7000793c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
7000793c:	b580      	push	{r7, lr}
7000793e:	b082      	sub	sp, #8
70007940:	af00      	add	r7, sp, #0
70007942:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */

  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
70007944:	687b      	ldr	r3, [r7, #4]
70007946:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
7000794a:	4618      	mov	r0, r3
7000794c:	f7fe ffdb 	bl	70006906 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
70007950:	687b      	ldr	r3, [r7, #4]
70007952:	7adb      	ldrb	r3, [r3, #11]
70007954:	2b00      	cmp	r3, #0
70007956:	d007      	beq.n	70007968 <HAL_PCD_SuspendCallback+0x2c>
  {
	HAL_SuspendTick();
70007958:	f7f9 fece 	bl	700016f8 <HAL_SuspendTick>
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
7000795c:	4b04      	ldr	r3, [pc, #16]	@ (70007970 <HAL_PCD_SuspendCallback+0x34>)
7000795e:	691b      	ldr	r3, [r3, #16]
70007960:	4a03      	ldr	r2, [pc, #12]	@ (70007970 <HAL_PCD_SuspendCallback+0x34>)
70007962:	f043 0306 	orr.w	r3, r3, #6
70007966:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
70007968:	bf00      	nop
7000796a:	3708      	adds	r7, #8
7000796c:	46bd      	mov	sp, r7
7000796e:	bd80      	pop	{r7, pc}
70007970:	e000ed00 	.word	0xe000ed00

70007974 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70007974:	b580      	push	{r7, lr}
70007976:	b082      	sub	sp, #8
70007978:	af00      	add	r7, sp, #0
7000797a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
7000797c:	687b      	ldr	r3, [r7, #4]
7000797e:	7adb      	ldrb	r3, [r3, #11]
70007980:	2b00      	cmp	r3, #0
70007982:	d007      	beq.n	70007994 <HAL_PCD_ResumeCallback+0x20>
  {
    HAL_ResumeTick();
70007984:	f7f9 fec8 	bl	70001718 <HAL_ResumeTick>
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
70007988:	4b0d      	ldr	r3, [pc, #52]	@ (700079c0 <HAL_PCD_ResumeCallback+0x4c>)
7000798a:	691b      	ldr	r3, [r3, #16]
7000798c:	4a0c      	ldr	r2, [pc, #48]	@ (700079c0 <HAL_PCD_ResumeCallback+0x4c>)
7000798e:	f023 0306 	bic.w	r3, r3, #6
70007992:	6113      	str	r3, [r2, #16]

  }
  /* USER CODE END 3 */
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
70007994:	687b      	ldr	r3, [r7, #4]
70007996:	681b      	ldr	r3, [r3, #0]
70007998:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
7000799c:	681b      	ldr	r3, [r3, #0]
7000799e:	687a      	ldr	r2, [r7, #4]
700079a0:	6812      	ldr	r2, [r2, #0]
700079a2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
700079a6:	f023 0301 	bic.w	r3, r3, #1
700079aa:	6013      	str	r3, [r2, #0]
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
700079ac:	687b      	ldr	r3, [r7, #4]
700079ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700079b2:	4618      	mov	r0, r3
700079b4:	f7fe ffc3 	bl	7000693e <USBD_LL_Resume>

  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
700079b8:	bf00      	nop
700079ba:	3708      	adds	r7, #8
700079bc:	46bd      	mov	sp, r7
700079be:	bd80      	pop	{r7, pc}
700079c0:	e000ed00 	.word	0xe000ed00

700079c4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700079c4:	b580      	push	{r7, lr}
700079c6:	b082      	sub	sp, #8
700079c8:	af00      	add	r7, sp, #0
700079ca:	6078      	str	r0, [r7, #4]
700079cc:	460b      	mov	r3, r1
700079ce:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
700079d0:	687b      	ldr	r3, [r7, #4]
700079d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700079d6:	78fa      	ldrb	r2, [r7, #3]
700079d8:	4611      	mov	r1, r2
700079da:	4618      	mov	r0, r3
700079dc:	f7ff f819 	bl	70006a12 <USBD_LL_IsoOUTIncomplete>
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

}
700079e0:	bf00      	nop
700079e2:	3708      	adds	r7, #8
700079e4:	46bd      	mov	sp, r7
700079e6:	bd80      	pop	{r7, pc}

700079e8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
700079e8:	b580      	push	{r7, lr}
700079ea:	b082      	sub	sp, #8
700079ec:	af00      	add	r7, sp, #0
700079ee:	6078      	str	r0, [r7, #4]
700079f0:	460b      	mov	r3, r1
700079f2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PreTreatment */
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
700079f4:	687b      	ldr	r3, [r7, #4]
700079f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
700079fa:	78fa      	ldrb	r2, [r7, #3]
700079fc:	4611      	mov	r1, r2
700079fe:	4618      	mov	r0, r3
70007a00:	f7fe ffd5 	bl	700069ae <USBD_LL_IsoINIncomplete>

  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PostTreatment */
}
70007a04:	bf00      	nop
70007a06:	3708      	adds	r7, #8
70007a08:	46bd      	mov	sp, r7
70007a0a:	bd80      	pop	{r7, pc}

70007a0c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70007a0c:	b580      	push	{r7, lr}
70007a0e:	b082      	sub	sp, #8
70007a10:	af00      	add	r7, sp, #0
70007a12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PreTreatment */
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
70007a14:	687b      	ldr	r3, [r7, #4]
70007a16:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70007a1a:	4618      	mov	r0, r3
70007a1c:	f7ff f82b 	bl	70006a76 <USBD_LL_DevConnected>
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PostTreatment */
}
70007a20:	bf00      	nop
70007a22:	3708      	adds	r7, #8
70007a24:	46bd      	mov	sp, r7
70007a26:	bd80      	pop	{r7, pc}

70007a28 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
70007a28:	b580      	push	{r7, lr}
70007a2a:	b082      	sub	sp, #8
70007a2c:	af00      	add	r7, sp, #0
70007a2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PreTreatment */
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
70007a30:	687b      	ldr	r3, [r7, #4]
70007a32:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
70007a36:	4618      	mov	r0, r3
70007a38:	f7ff f828 	bl	70006a8c <USBD_LL_DevDisconnected>
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PostTreatment */
}
70007a3c:	bf00      	nop
70007a3e:	3708      	adds	r7, #8
70007a40:	46bd      	mov	sp, r7
70007a42:	bd80      	pop	{r7, pc}

70007a44 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
70007a44:	b580      	push	{r7, lr}
70007a46:	b084      	sub	sp, #16
70007a48:	af00      	add	r7, sp, #0
70007a4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
70007a4c:	2300      	movs	r3, #0
70007a4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70007a50:	2300      	movs	r3, #0
70007a52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
70007a54:	687b      	ldr	r3, [r7, #4]
70007a56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70007a5a:	4618      	mov	r0, r3
70007a5c:	f7fa face 	bl	70001ffc <HAL_PCD_Start>
70007a60:	4603      	mov	r3, r0
70007a62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70007a64:	7bfb      	ldrb	r3, [r7, #15]
70007a66:	4618      	mov	r0, r3
70007a68:	f000 f930 	bl	70007ccc <USBD_Get_USB_Status>
70007a6c:	4603      	mov	r3, r0
70007a6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70007a70:	7bbb      	ldrb	r3, [r7, #14]
}
70007a72:	4618      	mov	r0, r3
70007a74:	3710      	adds	r7, #16
70007a76:	46bd      	mov	sp, r7
70007a78:	bd80      	pop	{r7, pc}

70007a7a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
70007a7a:	b580      	push	{r7, lr}
70007a7c:	b084      	sub	sp, #16
70007a7e:	af00      	add	r7, sp, #0
70007a80:	6078      	str	r0, [r7, #4]
70007a82:	4608      	mov	r0, r1
70007a84:	4611      	mov	r1, r2
70007a86:	461a      	mov	r2, r3
70007a88:	4603      	mov	r3, r0
70007a8a:	70fb      	strb	r3, [r7, #3]
70007a8c:	460b      	mov	r3, r1
70007a8e:	70bb      	strb	r3, [r7, #2]
70007a90:	4613      	mov	r3, r2
70007a92:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
70007a94:	2300      	movs	r3, #0
70007a96:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70007a98:	2300      	movs	r3, #0
70007a9a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
70007a9c:	687b      	ldr	r3, [r7, #4]
70007a9e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
70007aa2:	78bb      	ldrb	r3, [r7, #2]
70007aa4:	883a      	ldrh	r2, [r7, #0]
70007aa6:	78f9      	ldrb	r1, [r7, #3]
70007aa8:	f7fa ffcf 	bl	70002a4a <HAL_PCD_EP_Open>
70007aac:	4603      	mov	r3, r0
70007aae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70007ab0:	7bfb      	ldrb	r3, [r7, #15]
70007ab2:	4618      	mov	r0, r3
70007ab4:	f000 f90a 	bl	70007ccc <USBD_Get_USB_Status>
70007ab8:	4603      	mov	r3, r0
70007aba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70007abc:	7bbb      	ldrb	r3, [r7, #14]
}
70007abe:	4618      	mov	r0, r3
70007ac0:	3710      	adds	r7, #16
70007ac2:	46bd      	mov	sp, r7
70007ac4:	bd80      	pop	{r7, pc}

70007ac6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70007ac6:	b580      	push	{r7, lr}
70007ac8:	b084      	sub	sp, #16
70007aca:	af00      	add	r7, sp, #0
70007acc:	6078      	str	r0, [r7, #4]
70007ace:	460b      	mov	r3, r1
70007ad0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
70007ad2:	2300      	movs	r3, #0
70007ad4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70007ad6:	2300      	movs	r3, #0
70007ad8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
70007ada:	687b      	ldr	r3, [r7, #4]
70007adc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70007ae0:	78fa      	ldrb	r2, [r7, #3]
70007ae2:	4611      	mov	r1, r2
70007ae4:	4618      	mov	r0, r3
70007ae6:	f7fb f81a 	bl	70002b1e <HAL_PCD_EP_Close>
70007aea:	4603      	mov	r3, r0
70007aec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70007aee:	7bfb      	ldrb	r3, [r7, #15]
70007af0:	4618      	mov	r0, r3
70007af2:	f000 f8eb 	bl	70007ccc <USBD_Get_USB_Status>
70007af6:	4603      	mov	r3, r0
70007af8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70007afa:	7bbb      	ldrb	r3, [r7, #14]
}
70007afc:	4618      	mov	r0, r3
70007afe:	3710      	adds	r7, #16
70007b00:	46bd      	mov	sp, r7
70007b02:	bd80      	pop	{r7, pc}

70007b04 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70007b04:	b580      	push	{r7, lr}
70007b06:	b084      	sub	sp, #16
70007b08:	af00      	add	r7, sp, #0
70007b0a:	6078      	str	r0, [r7, #4]
70007b0c:	460b      	mov	r3, r1
70007b0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
70007b10:	2300      	movs	r3, #0
70007b12:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70007b14:	2300      	movs	r3, #0
70007b16:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
70007b18:	687b      	ldr	r3, [r7, #4]
70007b1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70007b1e:	78fa      	ldrb	r2, [r7, #3]
70007b20:	4611      	mov	r1, r2
70007b22:	4618      	mov	r0, r3
70007b24:	f7fb f8ba 	bl	70002c9c <HAL_PCD_EP_SetStall>
70007b28:	4603      	mov	r3, r0
70007b2a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70007b2c:	7bfb      	ldrb	r3, [r7, #15]
70007b2e:	4618      	mov	r0, r3
70007b30:	f000 f8cc 	bl	70007ccc <USBD_Get_USB_Status>
70007b34:	4603      	mov	r3, r0
70007b36:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70007b38:	7bbb      	ldrb	r3, [r7, #14]
}
70007b3a:	4618      	mov	r0, r3
70007b3c:	3710      	adds	r7, #16
70007b3e:	46bd      	mov	sp, r7
70007b40:	bd80      	pop	{r7, pc}

70007b42 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70007b42:	b580      	push	{r7, lr}
70007b44:	b084      	sub	sp, #16
70007b46:	af00      	add	r7, sp, #0
70007b48:	6078      	str	r0, [r7, #4]
70007b4a:	460b      	mov	r3, r1
70007b4c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
70007b4e:	2300      	movs	r3, #0
70007b50:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70007b52:	2300      	movs	r3, #0
70007b54:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
70007b56:	687b      	ldr	r3, [r7, #4]
70007b58:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70007b5c:	78fa      	ldrb	r2, [r7, #3]
70007b5e:	4611      	mov	r1, r2
70007b60:	4618      	mov	r0, r3
70007b62:	f7fb f8fe 	bl	70002d62 <HAL_PCD_EP_ClrStall>
70007b66:	4603      	mov	r3, r0
70007b68:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70007b6a:	7bfb      	ldrb	r3, [r7, #15]
70007b6c:	4618      	mov	r0, r3
70007b6e:	f000 f8ad 	bl	70007ccc <USBD_Get_USB_Status>
70007b72:	4603      	mov	r3, r0
70007b74:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70007b76:	7bbb      	ldrb	r3, [r7, #14]
}
70007b78:	4618      	mov	r0, r3
70007b7a:	3710      	adds	r7, #16
70007b7c:	46bd      	mov	sp, r7
70007b7e:	bd80      	pop	{r7, pc}

70007b80 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
70007b80:	b480      	push	{r7}
70007b82:	b085      	sub	sp, #20
70007b84:	af00      	add	r7, sp, #0
70007b86:	6078      	str	r0, [r7, #4]
70007b88:	460b      	mov	r3, r1
70007b8a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
70007b8c:	687b      	ldr	r3, [r7, #4]
70007b8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70007b92:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
70007b94:	f997 3003 	ldrsb.w	r3, [r7, #3]
70007b98:	2b00      	cmp	r3, #0
70007b9a:	da0b      	bge.n	70007bb4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
70007b9c:	78fb      	ldrb	r3, [r7, #3]
70007b9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
70007ba2:	68f9      	ldr	r1, [r7, #12]
70007ba4:	4613      	mov	r3, r2
70007ba6:	00db      	lsls	r3, r3, #3
70007ba8:	4413      	add	r3, r2
70007baa:	009b      	lsls	r3, r3, #2
70007bac:	440b      	add	r3, r1
70007bae:	3316      	adds	r3, #22
70007bb0:	781b      	ldrb	r3, [r3, #0]
70007bb2:	e00b      	b.n	70007bcc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
70007bb4:	78fb      	ldrb	r3, [r7, #3]
70007bb6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
70007bba:	68f9      	ldr	r1, [r7, #12]
70007bbc:	4613      	mov	r3, r2
70007bbe:	00db      	lsls	r3, r3, #3
70007bc0:	4413      	add	r3, r2
70007bc2:	009b      	lsls	r3, r3, #2
70007bc4:	440b      	add	r3, r1
70007bc6:	f203 2356 	addw	r3, r3, #598	@ 0x256
70007bca:	781b      	ldrb	r3, [r3, #0]
  }
}
70007bcc:	4618      	mov	r0, r3
70007bce:	3714      	adds	r7, #20
70007bd0:	46bd      	mov	sp, r7
70007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
70007bd6:	4770      	bx	lr

70007bd8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
70007bd8:	b580      	push	{r7, lr}
70007bda:	b084      	sub	sp, #16
70007bdc:	af00      	add	r7, sp, #0
70007bde:	6078      	str	r0, [r7, #4]
70007be0:	460b      	mov	r3, r1
70007be2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
70007be4:	2300      	movs	r3, #0
70007be6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
70007be8:	2300      	movs	r3, #0
70007bea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
70007bec:	687b      	ldr	r3, [r7, #4]
70007bee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
70007bf2:	78fa      	ldrb	r2, [r7, #3]
70007bf4:	4611      	mov	r1, r2
70007bf6:	4618      	mov	r0, r3
70007bf8:	f7fa ff03 	bl	70002a02 <HAL_PCD_SetAddress>
70007bfc:	4603      	mov	r3, r0
70007bfe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
70007c00:	7bfb      	ldrb	r3, [r7, #15]
70007c02:	4618      	mov	r0, r3
70007c04:	f000 f862 	bl	70007ccc <USBD_Get_USB_Status>
70007c08:	4603      	mov	r3, r0
70007c0a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
70007c0c:	7bbb      	ldrb	r3, [r7, #14]
}
70007c0e:	4618      	mov	r0, r3
70007c10:	3710      	adds	r7, #16
70007c12:	46bd      	mov	sp, r7
70007c14:	bd80      	pop	{r7, pc}

70007c16 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
70007c16:	b580      	push	{r7, lr}
70007c18:	b086      	sub	sp, #24
70007c1a:	af00      	add	r7, sp, #0
70007c1c:	60f8      	str	r0, [r7, #12]
70007c1e:	607a      	str	r2, [r7, #4]
70007c20:	603b      	str	r3, [r7, #0]
70007c22:	460b      	mov	r3, r1
70007c24:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
70007c26:	2300      	movs	r3, #0
70007c28:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
70007c2a:	2300      	movs	r3, #0
70007c2c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
70007c2e:	68fb      	ldr	r3, [r7, #12]
70007c30:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
70007c34:	7af9      	ldrb	r1, [r7, #11]
70007c36:	683b      	ldr	r3, [r7, #0]
70007c38:	687a      	ldr	r2, [r7, #4]
70007c3a:	f7fa fff5 	bl	70002c28 <HAL_PCD_EP_Transmit>
70007c3e:	4603      	mov	r3, r0
70007c40:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
70007c42:	7dfb      	ldrb	r3, [r7, #23]
70007c44:	4618      	mov	r0, r3
70007c46:	f000 f841 	bl	70007ccc <USBD_Get_USB_Status>
70007c4a:	4603      	mov	r3, r0
70007c4c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
70007c4e:	7dbb      	ldrb	r3, [r7, #22]
}
70007c50:	4618      	mov	r0, r3
70007c52:	3718      	adds	r7, #24
70007c54:	46bd      	mov	sp, r7
70007c56:	bd80      	pop	{r7, pc}

70007c58 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
70007c58:	b580      	push	{r7, lr}
70007c5a:	b086      	sub	sp, #24
70007c5c:	af00      	add	r7, sp, #0
70007c5e:	60f8      	str	r0, [r7, #12]
70007c60:	607a      	str	r2, [r7, #4]
70007c62:	603b      	str	r3, [r7, #0]
70007c64:	460b      	mov	r3, r1
70007c66:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
70007c68:	2300      	movs	r3, #0
70007c6a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
70007c6c:	2300      	movs	r3, #0
70007c6e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
70007c70:	68fb      	ldr	r3, [r7, #12]
70007c72:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
70007c76:	7af9      	ldrb	r1, [r7, #11]
70007c78:	683b      	ldr	r3, [r7, #0]
70007c7a:	687a      	ldr	r2, [r7, #4]
70007c7c:	f7fa ff99 	bl	70002bb2 <HAL_PCD_EP_Receive>
70007c80:	4603      	mov	r3, r0
70007c82:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
70007c84:	7dfb      	ldrb	r3, [r7, #23]
70007c86:	4618      	mov	r0, r3
70007c88:	f000 f820 	bl	70007ccc <USBD_Get_USB_Status>
70007c8c:	4603      	mov	r3, r0
70007c8e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
70007c90:	7dbb      	ldrb	r3, [r7, #22]
}
70007c92:	4618      	mov	r0, r3
70007c94:	3718      	adds	r7, #24
70007c96:	46bd      	mov	sp, r7
70007c98:	bd80      	pop	{r7, pc}
	...

70007c9c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
70007c9c:	b480      	push	{r7}
70007c9e:	b083      	sub	sp, #12
70007ca0:	af00      	add	r7, sp, #0
70007ca2:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
70007ca4:	4b03      	ldr	r3, [pc, #12]	@ (70007cb4 <USBD_static_malloc+0x18>)
}
70007ca6:	4618      	mov	r0, r3
70007ca8:	370c      	adds	r7, #12
70007caa:	46bd      	mov	sp, r7
70007cac:	f85d 7b04 	ldr.w	r7, [sp], #4
70007cb0:	4770      	bx	lr
70007cb2:	bf00      	nop
70007cb4:	24027aa0 	.word	0x24027aa0

70007cb8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
70007cb8:	b480      	push	{r7}
70007cba:	b083      	sub	sp, #12
70007cbc:	af00      	add	r7, sp, #0
70007cbe:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
70007cc0:	bf00      	nop
70007cc2:	370c      	adds	r7, #12
70007cc4:	46bd      	mov	sp, r7
70007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
70007cca:	4770      	bx	lr

70007ccc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
70007ccc:	b480      	push	{r7}
70007cce:	b085      	sub	sp, #20
70007cd0:	af00      	add	r7, sp, #0
70007cd2:	4603      	mov	r3, r0
70007cd4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
70007cd6:	2300      	movs	r3, #0
70007cd8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
70007cda:	79fb      	ldrb	r3, [r7, #7]
70007cdc:	2b03      	cmp	r3, #3
70007cde:	d817      	bhi.n	70007d10 <USBD_Get_USB_Status+0x44>
70007ce0:	a201      	add	r2, pc, #4	@ (adr r2, 70007ce8 <USBD_Get_USB_Status+0x1c>)
70007ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70007ce6:	bf00      	nop
70007ce8:	70007cf9 	.word	0x70007cf9
70007cec:	70007cff 	.word	0x70007cff
70007cf0:	70007d05 	.word	0x70007d05
70007cf4:	70007d0b 	.word	0x70007d0b
  {
    case HAL_OK :
      usb_status = USBD_OK;
70007cf8:	2300      	movs	r3, #0
70007cfa:	73fb      	strb	r3, [r7, #15]
    break;
70007cfc:	e00b      	b.n	70007d16 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
70007cfe:	2303      	movs	r3, #3
70007d00:	73fb      	strb	r3, [r7, #15]
    break;
70007d02:	e008      	b.n	70007d16 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
70007d04:	2301      	movs	r3, #1
70007d06:	73fb      	strb	r3, [r7, #15]
    break;
70007d08:	e005      	b.n	70007d16 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
70007d0a:	2303      	movs	r3, #3
70007d0c:	73fb      	strb	r3, [r7, #15]
    break;
70007d0e:	e002      	b.n	70007d16 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
70007d10:	2303      	movs	r3, #3
70007d12:	73fb      	strb	r3, [r7, #15]
    break;
70007d14:	bf00      	nop
  }
  return usb_status;
70007d16:	7bfb      	ldrb	r3, [r7, #15]
}
70007d18:	4618      	mov	r0, r3
70007d1a:	3714      	adds	r7, #20
70007d1c:	46bd      	mov	sp, r7
70007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
70007d22:	4770      	bx	lr

70007d24 <memset>:
70007d24:	4402      	add	r2, r0
70007d26:	4603      	mov	r3, r0
70007d28:	4293      	cmp	r3, r2
70007d2a:	d100      	bne.n	70007d2e <memset+0xa>
70007d2c:	4770      	bx	lr
70007d2e:	f803 1b01 	strb.w	r1, [r3], #1
70007d32:	e7f9      	b.n	70007d28 <memset+0x4>

70007d34 <__libc_init_array>:
70007d34:	b570      	push	{r4, r5, r6, lr}
70007d36:	4d0d      	ldr	r5, [pc, #52]	@ (70007d6c <__libc_init_array+0x38>)
70007d38:	4c0d      	ldr	r4, [pc, #52]	@ (70007d70 <__libc_init_array+0x3c>)
70007d3a:	1b64      	subs	r4, r4, r5
70007d3c:	10a4      	asrs	r4, r4, #2
70007d3e:	2600      	movs	r6, #0
70007d40:	42a6      	cmp	r6, r4
70007d42:	d109      	bne.n	70007d58 <__libc_init_array+0x24>
70007d44:	4d0b      	ldr	r5, [pc, #44]	@ (70007d74 <__libc_init_array+0x40>)
70007d46:	4c0c      	ldr	r4, [pc, #48]	@ (70007d78 <__libc_init_array+0x44>)
70007d48:	f000 f826 	bl	70007d98 <_init>
70007d4c:	1b64      	subs	r4, r4, r5
70007d4e:	10a4      	asrs	r4, r4, #2
70007d50:	2600      	movs	r6, #0
70007d52:	42a6      	cmp	r6, r4
70007d54:	d105      	bne.n	70007d62 <__libc_init_array+0x2e>
70007d56:	bd70      	pop	{r4, r5, r6, pc}
70007d58:	f855 3b04 	ldr.w	r3, [r5], #4
70007d5c:	4798      	blx	r3
70007d5e:	3601      	adds	r6, #1
70007d60:	e7ee      	b.n	70007d40 <__libc_init_array+0xc>
70007d62:	f855 3b04 	ldr.w	r3, [r5], #4
70007d66:	4798      	blx	r3
70007d68:	3601      	adds	r6, #1
70007d6a:	e7f2      	b.n	70007d52 <__libc_init_array+0x1e>
70007d6c:	70007db8 	.word	0x70007db8
70007d70:	70007db8 	.word	0x70007db8
70007d74:	70007db8 	.word	0x70007db8
70007d78:	70007dbc 	.word	0x70007dbc

70007d7c <memcpy>:
70007d7c:	440a      	add	r2, r1
70007d7e:	4291      	cmp	r1, r2
70007d80:	f100 33ff 	add.w	r3, r0, #4294967295
70007d84:	d100      	bne.n	70007d88 <memcpy+0xc>
70007d86:	4770      	bx	lr
70007d88:	b510      	push	{r4, lr}
70007d8a:	f811 4b01 	ldrb.w	r4, [r1], #1
70007d8e:	f803 4f01 	strb.w	r4, [r3, #1]!
70007d92:	4291      	cmp	r1, r2
70007d94:	d1f9      	bne.n	70007d8a <memcpy+0xe>
70007d96:	bd10      	pop	{r4, pc}

70007d98 <_init>:
70007d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
70007d9a:	bf00      	nop
70007d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
70007d9e:	bc08      	pop	{r3}
70007da0:	469e      	mov	lr, r3
70007da2:	4770      	bx	lr

70007da4 <_fini>:
70007da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
70007da6:	bf00      	nop
70007da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
70007daa:	bc08      	pop	{r3}
70007dac:	469e      	mov	lr, r3
70007dae:	4770      	bx	lr
