{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 05 17:31:04 2025 " "Info: Processing started: Fri Dec 05 17:31:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel_rv32i -c toplevel_rv32i " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel_rv32i -c toplevel_rv32i" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_rv32i.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file toplevel_rv32i.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_rv32i " "Info: Found entity 1: toplevel_rv32i" {  } { { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_rv32i " "Info: Elaborating entity \"toplevel_rv32i\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "branch_taken toplevel_rv32i.v(44) " "Warning (10858): Verilog HDL warning at toplevel_rv32i.v(44): object branch_taken used but never assigned" {  } { { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 44 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "branch_taken 0 toplevel_rv32i.v(44) " "Warning (10030): Net \"branch_taken\" at toplevel_rv32i.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc_rv32i.v 1 1 " "Warning: Using design file pc_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc_rv32i " "Info: Found entity 1: pc_rv32i" {  } { { "pc_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/pc_rv32i.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_rv32i pc_rv32i:Blok_PC " "Info: Elaborating entity \"pc_rv32i\" for hierarchy \"pc_rv32i:Blok_PC\"" {  } { { "toplevel_rv32i.v" "Blok_PC" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "instr_rom_rv32i.v 1 1 " "Warning: Using design file instr_rom_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom_rv32i " "Info: Found entity 1: instr_rom_rv32i" {  } { { "instr_rom_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/instr_rom_rv32i.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom_rv32i instr_rom_rv32i:Blok_IMEM " "Info: Elaborating entity \"instr_rom_rv32i\" for hierarchy \"instr_rom_rv32i:Blok_IMEM\"" {  } { { "toplevel_rv32i.v" "Blok_IMEM" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_rom_rv32i:Blok_IMEM\|altsyncram:rom " "Info: Elaborating entity \"altsyncram\" for hierarchy \"instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\"" {  } { { "instr_rom_rv32i.v" "rom" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/instr_rom_rv32i.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_rom_rv32i:Blok_IMEM\|altsyncram:rom " "Info: Elaborated megafunction instantiation \"instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\"" {  } { { "instr_rom_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/instr_rom_rv32i.v" 34 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_rom_rv32i:Blok_IMEM\|altsyncram:rom " "Info: Instantiated megafunction \"instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imemory_rv32i.mif " "Info: Parameter \"init_file\" = \"imemory_rv32i.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "instr_rom_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/instr_rom_rv32i.v" 34 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_65s.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_65s.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_65s " "Info: Found entity 1: altsyncram_65s" {  } { { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_65s instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated " "Info: Elaborating entity \"altsyncram_65s\" for hierarchy \"instr_rom_rv32i:Blok_IMEM\|altsyncram:rom\|altsyncram_65s:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_a " "Warning: Variable or input pin \"data_a\" is defined but never used" {  } { { "db/altsyncram_65s.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_65s.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "instr_rom_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/instr_rom_rv32i.v" 34 0 0 } } { "toplevel_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 107 0 0 } }  } 0 0 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 256 imemory_rv32i.mif " "Critical Warning: Memory depth (32) in the design file differs from memory depth (256) in the Memory Initialization File \"imemory_rv32i.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "instr_rom_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/instr_rom_rv32i.v" 34 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl_unit_rv32i.v 1 1 " "Warning: Using design file ctrl_unit_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit_rv32i " "Info: Found entity 1: ctrl_unit_rv32i" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/ctrl_unit_rv32i.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit_rv32i ctrl_unit_rv32i:Blok_CU " "Info: Elaborating entity \"ctrl_unit_rv32i\" for hierarchy \"ctrl_unit_rv32i:Blok_CU\"" {  } { { "toplevel_rv32i.v" "Blok_CU" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 138 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrl_unit_rv32i.v(50) " "Warning (10270): Verilog HDL Case Statement warning at ctrl_unit_rv32i.v(50): incomplete case statement has no default case item" {  } { { "ctrl_unit_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/ctrl_unit_rv32i.v" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "reg_file_rv32i.v 1 1 " "Warning: Using design file reg_file_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_rv32i " "Info: Found entity 1: reg_file_rv32i" {  } { { "reg_file_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/reg_file_rv32i.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_rv32i reg_file_rv32i:Blok_RegFile " "Info: Elaborating entity \"reg_file_rv32i\" for hierarchy \"reg_file_rv32i:Blok_RegFile\"" {  } { { "toplevel_rv32i.v" "Blok_RegFile" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "imm_select_rv32i.v 1 1 " "Warning: Using design file imm_select_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 imm_select_rv32i " "Info: Found entity 1: imm_select_rv32i" {  } { { "imm_select_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/imm_select_rv32i.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_select_rv32i imm_select_rv32i:Blok_ImmGen " "Info: Elaborating entity \"imm_select_rv32i\" for hierarchy \"imm_select_rv32i:Blok_ImmGen\"" {  } { { "toplevel_rv32i.v" "Blok_ImmGen" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 imm_select_rv32i.v(32) " "Warning (10230): Verilog HDL assignment warning at imm_select_rv32i.v(32): truncated value with size 33 to match size of target (32)" {  } { { "imm_select_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/imm_select_rv32i.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "brancher_rv32i.v 1 1 " "Warning: Using design file brancher_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 brancher_rv32i " "Info: Found entity 1: brancher_rv32i" {  } { { "brancher_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/brancher_rv32i.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brancher_rv32i brancher_rv32i:Blok_BranchComp " "Info: Elaborating entity \"brancher_rv32i\" for hierarchy \"brancher_rv32i:Blok_BranchComp\"" {  } { { "toplevel_rv32i.v" "Blok_BranchComp" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu_rv32i.v 1 1 " "Warning: Using design file alu_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rv32i " "Info: Found entity 1: alu_rv32i" {  } { { "alu_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_rv32i.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_rv32i alu_rv32i:Blok_ALU " "Info: Elaborating entity \"alu_rv32i\" for hierarchy \"alu_rv32i:Blok_ALU\"" {  } { { "toplevel_rv32i.v" "Blok_ALU" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 192 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type alu_adder_rv32i.v(12) " "Warning (10463): Verilog HDL Declaration warning at alu_adder_rv32i.v(12): \"type\" is SystemVerilog-2005 keyword" {  } { { "alu_adder_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_adder_rv32i.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu_adder_rv32i.v 1 1 " "Warning: Using design file alu_adder_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu_adder_rv32i " "Info: Found entity 1: alu_adder_rv32i" {  } { { "alu_adder_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_adder_rv32i.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_adder_rv32i alu_rv32i:Blok_ALU\|alu_adder_rv32i:subblok_adder " "Info: Elaborating entity \"alu_adder_rv32i\" for hierarchy \"alu_rv32i:Blok_ALU\|alu_adder_rv32i:subblok_adder\"" {  } { { "alu_rv32i.v" "subblok_adder" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_rv32i.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type alu_gate_rv32i.v(12) " "Warning (10463): Verilog HDL Declaration warning at alu_gate_rv32i.v(12): \"type\" is SystemVerilog-2005 keyword" {  } { { "alu_gate_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_gate_rv32i.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu_gate_rv32i.v 1 1 " "Warning: Using design file alu_gate_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu_gate_rv32i " "Info: Found entity 1: alu_gate_rv32i" {  } { { "alu_gate_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_gate_rv32i.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_gate_rv32i alu_rv32i:Blok_ALU\|alu_gate_rv32i:subblok_gate " "Info: Elaborating entity \"alu_gate_rv32i\" for hierarchy \"alu_rv32i:Blok_ALU\|alu_gate_rv32i:subblok_gate\"" {  } { { "alu_rv32i.v" "subblok_gate" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_rv32i.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type alu_shifter_rv32i.v(12) " "Warning (10463): Verilog HDL Declaration warning at alu_shifter_rv32i.v(12): \"type\" is SystemVerilog-2005 keyword" {  } { { "alu_shifter_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_shifter_rv32i.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu_shifter_rv32i.v 1 1 " "Warning: Using design file alu_shifter_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu_shifter_rv32i " "Info: Found entity 1: alu_shifter_rv32i" {  } { { "alu_shifter_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_shifter_rv32i.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_shifter_rv32i alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter " "Info: Elaborating entity \"alu_shifter_rv32i\" for hierarchy \"alu_rv32i:Blok_ALU\|alu_shifter_rv32i:subblok_shifter\"" {  } { { "alu_rv32i.v" "subblok_shifter" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_rv32i.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type alu_slt_rv32i.v(12) " "Warning (10463): Verilog HDL Declaration warning at alu_slt_rv32i.v(12): \"type\" is SystemVerilog-2005 keyword" {  } { { "alu_slt_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_slt_rv32i.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu_slt_rv32i.v 1 1 " "Warning: Using design file alu_slt_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu_slt_rv32i " "Info: Found entity 1: alu_slt_rv32i" {  } { { "alu_slt_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_slt_rv32i.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_slt_rv32i alu_rv32i:Blok_ALU\|alu_slt_rv32i:subblok_slt " "Info: Elaborating entity \"alu_slt_rv32i\" for hierarchy \"alu_rv32i:Blok_ALU\|alu_slt_rv32i:subblok_slt\"" {  } { { "alu_rv32i.v" "subblok_slt" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/alu_rv32i.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "data_mem_rv32i.v 1 1 " "Warning: Using design file data_mem_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem_rv32i " "Info: Found entity 1: data_mem_rv32i" {  } { { "data_mem_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/data_mem_rv32i.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem_rv32i data_mem_rv32i:Blok_DMEM " "Info: Elaborating entity \"data_mem_rv32i\" for hierarchy \"data_mem_rv32i:Blok_DMEM\"" {  } { { "toplevel_rv32i.v" "Blok_DMEM" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem_rv32i:Blok_DMEM\|altsyncram:ram " "Info: Elaborating entity \"altsyncram\" for hierarchy \"data_mem_rv32i:Blok_DMEM\|altsyncram:ram\"" {  } { { "data_mem_rv32i.v" "ram" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/data_mem_rv32i.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem_rv32i:Blok_DMEM\|altsyncram:ram " "Info: Elaborated megafunction instantiation \"data_mem_rv32i:Blok_DMEM\|altsyncram:ram\"" {  } { { "data_mem_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/data_mem_rv32i.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem_rv32i:Blok_DMEM\|altsyncram:ram " "Info: Instantiated megafunction \"data_mem_rv32i:Blok_DMEM\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmemory.mif " "Info: Parameter \"init_file\" = \"dmemory.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info: Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "data_mem_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/data_mem_rv32i.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ov.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3ov.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ov " "Info: Found entity 1: altsyncram_3ov" {  } { { "db/altsyncram_3ov.tdf" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/db/altsyncram_3ov.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ov data_mem_rv32i:Blok_DMEM\|altsyncram:ram\|altsyncram_3ov:auto_generated " "Info: Elaborating entity \"altsyncram_3ov\" for hierarchy \"data_mem_rv32i:Blok_DMEM\|altsyncram:ram\|altsyncram_3ov:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type loadselect_rv32i.v(11) " "Warning (10463): Verilog HDL Declaration warning at loadselect_rv32i.v(11): \"type\" is SystemVerilog-2005 keyword" {  } { { "loadselect_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/loadselect_rv32i.v" 11 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "loadselect_rv32i.v 1 1 " "Warning: Using design file loadselect_rv32i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 loadselect_rv32i " "Info: Found entity 1: loadselect_rv32i" {  } { { "loadselect_rv32i.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/loadselect_rv32i.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadselect_rv32i loadselect_rv32i:Blok_LoadSelect " "Info: Elaborating entity \"loadselect_rv32i\" for hierarchy \"loadselect_rv32i:Blok_LoadSelect\"" {  } { { "toplevel_rv32i.v" "Blok_LoadSelect" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1_32bit.v 1 1 " "Warning: Using design file mux_4to1_32bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_32bit " "Info: Found entity 1: mux_4to1_32bit" {  } { { "mux_4to1_32bit.v" "" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/mux_4to1_32bit.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1_32bit mux_4to1_32bit:Blok_WBMux " "Info: Elaborating entity \"mux_4to1_32bit\" for hierarchy \"mux_4to1_32bit:Blok_WBMux\"" {  } { { "toplevel_rv32i.v" "Blok_WBMux" { Text "D:/Users/Rafi Ananta Alden/Documents/Kuliah/Semester 7/EL3011/EL3011_03_20251204_13222087/1_Lab/Tugas_2/toplevel_rv32i.v" 232 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2951 " "Info: Implemented 2951 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "352 " "Info: Implemented 352 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2533 " "Info: Implemented 2533 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 05 17:31:19 2025 " "Info: Processing ended: Fri Dec 05 17:31:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
