# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_axi4_lite_ipif_wrapper.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/statistics/tri_mode_ethernet_mac_0_vector_decode.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_block.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_resets.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_clocking.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_support.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_gt_common.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_common_reset.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxreset_seq.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gtrxpmarst_seq.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_init.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_tx_startup_fsm.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_startup_fsm.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_reset_wtd_timer.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_clk_gen.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard_gt.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_gtwizard.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_GTWIZARD_multi_gt.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_johnson_cntr.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_reset_sync.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_rx_elastic_buffer.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_rx_rate_adapt.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_sgmii_adapt.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_sync_block.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/transceiver/gig_ethernet_pcs_pma_0_transceiver.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/sgmii_adapt/gig_ethernet_pcs_pma_0_tx_rate_adapt.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0_block.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../tri_mode_ethernet_mac_0_ex.ip_user_files/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../imports/tri_mode_ethernet_mac_0_address_swap.v" \
"../../../../imports/tri_mode_ethernet_mac_0_axi_lite_sm.v" \
"../../../../imports/tri_mode_ethernet_mac_0_axi_mux.v" \
"../../../../imports/tri_mode_ethernet_mac_0_axi_pat_check.v" \
"../../../../imports/tri_mode_ethernet_mac_0_axi_pat_gen.v" \
"../../../../imports/tri_mode_ethernet_mac_0_axi_pipe.v" \
"../../../../imports/tri_mode_ethernet_mac_0_basic_pat_gen.v" \
"../../../../imports/tri_mode_ethernet_mac_0_bram_tdp.v" \
"../../../../imports/tri_mode_ethernet_mac_0_example_design.v" \
"../../../../imports/tri_mode_ethernet_mac_0_example_design_resets.v" \
"../../../../imports/tri_mode_ethernet_mac_0_fifo_block.v" \
"../../../../imports/tri_mode_ethernet_mac_0_frame_typ.v" \
"../../../../imports/tri_mode_ethernet_mac_0_reset_sync.v" \
"../../../../imports/tri_mode_ethernet_mac_0_rx_client_fifo.v" \
"../../../../imports/tri_mode_ethernet_mac_0_support.v" \
"../../../../imports/tri_mode_ethernet_mac_0_sync_block.v" \
"../../../../imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.v" \
"../../../../imports/tri_mode_ethernet_mac_0_tx_client_fifo.v" \
"../../../../imports/demo_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
