_svd: ../svd/stm32l0x0.svd

_modify:
  Flash:
    name: FLASH

ADC:
  CFGR1:
    _modify:
      AUTDLY:
        name: WAIT
  SMPR:
    _modify:
      SMPR:
        name: SMP

CRC:
  POL:
    _modify:
      Polynomialcoefficients:
        name: POL

"SPI*,I2S*":
  SR:
    _modify:
      TIFRFE:
        name: FRE

RCC:
  CR:
    _modify:
      CSSLSEON:
        name: CSSHSEON
  CCIPR:
    _merge:
      - "LPTIM1SEL*"
      - "I2C3SEL*"
      - "I2C1SEL*"
      - "LPUART1SEL*"
      - "USART2SEL*"
      - "USART1SEL*"
  CSR:
    _modify:
      LPWRSTF:
        name: LPWRRSTF
    _delete:
      - LSIIWDGLP
  AHBSMENR:
    _delete:
      - CRYPTSMEN
  APB1ENR:
    _delete:
      - TIM3EN

PWR:
  CR:
    # LPDS only exists in the L0x0 family
    LPDS:
      MAIN_MODE: [0, "Voltage regulator in Main mode during Deepsleep mode (Stop mode)"]
      LOW_POWER_MODE: [1, "Voltage regulator switches to low-power mode when the CPU enters Deepsleep mode (Stop mode)"]

_include:
 - ./common_patches/l0_firewall.yaml
 - ./common_patches/l0_pwr_mode.yaml
 - ./common_patches/l0_pwr_wakeup.yaml
 - ./common_patches/l0_rtc.yaml
 - ./common_patches/l0_tim.yaml
 - ./common_patches/l0_nvic_prio_bits.yaml
 - ./common_patches/merge_USART_CR1_DEATx_fields.yaml
 - ./common_patches/merge_USART_CR2_ADDx_fields.yaml
 - ./common_patches/merge_USART_CR2_ABRMODx_fields.yaml
 - ./common_patches/merge_USART_CR1_DEDTx_fields.yaml
 - ./common_patches/merge_LPUART_CR1_DEATx_fields.yaml
 - ./common_patches/merge_LPUART_CR1_DEDTx_fields.yaml
 - ./common_patches/rename_LPUART_CR2_DATAINV_field.yaml
 - ./common_patches/merge_LPUART_CR2_ADDx_fields.yaml
 - ./common_patches/rename_USART_CR2_DATAINV_field.yaml
 - ./common_patches/merge_USART_BRR_fields.yaml
 - ./common_patches/remove_l0_mpu.yaml
 - ./common_patches/remove_l0_scb.yaml
 - ./common_patches/remove_l0_stk.yaml
 - ../peripherals/adc/adc_l0.yaml
 - common_patches/crc/crc_rename_init.yaml
 - ../peripherals/crc/crc_advanced.yaml
 - ../peripherals/crc/crc_idr_8bit.yaml
 - ../peripherals/crc/crc_with_polysize.yaml
 - ../peripherals/crc/crc_pol.yaml
 - ../peripherals/dbg/dbg_l0.yaml
 - ../peripherals/dma/dma_v1_with_remapping.yaml
 - ../peripherals/exti/exti.yaml
 - ../peripherals/flash/flash_l0.yaml
 - ../peripherals/fw/fw_l0_l4.yaml
 - ../peripherals/gpio/gpio_l0.yaml
 - ../peripherals/i2c/i2c_v2.yaml
 - ../peripherals/iwdg/iwdg_with_WINR.yaml
 - ../peripherals/lptim/lptim_v1.yaml
 - ../peripherals/nvic/nvic_v1.yaml
 - ../peripherals/pwr/pwr_l0.yaml
 - ../peripherals/rcc/rcc_l0_l1_common.yaml
 - ../peripherals/rcc/rcc_l0x0.yaml
 - ../peripherals/rtc/rtc_common.yaml
 - ../peripherals/rtc/rtc_l0.yaml
 - ../peripherals/spi/spi_l0.yaml
 - ../peripherals/syscfg/syscfg_l0x0.yaml
 - common_patches/tim/common.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim_l0.yaml
 - ../peripherals/tim/tim2345_16bit.yaml
 - common_patches/tim/tim_ccr.yaml
 - ../peripherals/tim/v1/ccm.yaml
 - ../peripherals/usart/lpuart_v2A.yaml
 - ../peripherals/usart/usart_v2B1.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/dma/dma_v1.yaml
