Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 775c300d1d4e4267a9b476c98f32fb74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot acc_wrapper_tb_behav xil_defaultlib.acc_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <agu_out_test> does not exist in entity <acc_wrapper>.  Please compare the definition of block <acc_wrapper> to its component declaration and its instantion to detect the mismatch. [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/tb/acc_wrapper_tb.vhd:71]
ERROR: [VRFC 10-718] formal port <wgu_out0_test> does not exist in entity <acc_wrapper>.  Please compare the definition of block <acc_wrapper> to its component declaration and its instantion to detect the mismatch. [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/tb/acc_wrapper_tb.vhd:72]
ERROR: [VRFC 10-718] formal port <wgu_out1_test> does not exist in entity <acc_wrapper>.  Please compare the definition of block <acc_wrapper> to its component declaration and its instantion to detect the mismatch. [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/tb/acc_wrapper_tb.vhd:73]
ERROR: [VRFC 10-718] formal port <done_test> does not exist in entity <acc_wrapper>.  Please compare the definition of block <acc_wrapper> to its component declaration and its instantion to detect the mismatch. [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/tb/acc_wrapper_tb.vhd:74]
ERROR: [VRFC 10-718] formal port <fsm_state_test> does not exist in entity <acc_wrapper>.  Please compare the definition of block <acc_wrapper> to its component declaration and its instantion to detect the mismatch. [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/tb/acc_wrapper_tb.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit acc_wrapper_tb in library work failed.
