# AES-256-SystemVerilog
Implementation of AES-256 encryption/decryption in SystemVerilog. Validation hardware will be the TUL PYNQ Z2 board. 
