This contains the UVM testbench for the simon project.
Contains a driver, monitor, and environment adhering as much as possible to
best practices.

Intended to be used in conjunction with the SystemVerilog contained in rtl/src/
along with Vivado simulator to provide verification and coverage for the simon
project.  For project details and video walkthru see tdell.xyz
