#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f5571d6cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f55721b5b0_0 .net "PC", 31 0, v000001f557215260_0;  1 drivers
v000001f55721a250_0 .var "clk", 0 0;
v000001f55721b470_0 .net "clkout", 0 0, L_000001f55721c080;  1 drivers
v000001f55721b510_0 .net "cycles_consumed", 31 0, v000001f55721a9d0_0;  1 drivers
v000001f55721bbf0_0 .var "rst", 0 0;
S_000001f5571d7010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f5571d6cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f5571ef3d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f5571ef408 .param/l "add" 0 4 5, C4<100000>;
P_000001f5571ef440 .param/l "addi" 0 4 8, C4<001000>;
P_000001f5571ef478 .param/l "addu" 0 4 5, C4<100001>;
P_000001f5571ef4b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f5571ef4e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f5571ef520 .param/l "beq" 0 4 10, C4<000100>;
P_000001f5571ef558 .param/l "bne" 0 4 10, C4<000101>;
P_000001f5571ef590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f5571ef5c8 .param/l "j" 0 4 12, C4<000010>;
P_000001f5571ef600 .param/l "jal" 0 4 12, C4<000011>;
P_000001f5571ef638 .param/l "jr" 0 4 6, C4<001000>;
P_000001f5571ef670 .param/l "lw" 0 4 8, C4<100011>;
P_000001f5571ef6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f5571ef6e0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f5571ef718 .param/l "ori" 0 4 8, C4<001101>;
P_000001f5571ef750 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f5571ef788 .param/l "sll" 0 4 6, C4<000000>;
P_000001f5571ef7c0 .param/l "slt" 0 4 5, C4<101010>;
P_000001f5571ef7f8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f5571ef830 .param/l "srl" 0 4 6, C4<000010>;
P_000001f5571ef868 .param/l "sub" 0 4 5, C4<100010>;
P_000001f5571ef8a0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f5571ef8d8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f5571ef910 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f5571ef948 .param/l "xori" 0 4 8, C4<001110>;
L_000001f55721c940 .functor NOT 1, v000001f55721bbf0_0, C4<0>, C4<0>, C4<0>;
L_000001f55721c860 .functor NOT 1, v000001f55721bbf0_0, C4<0>, C4<0>, C4<0>;
L_000001f55721c5c0 .functor NOT 1, v000001f55721bbf0_0, C4<0>, C4<0>, C4<0>;
L_000001f55721c630 .functor NOT 1, v000001f55721bbf0_0, C4<0>, C4<0>, C4<0>;
L_000001f55721c470 .functor NOT 1, v000001f55721bbf0_0, C4<0>, C4<0>, C4<0>;
L_000001f55721cbe0 .functor NOT 1, v000001f55721bbf0_0, C4<0>, C4<0>, C4<0>;
L_000001f55721c0f0 .functor NOT 1, v000001f55721bbf0_0, C4<0>, C4<0>, C4<0>;
L_000001f55721c160 .functor NOT 1, v000001f55721bbf0_0, C4<0>, C4<0>, C4<0>;
L_000001f55721c080 .functor OR 1, v000001f55721a250_0, v000001f5571e4110_0, C4<0>, C4<0>;
L_000001f55721ce80 .functor OR 1, L_000001f5572bf9c0, L_000001f5572be200, C4<0>, C4<0>;
L_000001f55721ce10 .functor AND 1, L_000001f5572bfa60, L_000001f5572bf740, C4<1>, C4<1>;
L_000001f55721c780 .functor NOT 1, v000001f55721bbf0_0, C4<0>, C4<0>, C4<0>;
L_000001f55721c550 .functor OR 1, L_000001f5572be980, L_000001f5572be5c0, C4<0>, C4<0>;
L_000001f55721c1d0 .functor OR 1, L_000001f55721c550, L_000001f5572be660, C4<0>, C4<0>;
L_000001f55721cb00 .functor OR 1, L_000001f5572bf2e0, L_000001f5572cff00, C4<0>, C4<0>;
L_000001f55721cda0 .functor AND 1, L_000001f5572bf240, L_000001f55721cb00, C4<1>, C4<1>;
L_000001f55721cef0 .functor OR 1, L_000001f5572d1120, L_000001f5572d04a0, C4<0>, C4<0>;
L_000001f55721c6a0 .functor AND 1, L_000001f5572d18a0, L_000001f55721cef0, C4<1>, C4<1>;
L_000001f55721cc50 .functor NOT 1, L_000001f55721c080, C4<0>, C4<0>, C4<0>;
v000001f5572154e0_0 .net "ALUOp", 3 0, v000001f5571e32b0_0;  1 drivers
v000001f557215580_0 .net "ALUResult", 31 0, v000001f557215c60_0;  1 drivers
v000001f557215800_0 .net "ALUSrc", 0 0, v000001f5571e3df0_0;  1 drivers
v000001f557217270_0 .net "ALUin2", 31 0, L_000001f5572d0e00;  1 drivers
v000001f5572179f0_0 .net "MemReadEn", 0 0, v000001f5571e2ef0_0;  1 drivers
v000001f557216b90_0 .net "MemWriteEn", 0 0, v000001f5571e44d0_0;  1 drivers
v000001f557217950_0 .net "MemtoReg", 0 0, v000001f5571e41b0_0;  1 drivers
v000001f557217630_0 .net "PC", 31 0, v000001f557215260_0;  alias, 1 drivers
v000001f557216230_0 .net "PCPlus1", 31 0, L_000001f5572bdee0;  1 drivers
v000001f557217ef0_0 .net "PCsrc", 0 0, v000001f557215760_0;  1 drivers
v000001f5572162d0_0 .net "RegDst", 0 0, v000001f5571e2f90_0;  1 drivers
v000001f557216910_0 .net "RegWriteEn", 0 0, v000001f5571e3f30_0;  1 drivers
v000001f557216cd0_0 .net "WriteRegister", 4 0, L_000001f5572bf4c0;  1 drivers
v000001f557216a50_0 .net *"_ivl_0", 0 0, L_000001f55721c940;  1 drivers
L_000001f557271ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f557216ff0_0 .net/2u *"_ivl_10", 4 0, L_000001f557271ec0;  1 drivers
L_000001f5572722b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557217e50_0 .net *"_ivl_101", 15 0, L_000001f5572722b0;  1 drivers
v000001f557217450_0 .net *"_ivl_102", 31 0, L_000001f5572be340;  1 drivers
L_000001f5572722f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5572176d0_0 .net *"_ivl_105", 25 0, L_000001f5572722f8;  1 drivers
L_000001f557272340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557217a90_0 .net/2u *"_ivl_106", 31 0, L_000001f557272340;  1 drivers
v000001f557217db0_0 .net *"_ivl_108", 0 0, L_000001f5572bfa60;  1 drivers
L_000001f557272388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f557217b30_0 .net/2u *"_ivl_110", 5 0, L_000001f557272388;  1 drivers
v000001f5572160f0_0 .net *"_ivl_112", 0 0, L_000001f5572bf740;  1 drivers
v000001f557217770_0 .net *"_ivl_115", 0 0, L_000001f55721ce10;  1 drivers
v000001f5572167d0_0 .net *"_ivl_116", 47 0, L_000001f5572bfb00;  1 drivers
L_000001f5572723d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557217810_0 .net *"_ivl_119", 15 0, L_000001f5572723d0;  1 drivers
L_000001f557271f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f557217bd0_0 .net/2u *"_ivl_12", 5 0, L_000001f557271f08;  1 drivers
v000001f5572178b0_0 .net *"_ivl_120", 47 0, L_000001f5572be020;  1 drivers
L_000001f557272418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557216d70_0 .net *"_ivl_123", 15 0, L_000001f557272418;  1 drivers
v000001f5572169b0_0 .net *"_ivl_125", 0 0, L_000001f5572bef20;  1 drivers
v000001f557217c70_0 .net *"_ivl_126", 31 0, L_000001f5572bee80;  1 drivers
v000001f557216050_0 .net *"_ivl_128", 47 0, L_000001f5572be840;  1 drivers
v000001f557216730_0 .net *"_ivl_130", 47 0, L_000001f5572bf420;  1 drivers
v000001f557216410_0 .net *"_ivl_132", 47 0, L_000001f5572befc0;  1 drivers
v000001f557216190_0 .net *"_ivl_134", 47 0, L_000001f5572be7a0;  1 drivers
v000001f557216370_0 .net *"_ivl_14", 0 0, L_000001f55721b970;  1 drivers
v000001f557216af0_0 .net *"_ivl_140", 0 0, L_000001f55721c780;  1 drivers
L_000001f5572724a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557217d10_0 .net/2u *"_ivl_142", 31 0, L_000001f5572724a8;  1 drivers
L_000001f557272580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f5572164b0_0 .net/2u *"_ivl_146", 5 0, L_000001f557272580;  1 drivers
v000001f557217310_0 .net *"_ivl_148", 0 0, L_000001f5572be980;  1 drivers
L_000001f5572725c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f557216f50_0 .net/2u *"_ivl_150", 5 0, L_000001f5572725c8;  1 drivers
v000001f557216550_0 .net *"_ivl_152", 0 0, L_000001f5572be5c0;  1 drivers
v000001f5572165f0_0 .net *"_ivl_155", 0 0, L_000001f55721c550;  1 drivers
L_000001f557272610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f557216870_0 .net/2u *"_ivl_156", 5 0, L_000001f557272610;  1 drivers
v000001f5572173b0_0 .net *"_ivl_158", 0 0, L_000001f5572be660;  1 drivers
L_000001f557271f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f557216eb0_0 .net/2u *"_ivl_16", 4 0, L_000001f557271f50;  1 drivers
v000001f557216690_0 .net *"_ivl_161", 0 0, L_000001f55721c1d0;  1 drivers
L_000001f557272658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557216c30_0 .net/2u *"_ivl_162", 15 0, L_000001f557272658;  1 drivers
v000001f557216e10_0 .net *"_ivl_164", 31 0, L_000001f5572be8e0;  1 drivers
v000001f557217090_0 .net *"_ivl_167", 0 0, L_000001f5572bea20;  1 drivers
v000001f5572174f0_0 .net *"_ivl_168", 15 0, L_000001f5572beac0;  1 drivers
v000001f557217130_0 .net *"_ivl_170", 31 0, L_000001f5572bede0;  1 drivers
v000001f557217590_0 .net *"_ivl_174", 31 0, L_000001f5572beca0;  1 drivers
L_000001f5572726a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5572171d0_0 .net *"_ivl_177", 25 0, L_000001f5572726a0;  1 drivers
L_000001f5572726e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5572184c0_0 .net/2u *"_ivl_178", 31 0, L_000001f5572726e8;  1 drivers
v000001f557218880_0 .net *"_ivl_180", 0 0, L_000001f5572bf240;  1 drivers
L_000001f557272730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f5572190a0_0 .net/2u *"_ivl_182", 5 0, L_000001f557272730;  1 drivers
v000001f557219b40_0 .net *"_ivl_184", 0 0, L_000001f5572bf2e0;  1 drivers
L_000001f557272778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f5572182e0_0 .net/2u *"_ivl_186", 5 0, L_000001f557272778;  1 drivers
v000001f557219dc0_0 .net *"_ivl_188", 0 0, L_000001f5572cff00;  1 drivers
v000001f557218560_0 .net *"_ivl_19", 4 0, L_000001f55721ba10;  1 drivers
v000001f557219460_0 .net *"_ivl_191", 0 0, L_000001f55721cb00;  1 drivers
v000001f557218a60_0 .net *"_ivl_193", 0 0, L_000001f55721cda0;  1 drivers
L_000001f5572727c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f5572196e0_0 .net/2u *"_ivl_194", 5 0, L_000001f5572727c0;  1 drivers
v000001f557218600_0 .net *"_ivl_196", 0 0, L_000001f5572d0220;  1 drivers
L_000001f557272808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f557219be0_0 .net/2u *"_ivl_198", 31 0, L_000001f557272808;  1 drivers
L_000001f557271e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f557219280_0 .net/2u *"_ivl_2", 5 0, L_000001f557271e78;  1 drivers
v000001f5572193c0_0 .net *"_ivl_20", 4 0, L_000001f55721aed0;  1 drivers
v000001f557218740_0 .net *"_ivl_200", 31 0, L_000001f5572d1300;  1 drivers
v000001f557218920_0 .net *"_ivl_204", 31 0, L_000001f5572d0fe0;  1 drivers
L_000001f557272850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5572191e0_0 .net *"_ivl_207", 25 0, L_000001f557272850;  1 drivers
L_000001f557272898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557219c80_0 .net/2u *"_ivl_208", 31 0, L_000001f557272898;  1 drivers
v000001f557218420_0 .net *"_ivl_210", 0 0, L_000001f5572d18a0;  1 drivers
L_000001f5572728e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f557219e60_0 .net/2u *"_ivl_212", 5 0, L_000001f5572728e0;  1 drivers
v000001f557219500_0 .net *"_ivl_214", 0 0, L_000001f5572d1120;  1 drivers
L_000001f557272928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f557218380_0 .net/2u *"_ivl_216", 5 0, L_000001f557272928;  1 drivers
v000001f5572181a0_0 .net *"_ivl_218", 0 0, L_000001f5572d04a0;  1 drivers
v000001f557219960_0 .net *"_ivl_221", 0 0, L_000001f55721cef0;  1 drivers
v000001f557218d80_0 .net *"_ivl_223", 0 0, L_000001f55721c6a0;  1 drivers
L_000001f557272970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f557219a00_0 .net/2u *"_ivl_224", 5 0, L_000001f557272970;  1 drivers
v000001f557218ba0_0 .net *"_ivl_226", 0 0, L_000001f5572d19e0;  1 drivers
v000001f557218e20_0 .net *"_ivl_228", 31 0, L_000001f5572d1c60;  1 drivers
v000001f5572187e0_0 .net *"_ivl_24", 0 0, L_000001f55721c5c0;  1 drivers
L_000001f557271f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f557219640_0 .net/2u *"_ivl_26", 4 0, L_000001f557271f98;  1 drivers
v000001f557219aa0_0 .net *"_ivl_29", 4 0, L_000001f55721a1b0;  1 drivers
v000001f557219780_0 .net *"_ivl_32", 0 0, L_000001f55721c630;  1 drivers
L_000001f557271fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f557218ec0_0 .net/2u *"_ivl_34", 4 0, L_000001f557271fe0;  1 drivers
v000001f5572189c0_0 .net *"_ivl_37", 4 0, L_000001f55721b010;  1 drivers
v000001f557219820_0 .net *"_ivl_40", 0 0, L_000001f55721c470;  1 drivers
L_000001f557272028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557218060_0 .net/2u *"_ivl_42", 15 0, L_000001f557272028;  1 drivers
v000001f5572186a0_0 .net *"_ivl_45", 15 0, L_000001f5572bf560;  1 drivers
v000001f557218b00_0 .net *"_ivl_48", 0 0, L_000001f55721cbe0;  1 drivers
v000001f557218100_0 .net *"_ivl_5", 5 0, L_000001f55721be70;  1 drivers
L_000001f557272070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557218240_0 .net/2u *"_ivl_50", 36 0, L_000001f557272070;  1 drivers
L_000001f5572720b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557218ce0_0 .net/2u *"_ivl_52", 31 0, L_000001f5572720b8;  1 drivers
v000001f557218c40_0 .net *"_ivl_55", 4 0, L_000001f5572bf880;  1 drivers
v000001f557218f60_0 .net *"_ivl_56", 36 0, L_000001f5572bfd80;  1 drivers
v000001f557219000_0 .net *"_ivl_58", 36 0, L_000001f5572bf100;  1 drivers
v000001f557219140_0 .net *"_ivl_62", 0 0, L_000001f55721c0f0;  1 drivers
L_000001f557272100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f557219320_0 .net/2u *"_ivl_64", 5 0, L_000001f557272100;  1 drivers
v000001f5572195a0_0 .net *"_ivl_67", 5 0, L_000001f5572be2a0;  1 drivers
v000001f5572198c0_0 .net *"_ivl_70", 0 0, L_000001f55721c160;  1 drivers
L_000001f557272148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557219d20_0 .net/2u *"_ivl_72", 57 0, L_000001f557272148;  1 drivers
L_000001f557272190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557219f00_0 .net/2u *"_ivl_74", 31 0, L_000001f557272190;  1 drivers
v000001f55721b1f0_0 .net *"_ivl_77", 25 0, L_000001f5572be160;  1 drivers
v000001f55721bd30_0 .net *"_ivl_78", 57 0, L_000001f5572bf600;  1 drivers
v000001f55721a930_0 .net *"_ivl_8", 0 0, L_000001f55721c860;  1 drivers
v000001f55721ab10_0 .net *"_ivl_80", 57 0, L_000001f5572bf380;  1 drivers
L_000001f5572721d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f55721a430_0 .net/2u *"_ivl_84", 31 0, L_000001f5572721d8;  1 drivers
L_000001f557272220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f55721ac50_0 .net/2u *"_ivl_88", 5 0, L_000001f557272220;  1 drivers
v000001f55721bf10_0 .net *"_ivl_90", 0 0, L_000001f5572bf9c0;  1 drivers
L_000001f557272268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f55721a070_0 .net/2u *"_ivl_92", 5 0, L_000001f557272268;  1 drivers
v000001f55721a110_0 .net *"_ivl_94", 0 0, L_000001f5572be200;  1 drivers
v000001f55721bdd0_0 .net *"_ivl_97", 0 0, L_000001f55721ce80;  1 drivers
v000001f55721b650_0 .net *"_ivl_98", 47 0, L_000001f5572be0c0;  1 drivers
v000001f55721b0b0_0 .net "adderResult", 31 0, L_000001f5572be520;  1 drivers
v000001f55721a4d0_0 .net "address", 31 0, L_000001f5572bf6a0;  1 drivers
v000001f55721b150_0 .net "clk", 0 0, L_000001f55721c080;  alias, 1 drivers
v000001f55721a9d0_0 .var "cycles_consumed", 31 0;
v000001f55721a570_0 .net "extImm", 31 0, L_000001f5572bec00;  1 drivers
v000001f55721b6f0_0 .net "funct", 5 0, L_000001f5572bf920;  1 drivers
v000001f55721bb50_0 .net "hlt", 0 0, v000001f5571e4110_0;  1 drivers
v000001f55721bab0_0 .net "imm", 15 0, L_000001f5572bfce0;  1 drivers
v000001f55721a390_0 .net "immediate", 31 0, L_000001f5572d0860;  1 drivers
v000001f55721ad90_0 .net "input_clk", 0 0, v000001f55721a250_0;  1 drivers
v000001f55721a610_0 .net "instruction", 31 0, L_000001f5572beb60;  1 drivers
v000001f55721a750_0 .net "memoryReadData", 31 0, v000001f557214f40_0;  1 drivers
v000001f55721b290_0 .net "nextPC", 31 0, L_000001f5572be3e0;  1 drivers
v000001f55721a6b0_0 .net "opcode", 5 0, L_000001f55721b8d0;  1 drivers
v000001f55721a7f0_0 .net "rd", 4 0, L_000001f55721a2f0;  1 drivers
v000001f55721b330_0 .net "readData1", 31 0, L_000001f55721ca90;  1 drivers
v000001f55721a890_0 .net "readData1_w", 31 0, L_000001f5572d11c0;  1 drivers
v000001f55721aa70_0 .net "readData2", 31 0, L_000001f55721c4e0;  1 drivers
v000001f55721abb0_0 .net "rs", 4 0, L_000001f55721af70;  1 drivers
v000001f55721b790_0 .net "rst", 0 0, v000001f55721bbf0_0;  1 drivers
v000001f55721b830_0 .net "rt", 4 0, L_000001f5572bdf80;  1 drivers
v000001f55721acf0_0 .net "shamt", 31 0, L_000001f5572bf060;  1 drivers
v000001f55721ae30_0 .net "wire_instruction", 31 0, L_000001f55721c390;  1 drivers
v000001f55721b3d0_0 .net "writeData", 31 0, L_000001f5572d1260;  1 drivers
v000001f55721bc90_0 .net "zero", 0 0, L_000001f5572d0360;  1 drivers
L_000001f55721be70 .part L_000001f5572beb60, 26, 6;
L_000001f55721b8d0 .functor MUXZ 6, L_000001f55721be70, L_000001f557271e78, L_000001f55721c940, C4<>;
L_000001f55721b970 .cmp/eq 6, L_000001f55721b8d0, L_000001f557271f08;
L_000001f55721ba10 .part L_000001f5572beb60, 11, 5;
L_000001f55721aed0 .functor MUXZ 5, L_000001f55721ba10, L_000001f557271f50, L_000001f55721b970, C4<>;
L_000001f55721a2f0 .functor MUXZ 5, L_000001f55721aed0, L_000001f557271ec0, L_000001f55721c860, C4<>;
L_000001f55721a1b0 .part L_000001f5572beb60, 21, 5;
L_000001f55721af70 .functor MUXZ 5, L_000001f55721a1b0, L_000001f557271f98, L_000001f55721c5c0, C4<>;
L_000001f55721b010 .part L_000001f5572beb60, 16, 5;
L_000001f5572bdf80 .functor MUXZ 5, L_000001f55721b010, L_000001f557271fe0, L_000001f55721c630, C4<>;
L_000001f5572bf560 .part L_000001f5572beb60, 0, 16;
L_000001f5572bfce0 .functor MUXZ 16, L_000001f5572bf560, L_000001f557272028, L_000001f55721c470, C4<>;
L_000001f5572bf880 .part L_000001f5572beb60, 6, 5;
L_000001f5572bfd80 .concat [ 5 32 0 0], L_000001f5572bf880, L_000001f5572720b8;
L_000001f5572bf100 .functor MUXZ 37, L_000001f5572bfd80, L_000001f557272070, L_000001f55721cbe0, C4<>;
L_000001f5572bf060 .part L_000001f5572bf100, 0, 32;
L_000001f5572be2a0 .part L_000001f5572beb60, 0, 6;
L_000001f5572bf920 .functor MUXZ 6, L_000001f5572be2a0, L_000001f557272100, L_000001f55721c0f0, C4<>;
L_000001f5572be160 .part L_000001f5572beb60, 0, 26;
L_000001f5572bf600 .concat [ 26 32 0 0], L_000001f5572be160, L_000001f557272190;
L_000001f5572bf380 .functor MUXZ 58, L_000001f5572bf600, L_000001f557272148, L_000001f55721c160, C4<>;
L_000001f5572bf6a0 .part L_000001f5572bf380, 0, 32;
L_000001f5572bdee0 .arith/sum 32, v000001f557215260_0, L_000001f5572721d8;
L_000001f5572bf9c0 .cmp/eq 6, L_000001f55721b8d0, L_000001f557272220;
L_000001f5572be200 .cmp/eq 6, L_000001f55721b8d0, L_000001f557272268;
L_000001f5572be0c0 .concat [ 32 16 0 0], L_000001f5572bf6a0, L_000001f5572722b0;
L_000001f5572be340 .concat [ 6 26 0 0], L_000001f55721b8d0, L_000001f5572722f8;
L_000001f5572bfa60 .cmp/eq 32, L_000001f5572be340, L_000001f557272340;
L_000001f5572bf740 .cmp/eq 6, L_000001f5572bf920, L_000001f557272388;
L_000001f5572bfb00 .concat [ 32 16 0 0], L_000001f55721ca90, L_000001f5572723d0;
L_000001f5572be020 .concat [ 32 16 0 0], v000001f557215260_0, L_000001f557272418;
L_000001f5572bef20 .part L_000001f5572bfce0, 15, 1;
LS_000001f5572bee80_0_0 .concat [ 1 1 1 1], L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20;
LS_000001f5572bee80_0_4 .concat [ 1 1 1 1], L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20;
LS_000001f5572bee80_0_8 .concat [ 1 1 1 1], L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20;
LS_000001f5572bee80_0_12 .concat [ 1 1 1 1], L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20;
LS_000001f5572bee80_0_16 .concat [ 1 1 1 1], L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20;
LS_000001f5572bee80_0_20 .concat [ 1 1 1 1], L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20;
LS_000001f5572bee80_0_24 .concat [ 1 1 1 1], L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20;
LS_000001f5572bee80_0_28 .concat [ 1 1 1 1], L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20, L_000001f5572bef20;
LS_000001f5572bee80_1_0 .concat [ 4 4 4 4], LS_000001f5572bee80_0_0, LS_000001f5572bee80_0_4, LS_000001f5572bee80_0_8, LS_000001f5572bee80_0_12;
LS_000001f5572bee80_1_4 .concat [ 4 4 4 4], LS_000001f5572bee80_0_16, LS_000001f5572bee80_0_20, LS_000001f5572bee80_0_24, LS_000001f5572bee80_0_28;
L_000001f5572bee80 .concat [ 16 16 0 0], LS_000001f5572bee80_1_0, LS_000001f5572bee80_1_4;
L_000001f5572be840 .concat [ 16 32 0 0], L_000001f5572bfce0, L_000001f5572bee80;
L_000001f5572bf420 .arith/sum 48, L_000001f5572be020, L_000001f5572be840;
L_000001f5572befc0 .functor MUXZ 48, L_000001f5572bf420, L_000001f5572bfb00, L_000001f55721ce10, C4<>;
L_000001f5572be7a0 .functor MUXZ 48, L_000001f5572befc0, L_000001f5572be0c0, L_000001f55721ce80, C4<>;
L_000001f5572be520 .part L_000001f5572be7a0, 0, 32;
L_000001f5572be3e0 .functor MUXZ 32, L_000001f5572bdee0, L_000001f5572be520, v000001f557215760_0, C4<>;
L_000001f5572beb60 .functor MUXZ 32, L_000001f55721c390, L_000001f5572724a8, L_000001f55721c780, C4<>;
L_000001f5572be980 .cmp/eq 6, L_000001f55721b8d0, L_000001f557272580;
L_000001f5572be5c0 .cmp/eq 6, L_000001f55721b8d0, L_000001f5572725c8;
L_000001f5572be660 .cmp/eq 6, L_000001f55721b8d0, L_000001f557272610;
L_000001f5572be8e0 .concat [ 16 16 0 0], L_000001f5572bfce0, L_000001f557272658;
L_000001f5572bea20 .part L_000001f5572bfce0, 15, 1;
LS_000001f5572beac0_0_0 .concat [ 1 1 1 1], L_000001f5572bea20, L_000001f5572bea20, L_000001f5572bea20, L_000001f5572bea20;
LS_000001f5572beac0_0_4 .concat [ 1 1 1 1], L_000001f5572bea20, L_000001f5572bea20, L_000001f5572bea20, L_000001f5572bea20;
LS_000001f5572beac0_0_8 .concat [ 1 1 1 1], L_000001f5572bea20, L_000001f5572bea20, L_000001f5572bea20, L_000001f5572bea20;
LS_000001f5572beac0_0_12 .concat [ 1 1 1 1], L_000001f5572bea20, L_000001f5572bea20, L_000001f5572bea20, L_000001f5572bea20;
L_000001f5572beac0 .concat [ 4 4 4 4], LS_000001f5572beac0_0_0, LS_000001f5572beac0_0_4, LS_000001f5572beac0_0_8, LS_000001f5572beac0_0_12;
L_000001f5572bede0 .concat [ 16 16 0 0], L_000001f5572bfce0, L_000001f5572beac0;
L_000001f5572bec00 .functor MUXZ 32, L_000001f5572bede0, L_000001f5572be8e0, L_000001f55721c1d0, C4<>;
L_000001f5572beca0 .concat [ 6 26 0 0], L_000001f55721b8d0, L_000001f5572726a0;
L_000001f5572bf240 .cmp/eq 32, L_000001f5572beca0, L_000001f5572726e8;
L_000001f5572bf2e0 .cmp/eq 6, L_000001f5572bf920, L_000001f557272730;
L_000001f5572cff00 .cmp/eq 6, L_000001f5572bf920, L_000001f557272778;
L_000001f5572d0220 .cmp/eq 6, L_000001f55721b8d0, L_000001f5572727c0;
L_000001f5572d1300 .functor MUXZ 32, L_000001f5572bec00, L_000001f557272808, L_000001f5572d0220, C4<>;
L_000001f5572d0860 .functor MUXZ 32, L_000001f5572d1300, L_000001f5572bf060, L_000001f55721cda0, C4<>;
L_000001f5572d0fe0 .concat [ 6 26 0 0], L_000001f55721b8d0, L_000001f557272850;
L_000001f5572d18a0 .cmp/eq 32, L_000001f5572d0fe0, L_000001f557272898;
L_000001f5572d1120 .cmp/eq 6, L_000001f5572bf920, L_000001f5572728e0;
L_000001f5572d04a0 .cmp/eq 6, L_000001f5572bf920, L_000001f557272928;
L_000001f5572d19e0 .cmp/eq 6, L_000001f55721b8d0, L_000001f557272970;
L_000001f5572d1c60 .functor MUXZ 32, L_000001f55721ca90, v000001f557215260_0, L_000001f5572d19e0, C4<>;
L_000001f5572d11c0 .functor MUXZ 32, L_000001f5572d1c60, L_000001f55721c4e0, L_000001f55721c6a0, C4<>;
S_000001f5571d71a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f5571d7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f5571dd0d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f55721cf60 .functor NOT 1, v000001f5571e3df0_0, C4<0>, C4<0>, C4<0>;
v000001f5571e3530_0 .net *"_ivl_0", 0 0, L_000001f55721cf60;  1 drivers
v000001f5571e3210_0 .net "in1", 31 0, L_000001f55721c4e0;  alias, 1 drivers
v000001f5571e2d10_0 .net "in2", 31 0, L_000001f5572d0860;  alias, 1 drivers
v000001f5571e2950_0 .net "out", 31 0, L_000001f5572d0e00;  alias, 1 drivers
v000001f5571e2b30_0 .net "s", 0 0, v000001f5571e3df0_0;  alias, 1 drivers
L_000001f5572d0e00 .functor MUXZ 32, L_000001f5572d0860, L_000001f55721c4e0, L_000001f55721cf60, C4<>;
S_000001f5572369c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f5571d7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f557211a20 .param/l "RType" 0 4 2, C4<000000>;
P_000001f557211a58 .param/l "add" 0 4 5, C4<100000>;
P_000001f557211a90 .param/l "addi" 0 4 8, C4<001000>;
P_000001f557211ac8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f557211b00 .param/l "and_" 0 4 5, C4<100100>;
P_000001f557211b38 .param/l "andi" 0 4 8, C4<001100>;
P_000001f557211b70 .param/l "beq" 0 4 10, C4<000100>;
P_000001f557211ba8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f557211be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f557211c18 .param/l "j" 0 4 12, C4<000010>;
P_000001f557211c50 .param/l "jal" 0 4 12, C4<000011>;
P_000001f557211c88 .param/l "jr" 0 4 6, C4<001000>;
P_000001f557211cc0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f557211cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f557211d30 .param/l "or_" 0 4 5, C4<100101>;
P_000001f557211d68 .param/l "ori" 0 4 8, C4<001101>;
P_000001f557211da0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f557211dd8 .param/l "sll" 0 4 6, C4<000000>;
P_000001f557211e10 .param/l "slt" 0 4 5, C4<101010>;
P_000001f557211e48 .param/l "slti" 0 4 8, C4<101010>;
P_000001f557211e80 .param/l "srl" 0 4 6, C4<000010>;
P_000001f557211eb8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f557211ef0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f557211f28 .param/l "sw" 0 4 8, C4<101011>;
P_000001f557211f60 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f557211f98 .param/l "xori" 0 4 8, C4<001110>;
v000001f5571e32b0_0 .var "ALUOp", 3 0;
v000001f5571e3df0_0 .var "ALUSrc", 0 0;
v000001f5571e2ef0_0 .var "MemReadEn", 0 0;
v000001f5571e44d0_0 .var "MemWriteEn", 0 0;
v000001f5571e41b0_0 .var "MemtoReg", 0 0;
v000001f5571e2f90_0 .var "RegDst", 0 0;
v000001f5571e3f30_0 .var "RegWriteEn", 0 0;
v000001f5571e2bd0_0 .net "funct", 5 0, L_000001f5572bf920;  alias, 1 drivers
v000001f5571e4110_0 .var "hlt", 0 0;
v000001f5571e3e90_0 .net "opcode", 5 0, L_000001f55721b8d0;  alias, 1 drivers
v000001f5571e3ad0_0 .net "rst", 0 0, v000001f55721bbf0_0;  alias, 1 drivers
E_000001f5571dcb50 .event anyedge, v000001f5571e3ad0_0, v000001f5571e3e90_0, v000001f5571e2bd0_0;
S_000001f557236c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f5571d7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f5571dd8d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f55721c390 .functor BUFZ 32, L_000001f5572bf1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f5571e3350_0 .net "Data_Out", 31 0, L_000001f55721c390;  alias, 1 drivers
v000001f5571e30d0 .array "InstMem", 0 1023, 31 0;
v000001f5571e38f0_0 .net *"_ivl_0", 31 0, L_000001f5572bf1a0;  1 drivers
v000001f5571e35d0_0 .net *"_ivl_3", 9 0, L_000001f5572bed40;  1 drivers
v000001f5571e3710_0 .net *"_ivl_4", 11 0, L_000001f5572be480;  1 drivers
L_000001f557272460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5571e37b0_0 .net *"_ivl_7", 1 0, L_000001f557272460;  1 drivers
v000001f5571e3850_0 .net "addr", 31 0, v000001f557215260_0;  alias, 1 drivers
v000001f5571e4250_0 .var/i "i", 31 0;
L_000001f5572bf1a0 .array/port v000001f5571e30d0, L_000001f5572be480;
L_000001f5572bed40 .part v000001f557215260_0, 0, 10;
L_000001f5572be480 .concat [ 10 2 0 0], L_000001f5572bed40, L_000001f557272460;
S_000001f557181320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f5571d7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f55721ca90 .functor BUFZ 32, L_000001f5572bfba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f55721c4e0 .functor BUFZ 32, L_000001f5572bf7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f5571e42f0_0 .net *"_ivl_0", 31 0, L_000001f5572bfba0;  1 drivers
v000001f5571e4430_0 .net *"_ivl_10", 6 0, L_000001f5572be700;  1 drivers
L_000001f557272538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f5571c3f00_0 .net *"_ivl_13", 1 0, L_000001f557272538;  1 drivers
v000001f5571c2c40_0 .net *"_ivl_2", 6 0, L_000001f5572bfc40;  1 drivers
L_000001f5572724f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f557214ea0_0 .net *"_ivl_5", 1 0, L_000001f5572724f0;  1 drivers
v000001f557215b20_0 .net *"_ivl_8", 31 0, L_000001f5572bf7e0;  1 drivers
v000001f557214540_0 .net "clk", 0 0, L_000001f55721c080;  alias, 1 drivers
v000001f557215da0_0 .var/i "i", 31 0;
v000001f5572145e0_0 .net "readData1", 31 0, L_000001f55721ca90;  alias, 1 drivers
v000001f557215080_0 .net "readData2", 31 0, L_000001f55721c4e0;  alias, 1 drivers
v000001f557214360_0 .net "readRegister1", 4 0, L_000001f55721af70;  alias, 1 drivers
v000001f557215940_0 .net "readRegister2", 4 0, L_000001f5572bdf80;  alias, 1 drivers
v000001f5572142c0 .array "registers", 31 0, 31 0;
v000001f557214220_0 .net "rst", 0 0, v000001f55721bbf0_0;  alias, 1 drivers
v000001f5572153a0_0 .net "we", 0 0, v000001f5571e3f30_0;  alias, 1 drivers
v000001f557215ee0_0 .net "writeData", 31 0, L_000001f5572d1260;  alias, 1 drivers
v000001f557214fe0_0 .net "writeRegister", 4 0, L_000001f5572bf4c0;  alias, 1 drivers
E_000001f5571dd110/0 .event negedge, v000001f5571e3ad0_0;
E_000001f5571dd110/1 .event posedge, v000001f557214540_0;
E_000001f5571dd110 .event/or E_000001f5571dd110/0, E_000001f5571dd110/1;
L_000001f5572bfba0 .array/port v000001f5572142c0, L_000001f5572bfc40;
L_000001f5572bfc40 .concat [ 5 2 0 0], L_000001f55721af70, L_000001f5572724f0;
L_000001f5572bf7e0 .array/port v000001f5572142c0, L_000001f5572be700;
L_000001f5572be700 .concat [ 5 2 0 0], L_000001f5572bdf80, L_000001f557272538;
S_000001f5571814b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f557181320;
 .timescale 0 0;
v000001f5571e3fd0_0 .var/i "i", 31 0;
S_000001f55716af60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f5571d7010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f5571dd710 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f55721cd30 .functor NOT 1, v000001f5571e2f90_0, C4<0>, C4<0>, C4<0>;
v000001f5572159e0_0 .net *"_ivl_0", 0 0, L_000001f55721cd30;  1 drivers
v000001f557215a80_0 .net "in1", 4 0, L_000001f5572bdf80;  alias, 1 drivers
v000001f5572140e0_0 .net "in2", 4 0, L_000001f55721a2f0;  alias, 1 drivers
v000001f5572147c0_0 .net "out", 4 0, L_000001f5572bf4c0;  alias, 1 drivers
v000001f557215620_0 .net "s", 0 0, v000001f5571e2f90_0;  alias, 1 drivers
L_000001f5572bf4c0 .functor MUXZ 5, L_000001f55721a2f0, L_000001f5572bdf80, L_000001f55721cd30, C4<>;
S_000001f55716b0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f5571d7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f5571dd250 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f55721c240 .functor NOT 1, v000001f5571e41b0_0, C4<0>, C4<0>, C4<0>;
v000001f5572156c0_0 .net *"_ivl_0", 0 0, L_000001f55721c240;  1 drivers
v000001f557214180_0 .net "in1", 31 0, v000001f557215c60_0;  alias, 1 drivers
v000001f557214b80_0 .net "in2", 31 0, v000001f557214f40_0;  alias, 1 drivers
v000001f557214040_0 .net "out", 31 0, L_000001f5572d1260;  alias, 1 drivers
v000001f557214400_0 .net "s", 0 0, v000001f5571e41b0_0;  alias, 1 drivers
L_000001f5572d1260 .functor MUXZ 32, v000001f557214f40_0, v000001f557215c60_0, L_000001f55721c240, C4<>;
S_000001f5571b0980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f5571d7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f5571b0b10 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f5571b0b48 .param/l "AND" 0 9 12, C4<0010>;
P_000001f5571b0b80 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f5571b0bb8 .param/l "OR" 0 9 12, C4<0011>;
P_000001f5571b0bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f5571b0c28 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f5571b0c60 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f5571b0c98 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f5571b0cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f5571b0d08 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f5571b0d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f5571b0d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f5572729b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f557215bc0_0 .net/2u *"_ivl_0", 31 0, L_000001f5572729b8;  1 drivers
v000001f5572144a0_0 .net "opSel", 3 0, v000001f5571e32b0_0;  alias, 1 drivers
v000001f5572149a0_0 .net "operand1", 31 0, L_000001f5572d11c0;  alias, 1 drivers
v000001f557215440_0 .net "operand2", 31 0, L_000001f5572d0e00;  alias, 1 drivers
v000001f557215c60_0 .var "result", 31 0;
v000001f557215d00_0 .net "zero", 0 0, L_000001f5572d0360;  alias, 1 drivers
E_000001f5571dd150 .event anyedge, v000001f5571e32b0_0, v000001f5572149a0_0, v000001f5571e2950_0;
L_000001f5572d0360 .cmp/eq 32, v000001f557215c60_0, L_000001f5572729b8;
S_000001f55719a800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f5571d7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f5572710a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f5572710d8 .param/l "add" 0 4 5, C4<100000>;
P_000001f557271110 .param/l "addi" 0 4 8, C4<001000>;
P_000001f557271148 .param/l "addu" 0 4 5, C4<100001>;
P_000001f557271180 .param/l "and_" 0 4 5, C4<100100>;
P_000001f5572711b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f5572711f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f557271228 .param/l "bne" 0 4 10, C4<000101>;
P_000001f557271260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f557271298 .param/l "j" 0 4 12, C4<000010>;
P_000001f5572712d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f557271308 .param/l "jr" 0 4 6, C4<001000>;
P_000001f557271340 .param/l "lw" 0 4 8, C4<100011>;
P_000001f557271378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f5572713b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f5572713e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f557271420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f557271458 .param/l "sll" 0 4 6, C4<000000>;
P_000001f557271490 .param/l "slt" 0 4 5, C4<101010>;
P_000001f5572714c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f557271500 .param/l "srl" 0 4 6, C4<000010>;
P_000001f557271538 .param/l "sub" 0 4 5, C4<100010>;
P_000001f557271570 .param/l "subu" 0 4 5, C4<100011>;
P_000001f5572715a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f5572715e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f557271618 .param/l "xori" 0 4 8, C4<001110>;
v000001f557215760_0 .var "PCsrc", 0 0;
v000001f557215e40_0 .net "funct", 5 0, L_000001f5572bf920;  alias, 1 drivers
v000001f5572158a0_0 .net "opcode", 5 0, L_000001f55721b8d0;  alias, 1 drivers
v000001f557214680_0 .net "operand1", 31 0, L_000001f55721ca90;  alias, 1 drivers
v000001f557214720_0 .net "operand2", 31 0, L_000001f5572d0e00;  alias, 1 drivers
v000001f557214a40_0 .net "rst", 0 0, v000001f55721bbf0_0;  alias, 1 drivers
E_000001f5571dce90/0 .event anyedge, v000001f5571e3ad0_0, v000001f5571e3e90_0, v000001f5572145e0_0, v000001f5571e2950_0;
E_000001f5571dce90/1 .event anyedge, v000001f5571e2bd0_0;
E_000001f5571dce90 .event/or E_000001f5571dce90/0, E_000001f5571dce90/1;
S_000001f55719a990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f5571d7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f557214c20 .array "DataMem", 0 1023, 31 0;
v000001f5572151c0_0 .net "address", 31 0, v000001f557215c60_0;  alias, 1 drivers
v000001f557214d60_0 .net "clock", 0 0, L_000001f55721cc50;  1 drivers
v000001f557214cc0_0 .net "data", 31 0, L_000001f55721c4e0;  alias, 1 drivers
v000001f557214860_0 .var/i "i", 31 0;
v000001f557214f40_0 .var "q", 31 0;
v000001f557215120_0 .net "rden", 0 0, v000001f5571e2ef0_0;  alias, 1 drivers
v000001f557214900_0 .net "wren", 0 0, v000001f5571e44d0_0;  alias, 1 drivers
E_000001f5571dd7d0 .event posedge, v000001f557214d60_0;
S_000001f557166a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f5571d7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f5571dcc10 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f557214ae0_0 .net "PCin", 31 0, L_000001f5572be3e0;  alias, 1 drivers
v000001f557215260_0 .var "PCout", 31 0;
v000001f557214e00_0 .net "clk", 0 0, L_000001f55721c080;  alias, 1 drivers
v000001f557215300_0 .net "rst", 0 0, v000001f55721bbf0_0;  alias, 1 drivers
    .scope S_000001f55719a800;
T_0 ;
    %wait E_000001f5571dce90;
    %load/vec4 v000001f557214a40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f557215760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f5572158a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f557214680_0;
    %load/vec4 v000001f557214720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f5572158a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f557214680_0;
    %load/vec4 v000001f557214720_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f5572158a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f5572158a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f5572158a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f557215e40_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f557215760_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f557166a80;
T_1 ;
    %wait E_000001f5571dd110;
    %load/vec4 v000001f557215300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f557215260_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f557214ae0_0;
    %assign/vec4 v000001f557215260_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f557236c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5571e4250_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f5571e4250_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5571e4250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %load/vec4 v000001f5571e4250_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5571e4250_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5571e30d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f5572369c0;
T_3 ;
    %wait E_000001f5571dcb50;
    %load/vec4 v000001f5571e3ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f5571e4110_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5571e3f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5571e44d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5571e41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5571e2ef0_0, 0;
    %assign/vec4 v000001f5571e2f90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f5571e4110_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f5571e32b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f5571e3df0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5571e3f30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5571e44d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5571e41b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5571e2ef0_0, 0, 1;
    %store/vec4 v000001f5571e2f90_0, 0, 1;
    %load/vec4 v000001f5571e3e90_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e4110_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e2f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3f30_0, 0;
    %load/vec4 v000001f5571e2bd0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e2f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f5571e2f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e2ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e41b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e44d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5571e3df0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5571e32b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f557181320;
T_4 ;
    %wait E_000001f5571dd110;
    %fork t_1, S_000001f5571814b0;
    %jmp t_0;
    .scope S_000001f5571814b0;
t_1 ;
    %load/vec4 v000001f557214220_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5571e3fd0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f5571e3fd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5571e3fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5572142c0, 0, 4;
    %load/vec4 v000001f5571e3fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5571e3fd0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f5572153a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f557215ee0_0;
    %load/vec4 v000001f557214fe0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5572142c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f5572142c0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f557181320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f557181320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f557215da0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f557215da0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f557215da0_0;
    %ix/getv/s 4, v000001f557215da0_0;
    %load/vec4a v000001f5572142c0, 4;
    %ix/getv/s 4, v000001f557215da0_0;
    %load/vec4a v000001f5572142c0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f557215da0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f557215da0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f5571b0980;
T_6 ;
    %wait E_000001f5571dd150;
    %load/vec4 v000001f5572144a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f5572149a0_0;
    %load/vec4 v000001f557215440_0;
    %add;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f5572149a0_0;
    %load/vec4 v000001f557215440_0;
    %sub;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f5572149a0_0;
    %load/vec4 v000001f557215440_0;
    %and;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f5572149a0_0;
    %load/vec4 v000001f557215440_0;
    %or;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f5572149a0_0;
    %load/vec4 v000001f557215440_0;
    %xor;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f5572149a0_0;
    %load/vec4 v000001f557215440_0;
    %or;
    %inv;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f5572149a0_0;
    %load/vec4 v000001f557215440_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f557215440_0;
    %load/vec4 v000001f5572149a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f5572149a0_0;
    %ix/getv 4, v000001f557215440_0;
    %shiftl 4;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f5572149a0_0;
    %ix/getv 4, v000001f557215440_0;
    %shiftr 4;
    %assign/vec4 v000001f557215c60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f55719a990;
T_7 ;
    %wait E_000001f5571dd7d0;
    %load/vec4 v000001f557215120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f5572151c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f557214c20, 4;
    %assign/vec4 v000001f557214f40_0, 0;
T_7.0 ;
    %load/vec4 v000001f557214900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f557214cc0_0;
    %ix/getv 3, v000001f5572151c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f557214c20, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f55719a990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f557214860_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f557214860_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f557214860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f557214c20, 0, 4;
    %load/vec4 v000001f557214860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f557214860_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001f55719a990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f557214860_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f557214860_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f557214860_0;
    %load/vec4a v000001f557214c20, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f557214860_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f557214860_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f557214860_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f5571d7010;
T_10 ;
    %wait E_000001f5571dd110;
    %load/vec4 v000001f55721b790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f55721a9d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f55721a9d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f55721a9d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f5571d6cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f55721a250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f55721bbf0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f5571d6cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f55721a250_0;
    %inv;
    %assign/vec4 v000001f55721a250_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f5571d6cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f55721bbf0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f55721bbf0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f55721b510_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
