#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Dec 17 10:45:22 2020
# Process ID: 21292
# Current directory: D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.runs/synth_1/top.vds
# Journal file: D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 834.570 ; gain = 233.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'im' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/im.v:2]
INFO: [Synth 8-6155] done synthesizing module 'im' (1#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/im.v:2]
INFO: [Synth 8-6157] synthesizing module 'ctr' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ctr' (2#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:2]
INFO: [Synth 8-6157] synthesizing module 'aluinput2' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/aluinput2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'aluinput2' (3#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/aluinput2.v:1]
INFO: [Synth 8-6157] synthesizing module 'aluctr' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/aluctr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'aluctr' (4#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/aluctr.v:2]
INFO: [Synth 8-6157] synthesizing module 'link' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/link.v:1]
INFO: [Synth 8-6155] done synthesizing module 'link' (5#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/link.v:1]
INFO: [Synth 8-6157] synthesizing module 'PCctr' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/PCctr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PCctr' (6#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/PCctr.v:1]
INFO: [Synth 8-6157] synthesizing module 'dataToReg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/dataToReg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dataToReg' (7#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/dataToReg.v:1]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/RegFile.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (8#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/RegFile.v:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/alu.v:2]
WARNING: [Synth 8-151] case item 5'b00101 is unreachable [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/alu.v:17]
WARNING: [Synth 8-567] referenced signal 'shamt' should be on the sensitivity list [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/alu.v:14]
WARNING: [Synth 8-3848] Net CF in module/entity alu does not have driver. [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/alu.v:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'signext' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/signext.v:2]
INFO: [Synth 8-6155] done synthesizing module 'signext' (10#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/signext.v:2]
INFO: [Synth 8-6157] synthesizing module 'dram' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/dram.v:2]
INFO: [Synth 8-6155] done synthesizing module 'dram' (11#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/dram.v:2]
INFO: [Synth 8-6157] synthesizing module 'display' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/display.v:2]
WARNING: [Synth 8-567] referenced signal 'data' should be on the sensitivity list [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/display.v:37]
INFO: [Synth 8-226] default block is never used [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/display.v:49]
INFO: [Synth 8-6155] done synthesizing module 'display' (12#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/display.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/top.v:2]
WARNING: [Synth 8-3331] design display has unconnected port pc[31]
WARNING: [Synth 8-3331] design display has unconnected port pc[30]
WARNING: [Synth 8-3331] design display has unconnected port pc[29]
WARNING: [Synth 8-3331] design display has unconnected port pc[28]
WARNING: [Synth 8-3331] design display has unconnected port pc[27]
WARNING: [Synth 8-3331] design display has unconnected port pc[26]
WARNING: [Synth 8-3331] design display has unconnected port pc[25]
WARNING: [Synth 8-3331] design display has unconnected port pc[24]
WARNING: [Synth 8-3331] design display has unconnected port pc[23]
WARNING: [Synth 8-3331] design display has unconnected port pc[22]
WARNING: [Synth 8-3331] design display has unconnected port pc[21]
WARNING: [Synth 8-3331] design display has unconnected port pc[20]
WARNING: [Synth 8-3331] design display has unconnected port pc[19]
WARNING: [Synth 8-3331] design display has unconnected port pc[18]
WARNING: [Synth 8-3331] design display has unconnected port pc[17]
WARNING: [Synth 8-3331] design display has unconnected port pc[16]
WARNING: [Synth 8-3331] design display has unconnected port pc[15]
WARNING: [Synth 8-3331] design display has unconnected port pc[14]
WARNING: [Synth 8-3331] design display has unconnected port pc[13]
WARNING: [Synth 8-3331] design display has unconnected port pc[12]
WARNING: [Synth 8-3331] design display has unconnected port pc[11]
WARNING: [Synth 8-3331] design display has unconnected port pc[10]
WARNING: [Synth 8-3331] design display has unconnected port pc[9]
WARNING: [Synth 8-3331] design display has unconnected port pc[8]
WARNING: [Synth 8-3331] design display has unconnected port npc[31]
WARNING: [Synth 8-3331] design display has unconnected port npc[30]
WARNING: [Synth 8-3331] design display has unconnected port npc[29]
WARNING: [Synth 8-3331] design display has unconnected port npc[28]
WARNING: [Synth 8-3331] design display has unconnected port npc[27]
WARNING: [Synth 8-3331] design display has unconnected port npc[26]
WARNING: [Synth 8-3331] design display has unconnected port npc[25]
WARNING: [Synth 8-3331] design display has unconnected port npc[24]
WARNING: [Synth 8-3331] design display has unconnected port npc[23]
WARNING: [Synth 8-3331] design display has unconnected port npc[22]
WARNING: [Synth 8-3331] design display has unconnected port npc[21]
WARNING: [Synth 8-3331] design display has unconnected port npc[20]
WARNING: [Synth 8-3331] design display has unconnected port npc[19]
WARNING: [Synth 8-3331] design display has unconnected port npc[18]
WARNING: [Synth 8-3331] design display has unconnected port npc[17]
WARNING: [Synth 8-3331] design display has unconnected port npc[16]
WARNING: [Synth 8-3331] design display has unconnected port npc[15]
WARNING: [Synth 8-3331] design display has unconnected port npc[14]
WARNING: [Synth 8-3331] design display has unconnected port npc[13]
WARNING: [Synth 8-3331] design display has unconnected port npc[12]
WARNING: [Synth 8-3331] design display has unconnected port npc[11]
WARNING: [Synth 8-3331] design display has unconnected port npc[10]
WARNING: [Synth 8-3331] design display has unconnected port npc[9]
WARNING: [Synth 8-3331] design display has unconnected port npc[8]
WARNING: [Synth 8-3331] design alu has unconnected port CF
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1021.258 ; gain = 420.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.258 ; gain = 420.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1021.258 ; gain = 420.191
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.485 . Memory (MB): peak = 1021.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/constrs_1/new/dis.xdc]
Finished Parsing XDC File [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/constrs_1/new/dis.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/constrs_1/new/dis.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1122.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1122.879 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1122.879 ; gain = 521.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1122.879 ; gain = 521.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1122.879 ; gain = 521.813
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "regDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "memToReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ExtOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jmp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/alu.v:296]
WARNING: [Synth 8-327] inferring latch for variable 'aluZeroinput_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'jal_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'jr_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'bne_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'beq_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'bgez_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'bgezal_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'bgtz_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'blez_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'bltz_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'bltzal_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'mult_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'div_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'mflo_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'mfhi_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'PCWrite_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'syscall_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'noop_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'halt_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'storemux_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/ctr.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'OF_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/alu.v:299]
WARNING: [Synth 8-327] inferring latch for variable 'hi_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/alu.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'lo_reg' [D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.srcs/sources_1/new/alu.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1122.879 ; gain = 521.813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|     18028|
|2     |RegFile       |           1|     12677|
|3     |dram          |           1|     45542|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 36    
	                8 Bit    Registers := 256   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 150   
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1145  
	   3 Input      8 Bit        Muxes := 102   
	  28 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  24 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1257  
	   4 Input      1 Bit        Muxes := 510   
	   5 Input      1 Bit        Muxes := 3     
	  24 Input      1 Bit        Muxes := 25    
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 135   
	   2 Input      1 Bit        Muxes := 224   
Module dram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1145  
	   3 Input      8 Bit        Muxes := 102   
	   3 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1020  
	   4 Input      1 Bit        Muxes := 508   
	   5 Input      1 Bit        Muxes := 1     
Module ctr 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      4 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 25    
	   2 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module aluinput2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module aluctr 
Detailed RTL Component Info : 
+---Muxes : 
	  28 Input      5 Bit        Muxes := 1     
Module link 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module PCctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
Module dataToReg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 2     
Module signext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP hi0, operation Mode is: A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: Generating DSP hi0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator hi0 is absorbed into DSP hi0.
DSP Report: operator hi0 is absorbed into DSP hi0.
INFO: [Synth 8-5544] ROM "Smg/duan" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (OF_reg) is unused and will be removed from module alu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:02:39 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|im          | p_0_out    | 64x30         | LUT            | 
|top         | p_0_out    | 64x30         | Block RAM      | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|      9373|
|2     |RegFile       |           1|      5913|
|3     |dram          |           1|     24648|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:47 ; elapsed = 00:02:58 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:02:58 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |top__GB0      |           1|      9373|
|2     |RegFile       |           1|      5913|
|3     |dram          |           1|     24648|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance i_15689 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance i_15689 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:54 ; elapsed = 00:03:05 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:03 ; elapsed = 00:03:14 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:03:14 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:04 ; elapsed = 00:03:15 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:04 ; elapsed = 00:03:15 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:06 ; elapsed = 00:03:17 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:06 ; elapsed = 00:03:17 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     4|
|2     |CARRY4   |   710|
|3     |DSP48E1  |     4|
|4     |LUT1     |   200|
|5     |LUT2     |   633|
|6     |LUT3     |  3545|
|7     |LUT4     |   768|
|8     |LUT5     |  1272|
|9     |LUT6     |  8103|
|10    |MUXF7    |   968|
|11    |MUXF8    |   178|
|12    |RAMB18E1 |     1|
|13    |FDCE     |  3136|
|14    |FDRE     |    69|
|15    |LD       |   102|
|16    |IBUF     |     5|
|17    |OBUF     |    20|
+------+---------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        | 19718|
|2     |  PCctr1  |PCctr   |    97|
|3     |  Smg     |display |    75|
|4     |  alu     |alu     |  3003|
|5     |  dm      |dram    |  5309|
|6     |  mainctr |ctr     |  1309|
|7     |  regfile |RegFile |  9760|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:03:17 . Memory (MB): peak = 1435.160 ; gain = 834.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:43 ; elapsed = 00:03:09 . Memory (MB): peak = 1435.160 ; gain = 732.473
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:17 . Memory (MB): peak = 1435.160 ; gain = 834.094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.368 . Memory (MB): peak = 1435.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1963 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1435.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  LD => LDCE: 102 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:20 ; elapsed = 00:03:33 . Memory (MB): peak = 1435.160 ; gain = 1129.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1435.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/programme/Computer-Organization-Experiment/ex13singleCPU/ex13singleCPU.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 17 10:49:09 2020...
