
lcd_smol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cb70  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f1c  0800cd00  0800cd00  0001cd00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dc1c  0800dc1c  00020254  2**0
                  CONTENTS
  4 .ARM          00000008  0800dc1c  0800dc1c  0001dc1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dc24  0800dc24  00020254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dc24  0800dc24  0001dc24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dc28  0800dc28  0001dc28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  0800dc2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000261c  20000254  0800de80  00020254  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002870  0800de80  00022870  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020284  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b62a  00000000  00000000  000202c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cf5  00000000  00000000  0003b8f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001898  00000000  00000000  0003f5e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001318  00000000  00000000  00040e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000253b3  00000000  00000000  00042198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000206f3  00000000  00000000  0006754b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6145  00000000  00000000  00087c3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007758  00000000  00000000  0015dd84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  001654dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000254 	.word	0x20000254
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cce8 	.word	0x0800cce8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000258 	.word	0x20000258
 80001cc:	0800cce8 	.word	0x0800cce8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eb2:	f002 fbdd 	bl	8003670 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000eb6:	2001      	movs	r0, #1
 8000eb8:	f002 f8de 	bl	8003078 <HAL_Delay>
}
 8000ebc:	bf00      	nop
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ece:	f002 fbcf 	bl	8003670 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000ed2:	2001      	movs	r0, #1
 8000ed4:	f002 f8d0 	bl	8003078 <HAL_Delay>
}
 8000ed8:	bf00      	nop
 8000eda:	bd80      	pop	{r7, pc}

08000edc <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000ee6:	bf00      	nop
 8000ee8:	4b08      	ldr	r3, [pc, #32]	; (8000f0c <SPI_TxByte+0x30>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	689b      	ldr	r3, [r3, #8]
 8000eee:	f003 0302 	and.w	r3, r3, #2
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d1f8      	bne.n	8000ee8 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 8000ef6:	1df9      	adds	r1, r7, #7
 8000ef8:	2364      	movs	r3, #100	; 0x64
 8000efa:	2201      	movs	r2, #1
 8000efc:	4803      	ldr	r0, [pc, #12]	; (8000f0c <SPI_TxByte+0x30>)
 8000efe:	f003 ff66 	bl	8004dce <HAL_SPI_Transmit>
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	20000300 	.word	0x20000300

08000f10 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f1c:	bf00      	nop
 8000f1e:	4b08      	ldr	r3, [pc, #32]	; (8000f40 <SPI_TxBuffer+0x30>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	689b      	ldr	r3, [r3, #8]
 8000f24:	f003 0302 	and.w	r3, r3, #2
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d1f8      	bne.n	8000f1e <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 8000f2c:	887a      	ldrh	r2, [r7, #2]
 8000f2e:	2364      	movs	r3, #100	; 0x64
 8000f30:	6879      	ldr	r1, [r7, #4]
 8000f32:	4803      	ldr	r0, [pc, #12]	; (8000f40 <SPI_TxBuffer+0x30>)
 8000f34:	f003 ff4b 	bl	8004dce <HAL_SPI_Transmit>
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	20000300 	.word	0x20000300

08000f44 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 8000f4a:	23ff      	movs	r3, #255	; 0xff
 8000f4c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8000f4e:	bf00      	nop
 8000f50:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <SPI_RxByte+0x34>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f003 0302 	and.w	r3, r3, #2
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d1f8      	bne.n	8000f50 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 8000f5e:	1dba      	adds	r2, r7, #6
 8000f60:	1df9      	adds	r1, r7, #7
 8000f62:	2364      	movs	r3, #100	; 0x64
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	2301      	movs	r3, #1
 8000f68:	4803      	ldr	r0, [pc, #12]	; (8000f78 <SPI_RxByte+0x34>)
 8000f6a:	f004 f8a5 	bl	80050b8 <HAL_SPI_TransmitReceive>

	return data;
 8000f6e:	79bb      	ldrb	r3, [r7, #6]
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3708      	adds	r7, #8
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000300 	.word	0x20000300

08000f7c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000f84:	f7ff ffde 	bl	8000f44 <SPI_RxByte>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	701a      	strb	r2, [r3, #0]
}
 8000f90:	bf00      	nop
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <SD_ReadyWait+0x30>)
 8000fa0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000fa4:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000fa6:	f7ff ffcd 	bl	8000f44 <SPI_RxByte>
 8000faa:	4603      	mov	r3, r0
 8000fac:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	2bff      	cmp	r3, #255	; 0xff
 8000fb2:	d003      	beq.n	8000fbc <SD_ReadyWait+0x24>
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <SD_ReadyWait+0x30>)
 8000fb6:	881b      	ldrh	r3, [r3, #0]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d1f4      	bne.n	8000fa6 <SD_ReadyWait+0xe>

	return res;
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000272 	.word	0x20000272

08000fcc <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 8000fd2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000fd6:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 8000fd8:	f7ff ff72 	bl	8000ec0 <DESELECT>
	for(int i = 0; i < 10; i++)
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	e005      	b.n	8000fee <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 8000fe2:	20ff      	movs	r0, #255	; 0xff
 8000fe4:	f7ff ff7a 	bl	8000edc <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	3301      	adds	r3, #1
 8000fec:	60bb      	str	r3, [r7, #8]
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	2b09      	cmp	r3, #9
 8000ff2:	ddf6      	ble.n	8000fe2 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 8000ff4:	f7ff ff56 	bl	8000ea4 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 8000ff8:	2340      	movs	r3, #64	; 0x40
 8000ffa:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 800100c:	2395      	movs	r3, #149	; 0x95
 800100e:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 8001010:	463b      	mov	r3, r7
 8001012:	2106      	movs	r1, #6
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff ff7b 	bl	8000f10 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 800101a:	e002      	b.n	8001022 <SD_PowerOn+0x56>
	{
		cnt--;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	3b01      	subs	r3, #1
 8001020:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 8001022:	f7ff ff8f 	bl	8000f44 <SPI_RxByte>
 8001026:	4603      	mov	r3, r0
 8001028:	2b01      	cmp	r3, #1
 800102a:	d002      	beq.n	8001032 <SD_PowerOn+0x66>
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1f4      	bne.n	800101c <SD_PowerOn+0x50>
	}

	DESELECT();
 8001032:	f7ff ff45 	bl	8000ec0 <DESELECT>
	SPI_TxByte(0XFF);
 8001036:	20ff      	movs	r0, #255	; 0xff
 8001038:	f7ff ff50 	bl	8000edc <SPI_TxByte>

	PowerFlag = 1;
 800103c:	4b03      	ldr	r3, [pc, #12]	; (800104c <SD_PowerOn+0x80>)
 800103e:	2201      	movs	r2, #1
 8001040:	701a      	strb	r2, [r3, #0]
}
 8001042:	bf00      	nop
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	20000275 	.word	0x20000275

08001050 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8001054:	4b03      	ldr	r3, [pc, #12]	; (8001064 <SD_PowerOff+0x14>)
 8001056:	2200      	movs	r2, #0
 8001058:	701a      	strb	r2, [r3, #0]
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	20000275 	.word	0x20000275

08001068 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800106c:	4b03      	ldr	r3, [pc, #12]	; (800107c <SD_CheckPower+0x14>)
 800106e:	781b      	ldrb	r3, [r3, #0]
}
 8001070:	4618      	mov	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	20000275 	.word	0x20000275

08001080 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b084      	sub	sp, #16
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
 8001088:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 800108a:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <SD_RxDataBlock+0x58>)
 800108c:	22c8      	movs	r2, #200	; 0xc8
 800108e:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 8001090:	f7ff ff58 	bl	8000f44 <SPI_RxByte>
 8001094:	4603      	mov	r3, r0
 8001096:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	2bff      	cmp	r3, #255	; 0xff
 800109c:	d103      	bne.n	80010a6 <SD_RxDataBlock+0x26>
 800109e:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <SD_RxDataBlock+0x58>)
 80010a0:	881b      	ldrh	r3, [r3, #0]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d1f4      	bne.n	8001090 <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	2bfe      	cmp	r3, #254	; 0xfe
 80010aa:	d001      	beq.n	80010b0 <SD_RxDataBlock+0x30>
 80010ac:	2300      	movs	r3, #0
 80010ae:	e00f      	b.n	80010d0 <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	1c5a      	adds	r2, r3, #1
 80010b4:	607a      	str	r2, [r7, #4]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff ff60 	bl	8000f7c <SPI_RxBytePtr>
	} while(len--);
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	1e5a      	subs	r2, r3, #1
 80010c0:	603a      	str	r2, [r7, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1f4      	bne.n	80010b0 <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 80010c6:	f7ff ff3d 	bl	8000f44 <SPI_RxByte>
	SPI_RxByte();
 80010ca:	f7ff ff3b 	bl	8000f44 <SPI_RxByte>

	return TRUE;
 80010ce:	2301      	movs	r3, #1
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	20000270 	.word	0x20000270

080010dc <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80010e8:	2300      	movs	r3, #0
 80010ea:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80010ec:	f7ff ff54 	bl	8000f98 <SD_ReadyWait>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2bff      	cmp	r3, #255	; 0xff
 80010f4:	d001      	beq.n	80010fa <SD_TxDataBlock+0x1e>
 80010f6:	2300      	movs	r3, #0
 80010f8:	e02f      	b.n	800115a <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80010fa:	78fb      	ldrb	r3, [r7, #3]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff feed 	bl	8000edc <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 8001102:	78fb      	ldrb	r3, [r7, #3]
 8001104:	2bfd      	cmp	r3, #253	; 0xfd
 8001106:	d020      	beq.n	800114a <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 8001108:	f44f 7100 	mov.w	r1, #512	; 0x200
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff feff 	bl	8000f10 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 8001112:	f7ff ff17 	bl	8000f44 <SPI_RxByte>
		SPI_RxByte();
 8001116:	f7ff ff15 	bl	8000f44 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 800111a:	e00b      	b.n	8001134 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 800111c:	f7ff ff12 	bl	8000f44 <SPI_RxByte>
 8001120:	4603      	mov	r3, r0
 8001122:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 8001124:	7bfb      	ldrb	r3, [r7, #15]
 8001126:	f003 031f 	and.w	r3, r3, #31
 800112a:	2b05      	cmp	r3, #5
 800112c:	d006      	beq.n	800113c <SD_TxDataBlock+0x60>
			i++;
 800112e:	7bbb      	ldrb	r3, [r7, #14]
 8001130:	3301      	adds	r3, #1
 8001132:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8001134:	7bbb      	ldrb	r3, [r7, #14]
 8001136:	2b40      	cmp	r3, #64	; 0x40
 8001138:	d9f0      	bls.n	800111c <SD_TxDataBlock+0x40>
 800113a:	e000      	b.n	800113e <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 800113c:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 800113e:	bf00      	nop
 8001140:	f7ff ff00 	bl	8000f44 <SPI_RxByte>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d0fa      	beq.n	8001140 <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	f003 031f 	and.w	r3, r3, #31
 8001150:	2b05      	cmp	r3, #5
 8001152:	d101      	bne.n	8001158 <SD_TxDataBlock+0x7c>
 8001154:	2301      	movs	r3, #1
 8001156:	e000      	b.n	800115a <SD_TxDataBlock+0x7e>

	return FALSE;
 8001158:	2300      	movs	r3, #0
}
 800115a:	4618      	mov	r0, r3
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}

08001162 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	b084      	sub	sp, #16
 8001166:	af00      	add	r7, sp, #0
 8001168:	4603      	mov	r3, r0
 800116a:	6039      	str	r1, [r7, #0]
 800116c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800116e:	f7ff ff13 	bl	8000f98 <SD_ReadyWait>
 8001172:	4603      	mov	r3, r0
 8001174:	2bff      	cmp	r3, #255	; 0xff
 8001176:	d001      	beq.n	800117c <SD_SendCmd+0x1a>
 8001178:	23ff      	movs	r3, #255	; 0xff
 800117a:	e042      	b.n	8001202 <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 800117c:	79fb      	ldrb	r3, [r7, #7]
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff feac 	bl	8000edc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	0e1b      	lsrs	r3, r3, #24
 8001188:	b2db      	uxtb	r3, r3
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff fea6 	bl	8000edc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	0c1b      	lsrs	r3, r3, #16
 8001194:	b2db      	uxtb	r3, r3
 8001196:	4618      	mov	r0, r3
 8001198:	f7ff fea0 	bl	8000edc <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	0a1b      	lsrs	r3, r3, #8
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff fe9a 	bl	8000edc <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fe95 	bl	8000edc <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 80011b2:	79fb      	ldrb	r3, [r7, #7]
 80011b4:	2b40      	cmp	r3, #64	; 0x40
 80011b6:	d102      	bne.n	80011be <SD_SendCmd+0x5c>
 80011b8:	2395      	movs	r3, #149	; 0x95
 80011ba:	73fb      	strb	r3, [r7, #15]
 80011bc:	e007      	b.n	80011ce <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 80011be:	79fb      	ldrb	r3, [r7, #7]
 80011c0:	2b48      	cmp	r3, #72	; 0x48
 80011c2:	d102      	bne.n	80011ca <SD_SendCmd+0x68>
 80011c4:	2387      	movs	r3, #135	; 0x87
 80011c6:	73fb      	strb	r3, [r7, #15]
 80011c8:	e001      	b.n	80011ce <SD_SendCmd+0x6c>
	else crc = 1;
 80011ca:	2301      	movs	r3, #1
 80011cc:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 80011ce:	7bfb      	ldrb	r3, [r7, #15]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f7ff fe83 	bl	8000edc <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	2b4c      	cmp	r3, #76	; 0x4c
 80011da:	d101      	bne.n	80011e0 <SD_SendCmd+0x7e>
 80011dc:	f7ff feb2 	bl	8000f44 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80011e0:	230a      	movs	r3, #10
 80011e2:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80011e4:	f7ff feae 	bl	8000f44 <SPI_RxByte>
 80011e8:	4603      	mov	r3, r0
 80011ea:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80011ec:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	da05      	bge.n	8001200 <SD_SendCmd+0x9e>
 80011f4:	7bbb      	ldrb	r3, [r7, #14]
 80011f6:	3b01      	subs	r3, #1
 80011f8:	73bb      	strb	r3, [r7, #14]
 80011fa:	7bbb      	ldrb	r3, [r7, #14]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1f1      	bne.n	80011e4 <SD_SendCmd+0x82>

	return res;
 8001200:	7b7b      	ldrb	r3, [r7, #13]
}
 8001202:	4618      	mov	r0, r3
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
	...

0800120c <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b085      	sub	sp, #20
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <SD_disk_initialize+0x14>
 800121c:	2301      	movs	r3, #1
 800121e:	e0d1      	b.n	80013c4 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 8001220:	4b6a      	ldr	r3, [pc, #424]	; (80013cc <SD_disk_initialize+0x1c0>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b2db      	uxtb	r3, r3
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d003      	beq.n	8001236 <SD_disk_initialize+0x2a>
 800122e:	4b67      	ldr	r3, [pc, #412]	; (80013cc <SD_disk_initialize+0x1c0>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	b2db      	uxtb	r3, r3
 8001234:	e0c6      	b.n	80013c4 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8001236:	f7ff fec9 	bl	8000fcc <SD_PowerOn>

	/* slave select */
	SELECT();
 800123a:	f7ff fe33 	bl	8000ea4 <SELECT>

	/* check disk type */
	type = 0;
 800123e:	2300      	movs	r3, #0
 8001240:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 8001242:	2100      	movs	r1, #0
 8001244:	2040      	movs	r0, #64	; 0x40
 8001246:	f7ff ff8c 	bl	8001162 <SD_SendCmd>
 800124a:	4603      	mov	r3, r0
 800124c:	2b01      	cmp	r3, #1
 800124e:	f040 80a1 	bne.w	8001394 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 8001252:	4b5f      	ldr	r3, [pc, #380]	; (80013d0 <SD_disk_initialize+0x1c4>)
 8001254:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001258:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800125a:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800125e:	2048      	movs	r0, #72	; 0x48
 8001260:	f7ff ff7f 	bl	8001162 <SD_SendCmd>
 8001264:	4603      	mov	r3, r0
 8001266:	2b01      	cmp	r3, #1
 8001268:	d155      	bne.n	8001316 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 800126a:	2300      	movs	r3, #0
 800126c:	73fb      	strb	r3, [r7, #15]
 800126e:	e00c      	b.n	800128a <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 8001270:	7bfc      	ldrb	r4, [r7, #15]
 8001272:	f7ff fe67 	bl	8000f44 <SPI_RxByte>
 8001276:	4603      	mov	r3, r0
 8001278:	461a      	mov	r2, r3
 800127a:	f104 0310 	add.w	r3, r4, #16
 800127e:	443b      	add	r3, r7
 8001280:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	3301      	adds	r3, #1
 8001288:	73fb      	strb	r3, [r7, #15]
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	2b03      	cmp	r3, #3
 800128e:	d9ef      	bls.n	8001270 <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001290:	7abb      	ldrb	r3, [r7, #10]
 8001292:	2b01      	cmp	r3, #1
 8001294:	d17e      	bne.n	8001394 <SD_disk_initialize+0x188>
 8001296:	7afb      	ldrb	r3, [r7, #11]
 8001298:	2baa      	cmp	r3, #170	; 0xaa
 800129a:	d17b      	bne.n	8001394 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800129c:	2100      	movs	r1, #0
 800129e:	2077      	movs	r0, #119	; 0x77
 80012a0:	f7ff ff5f 	bl	8001162 <SD_SendCmd>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d807      	bhi.n	80012ba <SD_disk_initialize+0xae>
 80012aa:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80012ae:	2069      	movs	r0, #105	; 0x69
 80012b0:	f7ff ff57 	bl	8001162 <SD_SendCmd>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d004      	beq.n	80012c4 <SD_disk_initialize+0xb8>
				} while (Timer1);
 80012ba:	4b45      	ldr	r3, [pc, #276]	; (80013d0 <SD_disk_initialize+0x1c4>)
 80012bc:	881b      	ldrh	r3, [r3, #0]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1ec      	bne.n	800129c <SD_disk_initialize+0x90>
 80012c2:	e000      	b.n	80012c6 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 80012c4:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 80012c6:	4b42      	ldr	r3, [pc, #264]	; (80013d0 <SD_disk_initialize+0x1c4>)
 80012c8:	881b      	ldrh	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d062      	beq.n	8001394 <SD_disk_initialize+0x188>
 80012ce:	2100      	movs	r1, #0
 80012d0:	207a      	movs	r0, #122	; 0x7a
 80012d2:	f7ff ff46 	bl	8001162 <SD_SendCmd>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d15b      	bne.n	8001394 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80012dc:	2300      	movs	r3, #0
 80012de:	73fb      	strb	r3, [r7, #15]
 80012e0:	e00c      	b.n	80012fc <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80012e2:	7bfc      	ldrb	r4, [r7, #15]
 80012e4:	f7ff fe2e 	bl	8000f44 <SPI_RxByte>
 80012e8:	4603      	mov	r3, r0
 80012ea:	461a      	mov	r2, r3
 80012ec:	f104 0310 	add.w	r3, r4, #16
 80012f0:	443b      	add	r3, r7
 80012f2:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	3301      	adds	r3, #1
 80012fa:	73fb      	strb	r3, [r7, #15]
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	2b03      	cmp	r3, #3
 8001300:	d9ef      	bls.n	80012e2 <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 8001302:	7a3b      	ldrb	r3, [r7, #8]
 8001304:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <SD_disk_initialize+0x104>
 800130c:	230c      	movs	r3, #12
 800130e:	e000      	b.n	8001312 <SD_disk_initialize+0x106>
 8001310:	2304      	movs	r3, #4
 8001312:	73bb      	strb	r3, [r7, #14]
 8001314:	e03e      	b.n	8001394 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 8001316:	2100      	movs	r1, #0
 8001318:	2077      	movs	r0, #119	; 0x77
 800131a:	f7ff ff22 	bl	8001162 <SD_SendCmd>
 800131e:	4603      	mov	r3, r0
 8001320:	2b01      	cmp	r3, #1
 8001322:	d808      	bhi.n	8001336 <SD_disk_initialize+0x12a>
 8001324:	2100      	movs	r1, #0
 8001326:	2069      	movs	r0, #105	; 0x69
 8001328:	f7ff ff1b 	bl	8001162 <SD_SendCmd>
 800132c:	4603      	mov	r3, r0
 800132e:	2b01      	cmp	r3, #1
 8001330:	d801      	bhi.n	8001336 <SD_disk_initialize+0x12a>
 8001332:	2302      	movs	r3, #2
 8001334:	e000      	b.n	8001338 <SD_disk_initialize+0x12c>
 8001336:	2301      	movs	r3, #1
 8001338:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 800133a:	7bbb      	ldrb	r3, [r7, #14]
 800133c:	2b02      	cmp	r3, #2
 800133e:	d10e      	bne.n	800135e <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 8001340:	2100      	movs	r1, #0
 8001342:	2077      	movs	r0, #119	; 0x77
 8001344:	f7ff ff0d 	bl	8001162 <SD_SendCmd>
 8001348:	4603      	mov	r3, r0
 800134a:	2b01      	cmp	r3, #1
 800134c:	d80e      	bhi.n	800136c <SD_disk_initialize+0x160>
 800134e:	2100      	movs	r1, #0
 8001350:	2069      	movs	r0, #105	; 0x69
 8001352:	f7ff ff06 	bl	8001162 <SD_SendCmd>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d107      	bne.n	800136c <SD_disk_initialize+0x160>
 800135c:	e00c      	b.n	8001378 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800135e:	2100      	movs	r1, #0
 8001360:	2041      	movs	r0, #65	; 0x41
 8001362:	f7ff fefe 	bl	8001162 <SD_SendCmd>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d004      	beq.n	8001376 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 800136c:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <SD_disk_initialize+0x1c4>)
 800136e:	881b      	ldrh	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1e2      	bne.n	800133a <SD_disk_initialize+0x12e>
 8001374:	e000      	b.n	8001378 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001376:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001378:	4b15      	ldr	r3, [pc, #84]	; (80013d0 <SD_disk_initialize+0x1c4>)
 800137a:	881b      	ldrh	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d007      	beq.n	8001390 <SD_disk_initialize+0x184>
 8001380:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001384:	2050      	movs	r0, #80	; 0x50
 8001386:	f7ff feec 	bl	8001162 <SD_SendCmd>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <SD_disk_initialize+0x188>
 8001390:	2300      	movs	r3, #0
 8001392:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8001394:	4a0f      	ldr	r2, [pc, #60]	; (80013d4 <SD_disk_initialize+0x1c8>)
 8001396:	7bbb      	ldrb	r3, [r7, #14]
 8001398:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 800139a:	f7ff fd91 	bl	8000ec0 <DESELECT>
	SPI_RxByte();
 800139e:	f7ff fdd1 	bl	8000f44 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 80013a2:	7bbb      	ldrb	r3, [r7, #14]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d008      	beq.n	80013ba <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 80013a8:	4b08      	ldr	r3, [pc, #32]	; (80013cc <SD_disk_initialize+0x1c0>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	f023 0301 	bic.w	r3, r3, #1
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	4b05      	ldr	r3, [pc, #20]	; (80013cc <SD_disk_initialize+0x1c0>)
 80013b6:	701a      	strb	r2, [r3, #0]
 80013b8:	e001      	b.n	80013be <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 80013ba:	f7ff fe49 	bl	8001050 <SD_PowerOff>
	}

	return Stat;
 80013be:	4b03      	ldr	r3, [pc, #12]	; (80013cc <SD_disk_initialize+0x1c0>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	b2db      	uxtb	r3, r3
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd90      	pop	{r4, r7, pc}
 80013cc:	20000000 	.word	0x20000000
 80013d0:	20000270 	.word	0x20000270
 80013d4:	20000274 	.word	0x20000274

080013d8 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 80013e2:	79fb      	ldrb	r3, [r7, #7]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <SD_disk_status+0x14>
 80013e8:	2301      	movs	r3, #1
 80013ea:	e002      	b.n	80013f2 <SD_disk_status+0x1a>
	return Stat;
 80013ec:	4b04      	ldr	r3, [pc, #16]	; (8001400 <SD_disk_status+0x28>)
 80013ee:	781b      	ldrb	r3, [r3, #0]
 80013f0:	b2db      	uxtb	r3, r3
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	20000000 	.word	0x20000000

08001404 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b084      	sub	sp, #16
 8001408:	af00      	add	r7, sp, #0
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
 800140e:	603b      	str	r3, [r7, #0]
 8001410:	4603      	mov	r3, r0
 8001412:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d102      	bne.n	8001420 <SD_disk_read+0x1c>
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d101      	bne.n	8001424 <SD_disk_read+0x20>
 8001420:	2304      	movs	r3, #4
 8001422:	e051      	b.n	80014c8 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001424:	4b2a      	ldr	r3, [pc, #168]	; (80014d0 <SD_disk_read+0xcc>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	f003 0301 	and.w	r3, r3, #1
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <SD_disk_read+0x32>
 8001432:	2303      	movs	r3, #3
 8001434:	e048      	b.n	80014c8 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8001436:	4b27      	ldr	r3, [pc, #156]	; (80014d4 <SD_disk_read+0xd0>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	f003 0304 	and.w	r3, r3, #4
 800143e:	2b00      	cmp	r3, #0
 8001440:	d102      	bne.n	8001448 <SD_disk_read+0x44>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	025b      	lsls	r3, r3, #9
 8001446:	607b      	str	r3, [r7, #4]

	SELECT();
 8001448:	f7ff fd2c 	bl	8000ea4 <SELECT>

	if (count == 1)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d111      	bne.n	8001476 <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001452:	6879      	ldr	r1, [r7, #4]
 8001454:	2051      	movs	r0, #81	; 0x51
 8001456:	f7ff fe84 	bl	8001162 <SD_SendCmd>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d129      	bne.n	80014b4 <SD_disk_read+0xb0>
 8001460:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001464:	68b8      	ldr	r0, [r7, #8]
 8001466:	f7ff fe0b 	bl	8001080 <SD_RxDataBlock>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d021      	beq.n	80014b4 <SD_disk_read+0xb0>
 8001470:	2300      	movs	r3, #0
 8001472:	603b      	str	r3, [r7, #0]
 8001474:	e01e      	b.n	80014b4 <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	2052      	movs	r0, #82	; 0x52
 800147a:	f7ff fe72 	bl	8001162 <SD_SendCmd>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d117      	bne.n	80014b4 <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8001484:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001488:	68b8      	ldr	r0, [r7, #8]
 800148a:	f7ff fdf9 	bl	8001080 <SD_RxDataBlock>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00a      	beq.n	80014aa <SD_disk_read+0xa6>
				buff += 512;
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800149a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	3b01      	subs	r3, #1
 80014a0:	603b      	str	r3, [r7, #0]
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1ed      	bne.n	8001484 <SD_disk_read+0x80>
 80014a8:	e000      	b.n	80014ac <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 80014aa:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 80014ac:	2100      	movs	r1, #0
 80014ae:	204c      	movs	r0, #76	; 0x4c
 80014b0:	f7ff fe57 	bl	8001162 <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 80014b4:	f7ff fd04 	bl	8000ec0 <DESELECT>
	SPI_RxByte();
 80014b8:	f7ff fd44 	bl	8000f44 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	bf14      	ite	ne
 80014c2:	2301      	movne	r3, #1
 80014c4:	2300      	moveq	r3, #0
 80014c6:	b2db      	uxtb	r3, r3
}
 80014c8:	4618      	mov	r0, r3
 80014ca:	3710      	adds	r7, #16
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	20000000 	.word	0x20000000
 80014d4:	20000274 	.word	0x20000274

080014d8 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b084      	sub	sp, #16
 80014dc:	af00      	add	r7, sp, #0
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	4603      	mov	r3, r0
 80014e6:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d102      	bne.n	80014f4 <SD_disk_write+0x1c>
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <SD_disk_write+0x20>
 80014f4:	2304      	movs	r3, #4
 80014f6:	e06b      	b.n	80015d0 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80014f8:	4b37      	ldr	r3, [pc, #220]	; (80015d8 <SD_disk_write+0x100>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	f003 0301 	and.w	r3, r3, #1
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <SD_disk_write+0x32>
 8001506:	2303      	movs	r3, #3
 8001508:	e062      	b.n	80015d0 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 800150a:	4b33      	ldr	r3, [pc, #204]	; (80015d8 <SD_disk_write+0x100>)
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	b2db      	uxtb	r3, r3
 8001510:	f003 0304 	and.w	r3, r3, #4
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <SD_disk_write+0x44>
 8001518:	2302      	movs	r3, #2
 800151a:	e059      	b.n	80015d0 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 800151c:	4b2f      	ldr	r3, [pc, #188]	; (80015dc <SD_disk_write+0x104>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	2b00      	cmp	r3, #0
 8001526:	d102      	bne.n	800152e <SD_disk_write+0x56>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	025b      	lsls	r3, r3, #9
 800152c:	607b      	str	r3, [r7, #4]

	SELECT();
 800152e:	f7ff fcb9 	bl	8000ea4 <SELECT>

	if (count == 1)
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d110      	bne.n	800155a <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001538:	6879      	ldr	r1, [r7, #4]
 800153a:	2058      	movs	r0, #88	; 0x58
 800153c:	f7ff fe11 	bl	8001162 <SD_SendCmd>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d13a      	bne.n	80015bc <SD_disk_write+0xe4>
 8001546:	21fe      	movs	r1, #254	; 0xfe
 8001548:	68b8      	ldr	r0, [r7, #8]
 800154a:	f7ff fdc7 	bl	80010dc <SD_TxDataBlock>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d033      	beq.n	80015bc <SD_disk_write+0xe4>
			count = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	e030      	b.n	80015bc <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 800155a:	4b20      	ldr	r3, [pc, #128]	; (80015dc <SD_disk_write+0x104>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	f003 0302 	and.w	r3, r3, #2
 8001562:	2b00      	cmp	r3, #0
 8001564:	d007      	beq.n	8001576 <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8001566:	2100      	movs	r1, #0
 8001568:	2077      	movs	r0, #119	; 0x77
 800156a:	f7ff fdfa 	bl	8001162 <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 800156e:	6839      	ldr	r1, [r7, #0]
 8001570:	2057      	movs	r0, #87	; 0x57
 8001572:	f7ff fdf6 	bl	8001162 <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	2059      	movs	r0, #89	; 0x59
 800157a:	f7ff fdf2 	bl	8001162 <SD_SendCmd>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d11b      	bne.n	80015bc <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001584:	21fc      	movs	r1, #252	; 0xfc
 8001586:	68b8      	ldr	r0, [r7, #8]
 8001588:	f7ff fda8 	bl	80010dc <SD_TxDataBlock>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d00a      	beq.n	80015a8 <SD_disk_write+0xd0>
				buff += 512;
 8001592:	68bb      	ldr	r3, [r7, #8]
 8001594:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001598:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	3b01      	subs	r3, #1
 800159e:	603b      	str	r3, [r7, #0]
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1ee      	bne.n	8001584 <SD_disk_write+0xac>
 80015a6:	e000      	b.n	80015aa <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 80015a8:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 80015aa:	21fd      	movs	r1, #253	; 0xfd
 80015ac:	2000      	movs	r0, #0
 80015ae:	f7ff fd95 	bl	80010dc <SD_TxDataBlock>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d101      	bne.n	80015bc <SD_disk_write+0xe4>
			{
				count = 1;
 80015b8:	2301      	movs	r3, #1
 80015ba:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 80015bc:	f7ff fc80 	bl	8000ec0 <DESELECT>
	SPI_RxByte();
 80015c0:	f7ff fcc0 	bl	8000f44 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	bf14      	ite	ne
 80015ca:	2301      	movne	r3, #1
 80015cc:	2300      	moveq	r3, #0
 80015ce:	b2db      	uxtb	r3, r3
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3710      	adds	r7, #16
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000000 	.word	0x20000000
 80015dc:	20000274 	.word	0x20000274

080015e0 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 80015e0:	b590      	push	{r4, r7, lr}
 80015e2:	b08b      	sub	sp, #44	; 0x2c
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	603a      	str	r2, [r7, #0]
 80015ea:	71fb      	strb	r3, [r7, #7]
 80015ec:	460b      	mov	r3, r1
 80015ee:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <SD_disk_ioctl+0x1e>
 80015fa:	2304      	movs	r3, #4
 80015fc:	e115      	b.n	800182a <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8001604:	79bb      	ldrb	r3, [r7, #6]
 8001606:	2b05      	cmp	r3, #5
 8001608:	d124      	bne.n	8001654 <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 800160a:	6a3b      	ldr	r3, [r7, #32]
 800160c:	781b      	ldrb	r3, [r3, #0]
 800160e:	2b02      	cmp	r3, #2
 8001610:	d012      	beq.n	8001638 <SD_disk_ioctl+0x58>
 8001612:	2b02      	cmp	r3, #2
 8001614:	dc1a      	bgt.n	800164c <SD_disk_ioctl+0x6c>
 8001616:	2b00      	cmp	r3, #0
 8001618:	d002      	beq.n	8001620 <SD_disk_ioctl+0x40>
 800161a:	2b01      	cmp	r3, #1
 800161c:	d006      	beq.n	800162c <SD_disk_ioctl+0x4c>
 800161e:	e015      	b.n	800164c <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8001620:	f7ff fd16 	bl	8001050 <SD_PowerOff>
			res = RES_OK;
 8001624:	2300      	movs	r3, #0
 8001626:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800162a:	e0fc      	b.n	8001826 <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 800162c:	f7ff fcce 	bl	8000fcc <SD_PowerOn>
			res = RES_OK;
 8001630:	2300      	movs	r3, #0
 8001632:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001636:	e0f6      	b.n	8001826 <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8001638:	6a3b      	ldr	r3, [r7, #32]
 800163a:	1c5c      	adds	r4, r3, #1
 800163c:	f7ff fd14 	bl	8001068 <SD_CheckPower>
 8001640:	4603      	mov	r3, r0
 8001642:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8001644:	2300      	movs	r3, #0
 8001646:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 800164a:	e0ec      	b.n	8001826 <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 800164c:	2304      	movs	r3, #4
 800164e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001652:	e0e8      	b.n	8001826 <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8001654:	4b77      	ldr	r3, [pc, #476]	; (8001834 <SD_disk_ioctl+0x254>)
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	b2db      	uxtb	r3, r3
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <SD_disk_ioctl+0x86>
 8001662:	2303      	movs	r3, #3
 8001664:	e0e1      	b.n	800182a <SD_disk_ioctl+0x24a>

		SELECT();
 8001666:	f7ff fc1d 	bl	8000ea4 <SELECT>

		switch (ctrl)
 800166a:	79bb      	ldrb	r3, [r7, #6]
 800166c:	2b0d      	cmp	r3, #13
 800166e:	f200 80cb 	bhi.w	8001808 <SD_disk_ioctl+0x228>
 8001672:	a201      	add	r2, pc, #4	; (adr r2, 8001678 <SD_disk_ioctl+0x98>)
 8001674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001678:	08001773 	.word	0x08001773
 800167c:	080016b1 	.word	0x080016b1
 8001680:	08001763 	.word	0x08001763
 8001684:	08001809 	.word	0x08001809
 8001688:	08001809 	.word	0x08001809
 800168c:	08001809 	.word	0x08001809
 8001690:	08001809 	.word	0x08001809
 8001694:	08001809 	.word	0x08001809
 8001698:	08001809 	.word	0x08001809
 800169c:	08001809 	.word	0x08001809
 80016a0:	08001809 	.word	0x08001809
 80016a4:	08001785 	.word	0x08001785
 80016a8:	080017a9 	.word	0x080017a9
 80016ac:	080017cd 	.word	0x080017cd
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80016b0:	2100      	movs	r1, #0
 80016b2:	2049      	movs	r0, #73	; 0x49
 80016b4:	f7ff fd55 	bl	8001162 <SD_SendCmd>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	f040 80a8 	bne.w	8001810 <SD_disk_ioctl+0x230>
 80016c0:	f107 030c 	add.w	r3, r7, #12
 80016c4:	2110      	movs	r1, #16
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff fcda 	bl	8001080 <SD_RxDataBlock>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	f000 809e 	beq.w	8001810 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 80016d4:	7b3b      	ldrb	r3, [r7, #12]
 80016d6:	099b      	lsrs	r3, r3, #6
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d10e      	bne.n	80016fc <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80016de:	7d7b      	ldrb	r3, [r7, #21]
 80016e0:	b29a      	uxth	r2, r3
 80016e2:	7d3b      	ldrb	r3, [r7, #20]
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	021b      	lsls	r3, r3, #8
 80016e8:	b29b      	uxth	r3, r3
 80016ea:	4413      	add	r3, r2
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	3301      	adds	r3, #1
 80016f0:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 80016f2:	8bfb      	ldrh	r3, [r7, #30]
 80016f4:	029a      	lsls	r2, r3, #10
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	e02e      	b.n	800175a <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80016fc:	7c7b      	ldrb	r3, [r7, #17]
 80016fe:	f003 030f 	and.w	r3, r3, #15
 8001702:	b2da      	uxtb	r2, r3
 8001704:	7dbb      	ldrb	r3, [r7, #22]
 8001706:	09db      	lsrs	r3, r3, #7
 8001708:	b2db      	uxtb	r3, r3
 800170a:	4413      	add	r3, r2
 800170c:	b2da      	uxtb	r2, r3
 800170e:	7d7b      	ldrb	r3, [r7, #21]
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	b2db      	uxtb	r3, r3
 8001714:	f003 0306 	and.w	r3, r3, #6
 8001718:	b2db      	uxtb	r3, r3
 800171a:	4413      	add	r3, r2
 800171c:	b2db      	uxtb	r3, r3
 800171e:	3302      	adds	r3, #2
 8001720:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001724:	7d3b      	ldrb	r3, [r7, #20]
 8001726:	099b      	lsrs	r3, r3, #6
 8001728:	b2db      	uxtb	r3, r3
 800172a:	b29a      	uxth	r2, r3
 800172c:	7cfb      	ldrb	r3, [r7, #19]
 800172e:	b29b      	uxth	r3, r3
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	b29b      	uxth	r3, r3
 8001734:	4413      	add	r3, r2
 8001736:	b29a      	uxth	r2, r3
 8001738:	7cbb      	ldrb	r3, [r7, #18]
 800173a:	029b      	lsls	r3, r3, #10
 800173c:	b29b      	uxth	r3, r3
 800173e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001742:	b29b      	uxth	r3, r3
 8001744:	4413      	add	r3, r2
 8001746:	b29b      	uxth	r3, r3
 8001748:	3301      	adds	r3, #1
 800174a:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 800174c:	8bfa      	ldrh	r2, [r7, #30]
 800174e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001752:	3b09      	subs	r3, #9
 8001754:	409a      	lsls	r2, r3
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 800175a:	2300      	movs	r3, #0
 800175c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8001760:	e056      	b.n	8001810 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001768:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 800176a:	2300      	movs	r3, #0
 800176c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001770:	e055      	b.n	800181e <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001772:	f7ff fc11 	bl	8000f98 <SD_ReadyWait>
 8001776:	4603      	mov	r3, r0
 8001778:	2bff      	cmp	r3, #255	; 0xff
 800177a:	d14b      	bne.n	8001814 <SD_disk_ioctl+0x234>
 800177c:	2300      	movs	r3, #0
 800177e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8001782:	e047      	b.n	8001814 <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001784:	2100      	movs	r1, #0
 8001786:	2049      	movs	r0, #73	; 0x49
 8001788:	f7ff fceb 	bl	8001162 <SD_SendCmd>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d142      	bne.n	8001818 <SD_disk_ioctl+0x238>
 8001792:	2110      	movs	r1, #16
 8001794:	6a38      	ldr	r0, [r7, #32]
 8001796:	f7ff fc73 	bl	8001080 <SD_RxDataBlock>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d03b      	beq.n	8001818 <SD_disk_ioctl+0x238>
 80017a0:	2300      	movs	r3, #0
 80017a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80017a6:	e037      	b.n	8001818 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 80017a8:	2100      	movs	r1, #0
 80017aa:	204a      	movs	r0, #74	; 0x4a
 80017ac:	f7ff fcd9 	bl	8001162 <SD_SendCmd>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d132      	bne.n	800181c <SD_disk_ioctl+0x23c>
 80017b6:	2110      	movs	r1, #16
 80017b8:	6a38      	ldr	r0, [r7, #32]
 80017ba:	f7ff fc61 	bl	8001080 <SD_RxDataBlock>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d02b      	beq.n	800181c <SD_disk_ioctl+0x23c>
 80017c4:	2300      	movs	r3, #0
 80017c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 80017ca:	e027      	b.n	800181c <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 80017cc:	2100      	movs	r1, #0
 80017ce:	207a      	movs	r0, #122	; 0x7a
 80017d0:	f7ff fcc7 	bl	8001162 <SD_SendCmd>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d116      	bne.n	8001808 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 80017da:	2300      	movs	r3, #0
 80017dc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80017e0:	e00b      	b.n	80017fa <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 80017e2:	6a3c      	ldr	r4, [r7, #32]
 80017e4:	1c63      	adds	r3, r4, #1
 80017e6:	623b      	str	r3, [r7, #32]
 80017e8:	f7ff fbac 	bl	8000f44 <SPI_RxByte>
 80017ec:	4603      	mov	r3, r0
 80017ee:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 80017f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017f4:	3301      	adds	r3, #1
 80017f6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80017fa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017fe:	2b03      	cmp	r3, #3
 8001800:	d9ef      	bls.n	80017e2 <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8001802:	2300      	movs	r3, #0
 8001804:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8001808:	2304      	movs	r3, #4
 800180a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800180e:	e006      	b.n	800181e <SD_disk_ioctl+0x23e>
			break;
 8001810:	bf00      	nop
 8001812:	e004      	b.n	800181e <SD_disk_ioctl+0x23e>
			break;
 8001814:	bf00      	nop
 8001816:	e002      	b.n	800181e <SD_disk_ioctl+0x23e>
			break;
 8001818:	bf00      	nop
 800181a:	e000      	b.n	800181e <SD_disk_ioctl+0x23e>
			break;
 800181c:	bf00      	nop
		}

		DESELECT();
 800181e:	f7ff fb4f 	bl	8000ec0 <DESELECT>
		SPI_RxByte();
 8001822:	f7ff fb8f 	bl	8000f44 <SPI_RxByte>
	}

	return res;
 8001826:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800182a:	4618      	mov	r0, r3
 800182c:	372c      	adds	r7, #44	; 0x2c
 800182e:	46bd      	mov	sp, r7
 8001830:	bd90      	pop	{r4, r7, pc}
 8001832:	bf00      	nop
 8001834:	20000000 	.word	0x20000000

08001838 <uint16_to_bytes>:



// Probably going to move these to a different file, but for now
void uint16_to_bytes(uint16_t in, uint8_t *out)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	6039      	str	r1, [r7, #0]
 8001842:	80fb      	strh	r3, [r7, #6]
	out[0] = (in >> 8) & 0xFF;
 8001844:	88fb      	ldrh	r3, [r7, #6]
 8001846:	0a1b      	lsrs	r3, r3, #8
 8001848:	b29b      	uxth	r3, r3
 800184a:	b2da      	uxtb	r2, r3
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	701a      	strb	r2, [r3, #0]
	out[1] = in & 0xFF;
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	3301      	adds	r3, #1
 8001854:	88fa      	ldrh	r2, [r7, #6]
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	701a      	strb	r2, [r3, #0]
}
 800185a:	bf00      	nop
 800185c:	370c      	adds	r7, #12
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr

08001866 <LCD_reset>:
	HX8357_DISPON, 0x80 +  50/5, // Main screen turn on, delay 50 ms
	0,                           // END OF COMMAND LIST
  };

void LCD_reset()
{
 8001866:	b580      	push	{r7, lr}
 8001868:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 800186a:	2201      	movs	r2, #1
 800186c:	2102      	movs	r1, #2
 800186e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001872:	f001 fefd 	bl	8003670 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001876:	2064      	movs	r0, #100	; 0x64
 8001878:	f001 fbfe 	bl	8003078 <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 800187c:	2200      	movs	r2, #0
 800187e:	2102      	movs	r1, #2
 8001880:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001884:	f001 fef4 	bl	8003670 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001888:	2064      	movs	r0, #100	; 0x64
 800188a:	f001 fbf5 	bl	8003078 <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 800188e:	2201      	movs	r2, #1
 8001890:	2102      	movs	r1, #2
 8001892:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001896:	f001 feeb 	bl	8003670 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800189a:	20c8      	movs	r0, #200	; 0xc8
 800189c:	f001 fbec 	bl	8003078 <HAL_Delay>
}
 80018a0:	bf00      	nop
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <LCD_writeCommand>:

HAL_StatusTypeDef LCD_writeCommand(SPI_HandleTypeDef* spi, uint8_t cmd)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af02      	add	r7, sp, #8
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	460b      	mov	r3, r1
 80018ae:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef result;
	HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 80018b0:	2200      	movs	r2, #0
 80018b2:	2108      	movs	r1, #8
 80018b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b8:	f001 feda 	bl	8003670 <HAL_GPIO_WritePin>
	uint8_t buf[1];
	result = HAL_SPI_TransmitReceive(spi, &cmd, &buf[0], 1, 100);
 80018bc:	f107 020c 	add.w	r2, r7, #12
 80018c0:	1cf9      	adds	r1, r7, #3
 80018c2:	2364      	movs	r3, #100	; 0x64
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	2301      	movs	r3, #1
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f003 fbf5 	bl	80050b8 <HAL_SPI_TransmitReceive>
 80018ce:	4603      	mov	r3, r0
 80018d0:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80018d2:	2201      	movs	r2, #1
 80018d4:	2108      	movs	r1, #8
 80018d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018da:	f001 fec9 	bl	8003670 <HAL_GPIO_WritePin>
	return result;
 80018de:	7bfb      	ldrb	r3, [r7, #15]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <LCD_startWrite>:

void LCD_startWrite()
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	2140      	movs	r1, #64	; 0x40
 80018f0:	4802      	ldr	r0, [pc, #8]	; (80018fc <LCD_startWrite+0x14>)
 80018f2:	f001 febd 	bl	8003670 <HAL_GPIO_WritePin>
}
 80018f6:	bf00      	nop
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	48000400 	.word	0x48000400

08001900 <LCD_endWrite>:

void LCD_endWrite()
{
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8001904:	2201      	movs	r2, #1
 8001906:	2140      	movs	r1, #64	; 0x40
 8001908:	4802      	ldr	r0, [pc, #8]	; (8001914 <LCD_endWrite+0x14>)
 800190a:	f001 feb1 	bl	8003670 <HAL_GPIO_WritePin>
}
 800190e:	bf00      	nop
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	48000400 	.word	0x48000400

08001918 <LCD_begin>:

int LCD_begin(SPI_HandleTypeDef* spi)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b084      	sub	sp, #16
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
	LCD_reset();
 8001920:	f7ff ffa1 	bl	8001866 <LCD_reset>
	LCD_startWrite();
 8001924:	f7ff ffe0 	bl	80018e8 <LCD_startWrite>
	uint8_t *addr = init;
 8001928:	4b26      	ldr	r3, [pc, #152]	; (80019c4 <LCD_begin+0xac>)
 800192a:	60fb      	str	r3, [r7, #12]
	uint8_t cmd, x, numArgs;
	HAL_StatusTypeDef result;
	while((cmd = *(addr++)) > 0) // '0' command ends list
 800192c:	e03b      	b.n	80019a6 <LCD_begin+0x8e>
	{
		if (cmd != 0xFF) // '255' is ignored
 800192e:	7abb      	ldrb	r3, [r7, #10]
 8001930:	2bff      	cmp	r3, #255	; 0xff
 8001932:	d00d      	beq.n	8001950 <LCD_begin+0x38>
		{
			result = LCD_writeCommand(spi, cmd);
 8001934:	7abb      	ldrb	r3, [r7, #10]
 8001936:	4619      	mov	r1, r3
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	f7ff ffb3 	bl	80018a4 <LCD_writeCommand>
 800193e:	4603      	mov	r3, r0
 8001940:	727b      	strb	r3, [r7, #9]
			if (result != HAL_OK)
 8001942:	7a7b      	ldrb	r3, [r7, #9]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d003      	beq.n	8001950 <LCD_begin+0x38>
			{
				LCD_endWrite();
 8001948:	f7ff ffda 	bl	8001900 <LCD_endWrite>
				return 0;
 800194c:	2300      	movs	r3, #0
 800194e:	e035      	b.n	80019bc <LCD_begin+0xa4>
			}
		}
		x = *(addr++);
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	1c5a      	adds	r2, r3, #1
 8001954:	60fa      	str	r2, [r7, #12]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	723b      	strb	r3, [r7, #8]
		numArgs = x & 0x7F;
 800195a:	7a3b      	ldrb	r3, [r7, #8]
 800195c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001960:	72fb      	strb	r3, [r7, #11]
		if (x & 0x80) // If high bit set...
 8001962:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001966:	2b00      	cmp	r3, #0
 8001968:	da18      	bge.n	800199c <LCD_begin+0x84>
		{
			HAL_Delay(numArgs * 5); // numArgs is actually a delay time (5ms units)
 800196a:	7afa      	ldrb	r2, [r7, #11]
 800196c:	4613      	mov	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	4618      	mov	r0, r3
 8001974:	f001 fb80 	bl	8003078 <HAL_Delay>
 8001978:	e015      	b.n	80019a6 <LCD_begin+0x8e>
		}
		else // Otherwise, issue args to command...
		{
			while (numArgs--)
			{
				result = HAL_SPI_Transmit(spi, addr++, 1, 100);
 800197a:	68f9      	ldr	r1, [r7, #12]
 800197c:	1c4b      	adds	r3, r1, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	2364      	movs	r3, #100	; 0x64
 8001982:	2201      	movs	r2, #1
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f003 fa22 	bl	8004dce <HAL_SPI_Transmit>
 800198a:	4603      	mov	r3, r0
 800198c:	727b      	strb	r3, [r7, #9]
				if (result != HAL_OK)
 800198e:	7a7b      	ldrb	r3, [r7, #9]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d003      	beq.n	800199c <LCD_begin+0x84>
				{
					LCD_endWrite();
 8001994:	f7ff ffb4 	bl	8001900 <LCD_endWrite>
					return 0;
 8001998:	2300      	movs	r3, #0
 800199a:	e00f      	b.n	80019bc <LCD_begin+0xa4>
			while (numArgs--)
 800199c:	7afb      	ldrb	r3, [r7, #11]
 800199e:	1e5a      	subs	r2, r3, #1
 80019a0:	72fa      	strb	r2, [r7, #11]
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1e9      	bne.n	800197a <LCD_begin+0x62>
	while((cmd = *(addr++)) > 0) // '0' command ends list
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	1c5a      	adds	r2, r3, #1
 80019aa:	60fa      	str	r2, [r7, #12]
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	72bb      	strb	r3, [r7, #10]
 80019b0:	7abb      	ldrb	r3, [r7, #10]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d1bb      	bne.n	800192e <LCD_begin+0x16>
				}
			}
		}
	}
	LCD_endWrite();
 80019b6:	f7ff ffa3 	bl	8001900 <LCD_endWrite>
	return 1;
 80019ba:	2301      	movs	r3, #1
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3710      	adds	r7, #16
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20000004 	.word	0x20000004

080019c8 <LCD_setAddrWindow>:
	LCD_endWrite();
	return result == HAL_OK;
}

int LCD_setAddrWindow(SPI_HandleTypeDef* spi, uint16_t x1, uint16_t y1, uint16_t w, uint16_t h)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b086      	sub	sp, #24
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	60f8      	str	r0, [r7, #12]
 80019d0:	4608      	mov	r0, r1
 80019d2:	4611      	mov	r1, r2
 80019d4:	461a      	mov	r2, r3
 80019d6:	4603      	mov	r3, r0
 80019d8:	817b      	strh	r3, [r7, #10]
 80019da:	460b      	mov	r3, r1
 80019dc:	813b      	strh	r3, [r7, #8]
 80019de:	4613      	mov	r3, r2
 80019e0:	80fb      	strh	r3, [r7, #6]
	uint16_t x2 = x1 + w - 1;
 80019e2:	897a      	ldrh	r2, [r7, #10]
 80019e4:	88fb      	ldrh	r3, [r7, #6]
 80019e6:	4413      	add	r3, r2
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	3b01      	subs	r3, #1
 80019ec:	82fb      	strh	r3, [r7, #22]
	uint16_t y2 = y1 + h - 1;
 80019ee:	893a      	ldrh	r2, [r7, #8]
 80019f0:	8c3b      	ldrh	r3, [r7, #32]
 80019f2:	4413      	add	r3, r2
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	3b01      	subs	r3, #1
 80019f8:	82bb      	strh	r3, [r7, #20]
	uint8_t buf[2];

	LCD_startWrite();
 80019fa:	f7ff ff75 	bl	80018e8 <LCD_startWrite>
	LCD_writeCommand(spi, HX8357_CASET); // Column address set
 80019fe:	212a      	movs	r1, #42	; 0x2a
 8001a00:	68f8      	ldr	r0, [r7, #12]
 8001a02:	f7ff ff4f 	bl	80018a4 <LCD_writeCommand>

	uint16_to_bytes(x1, buf);
 8001a06:	f107 0210 	add.w	r2, r7, #16
 8001a0a:	897b      	ldrh	r3, [r7, #10]
 8001a0c:	4611      	mov	r1, r2
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff ff12 	bl	8001838 <uint16_to_bytes>
	HAL_SPI_Transmit(spi, &buf[0], 2, 100);
 8001a14:	f107 0110 	add.w	r1, r7, #16
 8001a18:	2364      	movs	r3, #100	; 0x64
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	68f8      	ldr	r0, [r7, #12]
 8001a1e:	f003 f9d6 	bl	8004dce <HAL_SPI_Transmit>

	uint16_to_bytes(x2, buf);
 8001a22:	f107 0210 	add.w	r2, r7, #16
 8001a26:	8afb      	ldrh	r3, [r7, #22]
 8001a28:	4611      	mov	r1, r2
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff ff04 	bl	8001838 <uint16_to_bytes>
	HAL_SPI_Transmit(spi, &buf[0], 2, 100);
 8001a30:	f107 0110 	add.w	r1, r7, #16
 8001a34:	2364      	movs	r3, #100	; 0x64
 8001a36:	2202      	movs	r2, #2
 8001a38:	68f8      	ldr	r0, [r7, #12]
 8001a3a:	f003 f9c8 	bl	8004dce <HAL_SPI_Transmit>

	LCD_writeCommand(spi, HX8357_PASET); // Row address set
 8001a3e:	212b      	movs	r1, #43	; 0x2b
 8001a40:	68f8      	ldr	r0, [r7, #12]
 8001a42:	f7ff ff2f 	bl	80018a4 <LCD_writeCommand>

	uint16_to_bytes(y1, buf);
 8001a46:	f107 0210 	add.w	r2, r7, #16
 8001a4a:	893b      	ldrh	r3, [r7, #8]
 8001a4c:	4611      	mov	r1, r2
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fef2 	bl	8001838 <uint16_to_bytes>
	HAL_SPI_Transmit(spi, &buf[0], 2, 100);
 8001a54:	f107 0110 	add.w	r1, r7, #16
 8001a58:	2364      	movs	r3, #100	; 0x64
 8001a5a:	2202      	movs	r2, #2
 8001a5c:	68f8      	ldr	r0, [r7, #12]
 8001a5e:	f003 f9b6 	bl	8004dce <HAL_SPI_Transmit>

	uint16_to_bytes(y2, buf);
 8001a62:	f107 0210 	add.w	r2, r7, #16
 8001a66:	8abb      	ldrh	r3, [r7, #20]
 8001a68:	4611      	mov	r1, r2
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fee4 	bl	8001838 <uint16_to_bytes>
	HAL_SPI_Transmit(spi, &buf[0], 2, 100);
 8001a70:	f107 0110 	add.w	r1, r7, #16
 8001a74:	2364      	movs	r3, #100	; 0x64
 8001a76:	2202      	movs	r2, #2
 8001a78:	68f8      	ldr	r0, [r7, #12]
 8001a7a:	f003 f9a8 	bl	8004dce <HAL_SPI_Transmit>

	LCD_endWrite();
 8001a7e:	f7ff ff3f 	bl	8001900 <LCD_endWrite>
	return 1;
 8001a82:	2301      	movs	r3, #1
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3718      	adds	r7, #24
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}

08001a8c <LCD_color565>:

uint16_t LCD_color565(uint8_t red, uint8_t green, uint8_t blue) {
 8001a8c:	b480      	push	{r7}
 8001a8e:	b083      	sub	sp, #12
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	4603      	mov	r3, r0
 8001a94:	71fb      	strb	r3, [r7, #7]
 8001a96:	460b      	mov	r3, r1
 8001a98:	71bb      	strb	r3, [r7, #6]
 8001a9a:	4613      	mov	r3, r2
 8001a9c:	717b      	strb	r3, [r7, #5]
    return ((red & 0xF8) << 8) | ((green & 0xFC) << 3) | ((blue & 0xF8) >> 3);
 8001a9e:	79fb      	ldrb	r3, [r7, #7]
 8001aa0:	021b      	lsls	r3, r3, #8
 8001aa2:	b21b      	sxth	r3, r3
 8001aa4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001aa8:	f023 0307 	bic.w	r3, r3, #7
 8001aac:	b21a      	sxth	r2, r3
 8001aae:	79bb      	ldrb	r3, [r7, #6]
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	b21b      	sxth	r3, r3
 8001ab4:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8001ab8:	b21b      	sxth	r3, r3
 8001aba:	4313      	orrs	r3, r2
 8001abc:	b21a      	sxth	r2, r3
 8001abe:	797b      	ldrb	r3, [r7, #5]
 8001ac0:	08db      	lsrs	r3, r3, #3
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	b21b      	sxth	r3, r3
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	b21b      	sxth	r3, r3
 8001aca:	b29b      	uxth	r3, r3
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	370c      	adds	r7, #12
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <LCD_pushColor>:

int LCD_pushColor(SPI_HandleTypeDef* spi, uint16_t color) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	807b      	strh	r3, [r7, #2]
	LCD_startWrite();
 8001ae4:	f7ff ff00 	bl	80018e8 <LCD_startWrite>
	LCD_writeCommand(spi, HX8357_RAMWR); // Write to RAM
 8001ae8:	212c      	movs	r1, #44	; 0x2c
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7ff feda 	bl	80018a4 <LCD_writeCommand>
	HAL_SPI_Transmit(spi, (uint8_t*)&color, 2, 100);
 8001af0:	1cb9      	adds	r1, r7, #2
 8001af2:	2364      	movs	r3, #100	; 0x64
 8001af4:	2202      	movs	r2, #2
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f003 f969 	bl	8004dce <HAL_SPI_Transmit>
	LCD_writeCommand(spi, HX8357_NOP); // Write command to stop RAMWR
 8001afc:	2100      	movs	r1, #0
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f7ff fed0 	bl	80018a4 <LCD_writeCommand>
	LCD_endWrite();
 8001b04:	f7ff fefc 	bl	8001900 <LCD_endWrite>
	return 1;
 8001b08:	2301      	movs	r3, #1
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <LCD_pushColorCopy>:

int LCD_pushColorCopy(SPI_HandleTypeDef* spi, uint16_t color, uint32_t count) {
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b086      	sub	sp, #24
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	60f8      	str	r0, [r7, #12]
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	607a      	str	r2, [r7, #4]
 8001b1e:	817b      	strh	r3, [r7, #10]
	LCD_startWrite();
 8001b20:	f7ff fee2 	bl	80018e8 <LCD_startWrite>

	LCD_writeCommand(spi, HX8357_RAMWR); // Write to RAM
 8001b24:	212c      	movs	r1, #44	; 0x2c
 8001b26:	68f8      	ldr	r0, [r7, #12]
 8001b28:	f7ff febc 	bl	80018a4 <LCD_writeCommand>

	uint8_t buf[2];
	uint16_to_bytes(color, &buf[0]);
 8001b2c:	f107 0210 	add.w	r2, r7, #16
 8001b30:	897b      	ldrh	r3, [r7, #10]
 8001b32:	4611      	mov	r1, r2
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff fe7f 	bl	8001838 <uint16_to_bytes>
	for (int i = 0; i < count; ++i)
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
 8001b3e:	e009      	b.n	8001b54 <LCD_pushColorCopy+0x42>
	{
		HAL_SPI_Transmit(spi, &buf[0], 2, 100);
 8001b40:	f107 0110 	add.w	r1, r7, #16
 8001b44:	2364      	movs	r3, #100	; 0x64
 8001b46:	2202      	movs	r2, #2
 8001b48:	68f8      	ldr	r0, [r7, #12]
 8001b4a:	f003 f940 	bl	8004dce <HAL_SPI_Transmit>
	for (int i = 0; i < count; ++i)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	3301      	adds	r3, #1
 8001b52:	617b      	str	r3, [r7, #20]
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d8f1      	bhi.n	8001b40 <LCD_pushColorCopy+0x2e>
	}

	LCD_writeCommand(spi, HX8357_NOP); // Write command to stop RAMWR
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	68f8      	ldr	r0, [r7, #12]
 8001b60:	f7ff fea0 	bl	80018a4 <LCD_writeCommand>

	LCD_endWrite();
 8001b64:	f7ff fecc 	bl	8001900 <LCD_endWrite>
	return 1;
 8001b68:	2301      	movs	r3, #1
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3718      	adds	r7, #24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <LCD_writePixel>:

	LCD_endWrite();
	return 1;
}

int LCD_writePixel(SPI_HandleTypeDef* spi, int16_t x, int16_t y, uint16_t color) {
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af02      	add	r7, sp, #8
 8001b78:	60f8      	str	r0, [r7, #12]
 8001b7a:	4608      	mov	r0, r1
 8001b7c:	4611      	mov	r1, r2
 8001b7e:	461a      	mov	r2, r3
 8001b80:	4603      	mov	r3, r0
 8001b82:	817b      	strh	r3, [r7, #10]
 8001b84:	460b      	mov	r3, r1
 8001b86:	813b      	strh	r3, [r7, #8]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	80fb      	strh	r3, [r7, #6]
    if ((x < 0) ||(x >= HX8357_TFTWIDTH) || (y < 0) || (y >= HX8357_TFTHEIGHT)) return 0;
 8001b8c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	db0d      	blt.n	8001bb0 <LCD_writePixel+0x3e>
 8001b94:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001b98:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001b9c:	da08      	bge.n	8001bb0 <LCD_writePixel+0x3e>
 8001b9e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	db04      	blt.n	8001bb0 <LCD_writePixel+0x3e>
 8001ba6:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001baa:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001bae:	db01      	blt.n	8001bb4 <LCD_writePixel+0x42>
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	e017      	b.n	8001be4 <LCD_writePixel+0x72>
    if(!LCD_setAddrWindow(spi, x, y, 1, 1)) return 0;
 8001bb4:	8979      	ldrh	r1, [r7, #10]
 8001bb6:	893a      	ldrh	r2, [r7, #8]
 8001bb8:	2301      	movs	r3, #1
 8001bba:	9300      	str	r3, [sp, #0]
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f7ff ff02 	bl	80019c8 <LCD_setAddrWindow>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <LCD_writePixel+0x5c>
 8001bca:	2300      	movs	r3, #0
 8001bcc:	e00a      	b.n	8001be4 <LCD_writePixel+0x72>
    if (!LCD_pushColor(spi, color)) return 0;
 8001bce:	88fb      	ldrh	r3, [r7, #6]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	68f8      	ldr	r0, [r7, #12]
 8001bd4:	f7ff ff80 	bl	8001ad8 <LCD_pushColor>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <LCD_writePixel+0x70>
 8001bde:	2300      	movs	r3, #0
 8001be0:	e000      	b.n	8001be4 <LCD_writePixel+0x72>
    return 1;
 8001be2:	2301      	movs	r3, #1
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3710      	adds	r7, #16
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <LCD_writePixels>:

// Length of colors array must be w * h
int LCD_writePixels(SPI_HandleTypeDef* spi, uint16_t color,
					int16_t x, int16_t y, int16_t w, int16_t h)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b086      	sub	sp, #24
 8001bf0:	af02      	add	r7, sp, #8
 8001bf2:	60f8      	str	r0, [r7, #12]
 8001bf4:	4608      	mov	r0, r1
 8001bf6:	4611      	mov	r1, r2
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	817b      	strh	r3, [r7, #10]
 8001bfe:	460b      	mov	r3, r1
 8001c00:	813b      	strh	r3, [r7, #8]
 8001c02:	4613      	mov	r3, r2
 8001c04:	80fb      	strh	r3, [r7, #6]
	if ((x < 0) ||(x >= HX8357_TFTWIDTH) || (y < 0) || (y >= HX8357_TFTHEIGHT)) return 0;
 8001c06:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	db0d      	blt.n	8001c2a <LCD_writePixels+0x3e>
 8001c0e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001c12:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001c16:	da08      	bge.n	8001c2a <LCD_writePixels+0x3e>
 8001c18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	db04      	blt.n	8001c2a <LCD_writePixels+0x3e>
 8001c20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c24:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001c28:	db01      	blt.n	8001c2e <LCD_writePixels+0x42>
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	e01f      	b.n	8001c6e <LCD_writePixels+0x82>
	if(!LCD_setAddrWindow(spi, x, y, w, h)) return 0;
 8001c2e:	8939      	ldrh	r1, [r7, #8]
 8001c30:	88fa      	ldrh	r2, [r7, #6]
 8001c32:	8b38      	ldrh	r0, [r7, #24]
 8001c34:	8bbb      	ldrh	r3, [r7, #28]
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	4603      	mov	r3, r0
 8001c3a:	68f8      	ldr	r0, [r7, #12]
 8001c3c:	f7ff fec4 	bl	80019c8 <LCD_setAddrWindow>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d101      	bne.n	8001c4a <LCD_writePixels+0x5e>
 8001c46:	2300      	movs	r3, #0
 8001c48:	e011      	b.n	8001c6e <LCD_writePixels+0x82>
	if (!LCD_pushColorCopy(spi, color, w*h)) return 0;
 8001c4a:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001c4e:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001c52:	fb02 f303 	mul.w	r3, r2, r3
 8001c56:	461a      	mov	r2, r3
 8001c58:	897b      	ldrh	r3, [r7, #10]
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	68f8      	ldr	r0, [r7, #12]
 8001c5e:	f7ff ff58 	bl	8001b12 <LCD_pushColorCopy>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d101      	bne.n	8001c6c <LCD_writePixels+0x80>
 8001c68:	2300      	movs	r3, #0
 8001c6a:	e000      	b.n	8001c6e <LCD_writePixels+0x82>
	return 1;
 8001c6c:	2301      	movs	r3, #1
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3710      	adds	r7, #16
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
	...

08001c78 <LCD_drawChar>:
		0x70, 0x1C, 0x07, 0x1C, 0x70,
		0x0E, 0x38, 0xE0, 0x38, 0x0E
};

void LCD_drawChar(SPI_HandleTypeDef* spi, int16_t x, int16_t y, unsigned char c, uint16_t color, uint32_t size)
{
 8001c78:	b590      	push	{r4, r7, lr}
 8001c7a:	b089      	sub	sp, #36	; 0x24
 8001c7c:	af02      	add	r7, sp, #8
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	4608      	mov	r0, r1
 8001c82:	4611      	mov	r1, r2
 8001c84:	461a      	mov	r2, r3
 8001c86:	4603      	mov	r3, r0
 8001c88:	817b      	strh	r3, [r7, #10]
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	813b      	strh	r3, [r7, #8]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	71fb      	strb	r3, [r7, #7]
	if((x >= HX8357_TFTWIDTH)   || // Clip right
 8001c92:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001c96:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001c9a:	f280 80b5 	bge.w	8001e08 <LCD_drawChar+0x190>
	   (y >= HX8357_TFTHEIGHT)  || // Clip bottom
	   ((x + 6 * size - 1) < 0) || // Clip left
 8001c9e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001ca2:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8001ca6:	f280 80af 	bge.w	8001e08 <LCD_drawChar+0x190>
	   ((y + 8 * size - 1) < 0))   // Clip top
		return;

	uint16_t bg = LCD_color565(255, 255, 255);
 8001caa:	22ff      	movs	r2, #255	; 0xff
 8001cac:	21ff      	movs	r1, #255	; 0xff
 8001cae:	20ff      	movs	r0, #255	; 0xff
 8001cb0:	f7ff feec 	bl	8001a8c <LCD_color565>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	827b      	strh	r3, [r7, #18]
	LCD_startWrite();
 8001cb8:	f7ff fe16 	bl	80018e8 <LCD_startWrite>
	for(int8_t i = 0; i < 5; i++) // Char bitmap = 5 columns
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	75fb      	strb	r3, [r7, #23]
 8001cc0:	e09a      	b.n	8001df8 <LCD_drawChar+0x180>
	{
		uint8_t line = font[c * 5 + i];
 8001cc2:	79fa      	ldrb	r2, [r7, #7]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	009b      	lsls	r3, r3, #2
 8001cc8:	441a      	add	r2, r3
 8001cca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cce:	4413      	add	r3, r2
 8001cd0:	4a4f      	ldr	r2, [pc, #316]	; (8001e10 <LCD_drawChar+0x198>)
 8001cd2:	5cd3      	ldrb	r3, [r2, r3]
 8001cd4:	75bb      	strb	r3, [r7, #22]
		for(int8_t j = 0; j < 8; j++, line >>= 1)
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	757b      	strb	r3, [r7, #21]
 8001cda:	e082      	b.n	8001de2 <LCD_drawChar+0x16a>
		{
			if (line & 1)
 8001cdc:	7dbb      	ldrb	r3, [r7, #22]
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d03a      	beq.n	8001d5c <LCD_drawChar+0xe4>
			{
				if (size == 1) LCD_writePixel(spi, x+i, y+j, color);
 8001ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d112      	bne.n	8001d12 <LCD_drawChar+0x9a>
 8001cec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	897b      	ldrh	r3, [r7, #10]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	b219      	sxth	r1, r3
 8001cfa:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	893b      	ldrh	r3, [r7, #8]
 8001d02:	4413      	add	r3, r2
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	b21a      	sxth	r2, r3
 8001d08:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d0a:	68f8      	ldr	r0, [r7, #12]
 8001d0c:	f7ff ff31 	bl	8001b72 <LCD_writePixel>
 8001d10:	e05e      	b.n	8001dd0 <LCD_drawChar+0x158>
				else LCD_writePixels(spi, color, x+i*size, y+j*size, size, size);
 8001d12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	fb12 f303 	smulbb	r3, r2, r3
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	897b      	ldrh	r3, [r7, #10]
 8001d24:	4413      	add	r3, r2
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	b218      	sxth	r0, r3
 8001d2a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	fb12 f303 	smulbb	r3, r2, r3
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	893b      	ldrh	r3, [r7, #8]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	b21c      	sxth	r4, r3
 8001d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d44:	b21b      	sxth	r3, r3
 8001d46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001d48:	b212      	sxth	r2, r2
 8001d4a:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8001d4c:	9201      	str	r2, [sp, #4]
 8001d4e:	9300      	str	r3, [sp, #0]
 8001d50:	4623      	mov	r3, r4
 8001d52:	4602      	mov	r2, r0
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f7ff ff49 	bl	8001bec <LCD_writePixels>
 8001d5a:	e039      	b.n	8001dd0 <LCD_drawChar+0x158>
			}
			else
			{
				if (size == 1) LCD_writePixel(spi, x+i, y+j, bg);
 8001d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d112      	bne.n	8001d88 <LCD_drawChar+0x110>
 8001d62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	897b      	ldrh	r3, [r7, #10]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	b219      	sxth	r1, r3
 8001d70:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	893b      	ldrh	r3, [r7, #8]
 8001d78:	4413      	add	r3, r2
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	b21a      	sxth	r2, r3
 8001d7e:	8a7b      	ldrh	r3, [r7, #18]
 8001d80:	68f8      	ldr	r0, [r7, #12]
 8001d82:	f7ff fef6 	bl	8001b72 <LCD_writePixel>
 8001d86:	e023      	b.n	8001dd0 <LCD_drawChar+0x158>
				else LCD_writePixels(spi, bg, x+i*size, y+j*size, size, size);
 8001d88:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001d8c:	b29a      	uxth	r2, r3
 8001d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	fb12 f303 	smulbb	r3, r2, r3
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	897b      	ldrh	r3, [r7, #10]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	b218      	sxth	r0, r3
 8001da0:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001da4:	b29a      	uxth	r2, r3
 8001da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001da8:	b29b      	uxth	r3, r3
 8001daa:	fb12 f303 	smulbb	r3, r2, r3
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	893b      	ldrh	r3, [r7, #8]
 8001db2:	4413      	add	r3, r2
 8001db4:	b29b      	uxth	r3, r3
 8001db6:	b21c      	sxth	r4, r3
 8001db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dba:	b21b      	sxth	r3, r3
 8001dbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dbe:	b212      	sxth	r2, r2
 8001dc0:	8a79      	ldrh	r1, [r7, #18]
 8001dc2:	9201      	str	r2, [sp, #4]
 8001dc4:	9300      	str	r3, [sp, #0]
 8001dc6:	4623      	mov	r3, r4
 8001dc8:	4602      	mov	r2, r0
 8001dca:	68f8      	ldr	r0, [r7, #12]
 8001dcc:	f7ff ff0e 	bl	8001bec <LCD_writePixels>
		for(int8_t j = 0; j < 8; j++, line >>= 1)
 8001dd0:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	757b      	strb	r3, [r7, #21]
 8001ddc:	7dbb      	ldrb	r3, [r7, #22]
 8001dde:	085b      	lsrs	r3, r3, #1
 8001de0:	75bb      	strb	r3, [r7, #22]
 8001de2:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001de6:	2b07      	cmp	r3, #7
 8001de8:	f77f af78 	ble.w	8001cdc <LCD_drawChar+0x64>
	for(int8_t i = 0; i < 5; i++) // Char bitmap = 5 columns
 8001dec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	3301      	adds	r3, #1
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	75fb      	strb	r3, [r7, #23]
 8001df8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	f77f af60 	ble.w	8001cc2 <LCD_drawChar+0x4a>
			}
		}
	}
	LCD_endWrite();
 8001e02:	f7ff fd7d 	bl	8001900 <LCD_endWrite>
 8001e06:	e000      	b.n	8001e0a <LCD_drawChar+0x192>
		return;
 8001e08:	bf00      	nop
}
 8001e0a:	371c      	adds	r7, #28
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd90      	pop	{r4, r7, pc}
 8001e10:	0800cf20 	.word	0x0800cf20

08001e14 <LCD_drawString>:
	}
	LCD_endWrite();
}

void LCD_drawString(SPI_HandleTypeDef* spi, int16_t x, int16_t y, unsigned char* c, uint32_t length, uint16_t color, uint32_t size)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b088      	sub	sp, #32
 8001e18:	af02      	add	r7, sp, #8
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	460b      	mov	r3, r1
 8001e20:	817b      	strh	r3, [r7, #10]
 8001e22:	4613      	mov	r3, r2
 8001e24:	813b      	strh	r3, [r7, #8]
	for (int i = 0; i < length; ++i) LCD_drawChar(spi, x + i*6*size, y, c[i], color, size);
 8001e26:	2300      	movs	r3, #0
 8001e28:	617b      	str	r3, [r7, #20]
 8001e2a:	e020      	b.n	8001e6e <LCD_drawString+0x5a>
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	fb12 f303 	smulbb	r3, r2, r3
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	0052      	lsls	r2, r2, #1
 8001e3e:	4413      	add	r3, r2
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	b29a      	uxth	r2, r3
 8001e44:	897b      	ldrh	r3, [r7, #10]
 8001e46:	4413      	add	r3, r2
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	b219      	sxth	r1, r3
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	7818      	ldrb	r0, [r3, #0]
 8001e54:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8001e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e5a:	9301      	str	r3, [sp, #4]
 8001e5c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	4603      	mov	r3, r0
 8001e62:	68f8      	ldr	r0, [r7, #12]
 8001e64:	f7ff ff08 	bl	8001c78 <LCD_drawChar>
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	6a3a      	ldr	r2, [r7, #32]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d8da      	bhi.n	8001e2c <LCD_drawString+0x18>
}
 8001e76:	bf00      	nop
 8001e78:	bf00      	nop
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <LCD_writeLine>:
		}
	}
	LCD_endWrite();
}

void LCD_writeLine(SPI_HandleTypeDef *spi, int x0, int y0, int x1, int y1, int color) {
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b08a      	sub	sp, #40	; 0x28
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
 8001e8c:	603b      	str	r3, [r7, #0]
  int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 8001e8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001e98:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001e9c:	6839      	ldr	r1, [r7, #0]
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	1acb      	subs	r3, r1, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	bfb8      	it	lt
 8001ea6:	425b      	neglt	r3, r3
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	bfcc      	ite	gt
 8001eac:	2301      	movgt	r3, #1
 8001eae:	2300      	movle	r3, #0
 8001eb0:	b2db      	uxtb	r3, r3
 8001eb2:	847b      	strh	r3, [r7, #34]	; 0x22
  if (steep) {
 8001eb4:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00d      	beq.n	8001ed8 <LCD_writeLine+0x58>
    _swap_int16_t(x0, y0);
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	843b      	strh	r3, [r7, #32]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	60bb      	str	r3, [r7, #8]
 8001ec4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001ec8:	607b      	str	r3, [r7, #4]
    _swap_int16_t(x1, y1);
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	83fb      	strh	r3, [r7, #30]
 8001ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ed0:	603b      	str	r3, [r7, #0]
 8001ed2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001ed6:	633b      	str	r3, [r7, #48]	; 0x30
  }

  if (x0 > x1) {
 8001ed8:	68ba      	ldr	r2, [r7, #8]
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	dd0d      	ble.n	8001efc <LCD_writeLine+0x7c>
    _swap_int16_t(x0, x1);
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	83bb      	strh	r3, [r7, #28]
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	60bb      	str	r3, [r7, #8]
 8001ee8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001eec:	603b      	str	r3, [r7, #0]
    _swap_int16_t(y0, y1);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	837b      	strh	r3, [r7, #26]
 8001ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ef4:	607b      	str	r3, [r7, #4]
 8001ef6:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001efa:	633b      	str	r3, [r7, #48]	; 0x30
  }

  int16_t dx, dy;
  dx = x1 - x0;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	833b      	strh	r3, [r7, #24]
  dy = abs(y1 - y0);
 8001f0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	1ad3      	subs	r3, r2, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	bfb8      	it	lt
 8001f14:	425b      	neglt	r3, r3
 8001f16:	82fb      	strh	r3, [r7, #22]

  int16_t err = dx / 2;
 8001f18:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001f1c:	0fda      	lsrs	r2, r3, #31
 8001f1e:	4413      	add	r3, r2
 8001f20:	105b      	asrs	r3, r3, #1
 8001f22:	84fb      	strh	r3, [r7, #38]	; 0x26
  int16_t ystep;

  if (y0 < y1) {
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	da02      	bge.n	8001f32 <LCD_writeLine+0xb2>
    ystep = 1;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001f30:	e030      	b.n	8001f94 <LCD_writeLine+0x114>
  } else {
    ystep = -1;
 8001f32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f36:	84bb      	strh	r3, [r7, #36]	; 0x24
  }

  for (; x0 <= x1; x0++) {
 8001f38:	e02c      	b.n	8001f94 <LCD_writeLine+0x114>
    if (steep) {
 8001f3a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d009      	beq.n	8001f56 <LCD_writeLine+0xd6>
      LCD_writePixel(spi, y0, x0, color);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	b219      	sxth	r1, r3
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	b21a      	sxth	r2, r3
 8001f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	68f8      	ldr	r0, [r7, #12]
 8001f50:	f7ff fe0f 	bl	8001b72 <LCD_writePixel>
 8001f54:	e008      	b.n	8001f68 <LCD_writeLine+0xe8>
    } else {
      LCD_writePixel(spi, x0, y0, color);
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	b219      	sxth	r1, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	b21a      	sxth	r2, r3
 8001f5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f7ff fe05 	bl	8001b72 <LCD_writePixel>
    }
    err -= dy;
 8001f68:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001f6a:	8afb      	ldrh	r3, [r7, #22]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	84fb      	strh	r3, [r7, #38]	; 0x26
    if (err < 0) {
 8001f72:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	da09      	bge.n	8001f8e <LCD_writeLine+0x10e>
      y0 += ystep;
 8001f7a:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	4413      	add	r3, r2
 8001f82:	607b      	str	r3, [r7, #4]
      err += dx;
 8001f84:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001f86:	8b3b      	ldrh	r3, [r7, #24]
 8001f88:	4413      	add	r3, r2
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	84fb      	strh	r3, [r7, #38]	; 0x26
  for (; x0 <= x1; x0++) {
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	3301      	adds	r3, #1
 8001f92:	60bb      	str	r3, [r7, #8]
 8001f94:	68ba      	ldr	r2, [r7, #8]
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	ddce      	ble.n	8001f3a <LCD_writeLine+0xba>
    }
  }
}
 8001f9c:	bf00      	nop
 8001f9e:	bf00      	nop
 8001fa0:	3728      	adds	r7, #40	; 0x28
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <LCD_drawBattery>:
	    LCD_writeFastHLine(spi, a, y, b - a + 1, color);
	  }
}

//homemade functions for TADAMHASPEV, move to different file
void LCD_drawBattery(SPI_HandleTypeDef* spi, int16_t x, int16_t y, uint32_t size) {
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b086      	sub	sp, #24
 8001faa:	af02      	add	r7, sp, #8
 8001fac:	60f8      	str	r0, [r7, #12]
 8001fae:	607b      	str	r3, [r7, #4]
 8001fb0:	460b      	mov	r3, r1
 8001fb2:	817b      	strh	r3, [r7, #10]
 8001fb4:	4613      	mov	r3, r2
 8001fb6:	813b      	strh	r3, [r7, #8]
	//make battery thicker?
	//left
	if(!LCD_setAddrWindow(spi, x, y + size, 1, 22*size)) return;
 8001fb8:	8979      	ldrh	r1, [r7, #10]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	893b      	ldrh	r3, [r7, #8]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	4618      	mov	r0, r3
 8001fca:	0080      	lsls	r0, r0, #2
 8001fcc:	4418      	add	r0, r3
 8001fce:	0040      	lsls	r0, r0, #1
 8001fd0:	4403      	add	r3, r0
 8001fd2:	005b      	lsls	r3, r3, #1
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	2301      	movs	r3, #1
 8001fda:	68f8      	ldr	r0, [r7, #12]
 8001fdc:	f7ff fcf4 	bl	80019c8 <LCD_setAddrWindow>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f000 80df 	beq.w	80021a6 <LCD_drawBattery+0x200>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 22*size)) return;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2216      	movs	r2, #22
 8001fec:	fb02 f303 	mul.w	r3, r2, r3
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f7ff fd8c 	bl	8001b12 <LCD_pushColorCopy>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f000 80d4 	beq.w	80021aa <LCD_drawBattery+0x204>

	//right
	if(!LCD_setAddrWindow(spi, x + 10*size, y + size, 1, 22*size)) return;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	b29b      	uxth	r3, r3
 8002006:	461a      	mov	r2, r3
 8002008:	0092      	lsls	r2, r2, #2
 800200a:	4413      	add	r3, r2
 800200c:	005b      	lsls	r3, r3, #1
 800200e:	b29a      	uxth	r2, r3
 8002010:	897b      	ldrh	r3, [r7, #10]
 8002012:	4413      	add	r3, r2
 8002014:	b299      	uxth	r1, r3
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	b29a      	uxth	r2, r3
 800201a:	893b      	ldrh	r3, [r7, #8]
 800201c:	4413      	add	r3, r2
 800201e:	b29a      	uxth	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	b29b      	uxth	r3, r3
 8002024:	4618      	mov	r0, r3
 8002026:	0080      	lsls	r0, r0, #2
 8002028:	4418      	add	r0, r3
 800202a:	0040      	lsls	r0, r0, #1
 800202c:	4403      	add	r3, r0
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	b29b      	uxth	r3, r3
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	2301      	movs	r3, #1
 8002036:	68f8      	ldr	r0, [r7, #12]
 8002038:	f7ff fcc6 	bl	80019c8 <LCD_setAddrWindow>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 80b5 	beq.w	80021ae <LCD_drawBattery+0x208>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 22*size)) return;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2216      	movs	r2, #22
 8002048:	fb02 f303 	mul.w	r3, r2, r3
 800204c:	461a      	mov	r2, r3
 800204e:	2100      	movs	r1, #0
 8002050:	68f8      	ldr	r0, [r7, #12]
 8002052:	f7ff fd5e 	bl	8001b12 <LCD_pushColorCopy>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	f000 80aa 	beq.w	80021b2 <LCD_drawBattery+0x20c>

	//top
	if(!LCD_setAddrWindow(spi, x, y + size, 10*size, 1)) return;
 800205e:	8979      	ldrh	r1, [r7, #10]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	b29a      	uxth	r2, r3
 8002064:	893b      	ldrh	r3, [r7, #8]
 8002066:	4413      	add	r3, r2
 8002068:	b29a      	uxth	r2, r3
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	b29b      	uxth	r3, r3
 800206e:	4618      	mov	r0, r3
 8002070:	0080      	lsls	r0, r0, #2
 8002072:	4403      	add	r3, r0
 8002074:	005b      	lsls	r3, r3, #1
 8002076:	b29b      	uxth	r3, r3
 8002078:	2001      	movs	r0, #1
 800207a:	9000      	str	r0, [sp, #0]
 800207c:	68f8      	ldr	r0, [r7, #12]
 800207e:	f7ff fca3 	bl	80019c8 <LCD_setAddrWindow>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	f000 8096 	beq.w	80021b6 <LCD_drawBattery+0x210>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 10*size)) return;
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	4613      	mov	r3, r2
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4413      	add	r3, r2
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	461a      	mov	r2, r3
 8002096:	2100      	movs	r1, #0
 8002098:	68f8      	ldr	r0, [r7, #12]
 800209a:	f7ff fd3a 	bl	8001b12 <LCD_pushColorCopy>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	f000 808a 	beq.w	80021ba <LCD_drawBattery+0x214>

	//bottom
	if(!LCD_setAddrWindow(spi, x, y + 23*size, 10*size, 1)) return;
 80020a6:	8979      	ldrh	r1, [r7, #10]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	461a      	mov	r2, r3
 80020ae:	0052      	lsls	r2, r2, #1
 80020b0:	441a      	add	r2, r3
 80020b2:	00d2      	lsls	r2, r2, #3
 80020b4:	1ad3      	subs	r3, r2, r3
 80020b6:	b29a      	uxth	r2, r3
 80020b8:	893b      	ldrh	r3, [r7, #8]
 80020ba:	4413      	add	r3, r2
 80020bc:	b29a      	uxth	r2, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	4618      	mov	r0, r3
 80020c4:	0080      	lsls	r0, r0, #2
 80020c6:	4403      	add	r3, r0
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	2001      	movs	r0, #1
 80020ce:	9000      	str	r0, [sp, #0]
 80020d0:	68f8      	ldr	r0, [r7, #12]
 80020d2:	f7ff fc79 	bl	80019c8 <LCD_setAddrWindow>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d070      	beq.n	80021be <LCD_drawBattery+0x218>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 10*size)) return;
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	4613      	mov	r3, r2
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	4413      	add	r3, r2
 80020e4:	005b      	lsls	r3, r3, #1
 80020e6:	461a      	mov	r2, r3
 80020e8:	2100      	movs	r1, #0
 80020ea:	68f8      	ldr	r0, [r7, #12]
 80020ec:	f7ff fd11 	bl	8001b12 <LCD_pushColorCopy>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d065      	beq.n	80021c2 <LCD_drawBattery+0x21c>

	//lil cap
	if(!LCD_setAddrWindow(spi, x + 3*size, y, 4*size, 1)) return;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	461a      	mov	r2, r3
 80020fc:	0052      	lsls	r2, r2, #1
 80020fe:	4413      	add	r3, r2
 8002100:	b29a      	uxth	r2, r3
 8002102:	897b      	ldrh	r3, [r7, #10]
 8002104:	4413      	add	r3, r2
 8002106:	b299      	uxth	r1, r3
 8002108:	893a      	ldrh	r2, [r7, #8]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	b29b      	uxth	r3, r3
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	b29b      	uxth	r3, r3
 8002112:	2001      	movs	r0, #1
 8002114:	9000      	str	r0, [sp, #0]
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f7ff fc56 	bl	80019c8 <LCD_setAddrWindow>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d051      	beq.n	80021c6 <LCD_drawBattery+0x220>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 4*size)) return;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	461a      	mov	r2, r3
 8002128:	2100      	movs	r1, #0
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f7ff fcf1 	bl	8001b12 <LCD_pushColorCopy>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d049      	beq.n	80021ca <LCD_drawBattery+0x224>

	if(!LCD_setAddrWindow(spi, x + 3*size, y, 1, size)) return;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	b29b      	uxth	r3, r3
 800213a:	461a      	mov	r2, r3
 800213c:	0052      	lsls	r2, r2, #1
 800213e:	4413      	add	r3, r2
 8002140:	b29a      	uxth	r2, r3
 8002142:	897b      	ldrh	r3, [r7, #10]
 8002144:	4413      	add	r3, r2
 8002146:	b299      	uxth	r1, r3
 8002148:	893a      	ldrh	r2, [r7, #8]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	b29b      	uxth	r3, r3
 800214e:	9300      	str	r3, [sp, #0]
 8002150:	2301      	movs	r3, #1
 8002152:	68f8      	ldr	r0, [r7, #12]
 8002154:	f7ff fc38 	bl	80019c8 <LCD_setAddrWindow>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d037      	beq.n	80021ce <LCD_drawBattery+0x228>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, size)) return;
 800215e:	687a      	ldr	r2, [r7, #4]
 8002160:	2100      	movs	r1, #0
 8002162:	68f8      	ldr	r0, [r7, #12]
 8002164:	f7ff fcd5 	bl	8001b12 <LCD_pushColorCopy>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d031      	beq.n	80021d2 <LCD_drawBattery+0x22c>

	if(!LCD_setAddrWindow(spi, x + 3*size + 4*size, y, 1, size)) return;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	b29b      	uxth	r3, r3
 8002172:	461a      	mov	r2, r3
 8002174:	00d2      	lsls	r2, r2, #3
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	b29a      	uxth	r2, r3
 800217a:	897b      	ldrh	r3, [r7, #10]
 800217c:	4413      	add	r3, r2
 800217e:	b299      	uxth	r1, r3
 8002180:	893a      	ldrh	r2, [r7, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	b29b      	uxth	r3, r3
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	2301      	movs	r3, #1
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f7ff fc1c 	bl	80019c8 <LCD_setAddrWindow>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d01f      	beq.n	80021d6 <LCD_drawBattery+0x230>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, size)) return;
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	2100      	movs	r1, #0
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	f7ff fcb9 	bl	8001b12 <LCD_pushColorCopy>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
	return;
 80021a4:	e018      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x, y + size, 1, 22*size)) return;
 80021a6:	bf00      	nop
 80021a8:	e016      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 22*size)) return;
 80021aa:	bf00      	nop
 80021ac:	e014      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x + 10*size, y + size, 1, 22*size)) return;
 80021ae:	bf00      	nop
 80021b0:	e012      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 22*size)) return;
 80021b2:	bf00      	nop
 80021b4:	e010      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x, y + size, 10*size, 1)) return;
 80021b6:	bf00      	nop
 80021b8:	e00e      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 10*size)) return;
 80021ba:	bf00      	nop
 80021bc:	e00c      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x, y + 23*size, 10*size, 1)) return;
 80021be:	bf00      	nop
 80021c0:	e00a      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 10*size)) return;
 80021c2:	bf00      	nop
 80021c4:	e008      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x + 3*size, y, 4*size, 1)) return;
 80021c6:	bf00      	nop
 80021c8:	e006      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, 4*size)) return;
 80021ca:	bf00      	nop
 80021cc:	e004      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x + 3*size, y, 1, size)) return;
 80021ce:	bf00      	nop
 80021d0:	e002      	b.n	80021d8 <LCD_drawBattery+0x232>
	if (!LCD_pushColorCopy(spi, HX8357_BLACK, size)) return;
 80021d2:	bf00      	nop
 80021d4:	e000      	b.n	80021d8 <LCD_drawBattery+0x232>
	if(!LCD_setAddrWindow(spi, x + 3*size + 4*size, y, 1, size)) return;
 80021d6:	bf00      	nop
}
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <LCD_drawFrame>:

void LCD_drawFrame(SPI_HandleTypeDef* spi) {
 80021de:	b580      	push	{r7, lr}
 80021e0:	b084      	sub	sp, #16
 80021e2:	af02      	add	r7, sp, #8
 80021e4:	6078      	str	r0, [r7, #4]
	//rows
	LCD_writeLine(spi,0,80,360,80,HX8357_BLACK);
 80021e6:	2300      	movs	r3, #0
 80021e8:	9301      	str	r3, [sp, #4]
 80021ea:	2350      	movs	r3, #80	; 0x50
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	f44f 73b4 	mov.w	r3, #360	; 0x168
 80021f2:	2250      	movs	r2, #80	; 0x50
 80021f4:	2100      	movs	r1, #0
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff fe42 	bl	8001e80 <LCD_writeLine>
	LCD_writeLine(spi,0,160,360,160,HX8357_BLACK);
 80021fc:	2300      	movs	r3, #0
 80021fe:	9301      	str	r3, [sp, #4]
 8002200:	23a0      	movs	r3, #160	; 0xa0
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002208:	22a0      	movs	r2, #160	; 0xa0
 800220a:	2100      	movs	r1, #0
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff fe37 	bl	8001e80 <LCD_writeLine>
	LCD_writeLine(spi,0,240,360,240,HX8357_BLACK);
 8002212:	2300      	movs	r3, #0
 8002214:	9301      	str	r3, [sp, #4]
 8002216:	23f0      	movs	r3, #240	; 0xf0
 8002218:	9300      	str	r3, [sp, #0]
 800221a:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800221e:	22f0      	movs	r2, #240	; 0xf0
 8002220:	2100      	movs	r1, #0
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f7ff fe2c 	bl	8001e80 <LCD_writeLine>

	//column
	LCD_writeLine(spi,360,0,360,320,HX8357_BLACK);
 8002228:	2300      	movs	r3, #0
 800222a:	9301      	str	r3, [sp, #4]
 800222c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8002230:	9300      	str	r3, [sp, #0]
 8002232:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8002236:	2200      	movs	r2, #0
 8002238:	f44f 71b4 	mov.w	r1, #360	; 0x168
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f7ff fe1f 	bl	8001e80 <LCD_writeLine>
	return;
 8002242:	bf00      	nop
}
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
	...

0800224c <LCD_TADAMHASPEV>:

	LCD_fillBattery(spi,380,120,8,level);
	LCD_drawString(spi,370,50,lev,3,HX8357_BLACK,4);
}

void LCD_TADAMHASPEV(SPI_HandleTypeDef* spi) {
 800224c:	b580      	push	{r7, lr}
 800224e:	b08e      	sub	sp, #56	; 0x38
 8002250:	af04      	add	r7, sp, #16
 8002252:	6078      	str	r0, [r7, #4]
	LCD_begin(spi);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f7ff fb5f 	bl	8001918 <LCD_begin>
	LCD_writePixels(spi,HX8357_WHITE,0,0,480,320);
 800225a:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800225e:	9301      	str	r3, [sp, #4]
 8002260:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	2300      	movs	r3, #0
 8002268:	2200      	movs	r2, #0
 800226a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f7ff fcbc 	bl	8001bec <LCD_writePixels>
	LCD_drawBattery(spi,380,120,8);
 8002274:	2308      	movs	r3, #8
 8002276:	2278      	movs	r2, #120	; 0x78
 8002278:	f44f 71be 	mov.w	r1, #380	; 0x17c
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f7ff fe92 	bl	8001fa6 <LCD_drawBattery>
    LCD_drawFrame(spi);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff ffab 	bl	80021de <LCD_drawFrame>


    char * name = "TADAMHESPEV | UMSM";
 8002288:	4b3b      	ldr	r3, [pc, #236]	; (8002378 <LCD_TADAMHASPEV+0x12c>)
 800228a:	627b      	str	r3, [r7, #36]	; 0x24
    char * speed = "SPEED:";
 800228c:	4b3b      	ldr	r3, [pc, #236]	; (800237c <LCD_TADAMHASPEV+0x130>)
 800228e:	623b      	str	r3, [r7, #32]
    char * temp = "TEMP:";
 8002290:	4b3b      	ldr	r3, [pc, #236]	; (8002380 <LCD_TADAMHASPEV+0x134>)
 8002292:	61fb      	str	r3, [r7, #28]
    char * power = "POWER:";
 8002294:	4b3b      	ldr	r3, [pc, #236]	; (8002384 <LCD_TADAMHASPEV+0x138>)
 8002296:	61bb      	str	r3, [r7, #24]
    char * mph = "mph";
 8002298:	4b3b      	ldr	r3, [pc, #236]	; (8002388 <LCD_TADAMHASPEV+0x13c>)
 800229a:	617b      	str	r3, [r7, #20]
    char * deg = "C";
 800229c:	4b3b      	ldr	r3, [pc, #236]	; (800238c <LCD_TADAMHASPEV+0x140>)
 800229e:	613b      	str	r3, [r7, #16]
    char * watt = "W";
 80022a0:	4b3b      	ldr	r3, [pc, #236]	; (8002390 <LCD_TADAMHASPEV+0x144>)
 80022a2:	60fb      	str	r3, [r7, #12]

    LCD_drawString(spi,20,30 + 80*0,name,18,HX8357_BLACK,3);
 80022a4:	2303      	movs	r3, #3
 80022a6:	9302      	str	r3, [sp, #8]
 80022a8:	2300      	movs	r3, #0
 80022aa:	9301      	str	r3, [sp, #4]
 80022ac:	2312      	movs	r3, #18
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b2:	221e      	movs	r2, #30
 80022b4:	2114      	movs	r1, #20
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7ff fdac 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,5,30 + 80*1,speed,6,HX8357_BLACK,3);
 80022bc:	2303      	movs	r3, #3
 80022be:	9302      	str	r3, [sp, #8]
 80022c0:	2300      	movs	r3, #0
 80022c2:	9301      	str	r3, [sp, #4]
 80022c4:	2306      	movs	r3, #6
 80022c6:	9300      	str	r3, [sp, #0]
 80022c8:	6a3b      	ldr	r3, [r7, #32]
 80022ca:	226e      	movs	r2, #110	; 0x6e
 80022cc:	2105      	movs	r1, #5
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7ff fda0 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,5,30 + 80*2,temp,5,HX8357_BLACK,3);
 80022d4:	2303      	movs	r3, #3
 80022d6:	9302      	str	r3, [sp, #8]
 80022d8:	2300      	movs	r3, #0
 80022da:	9301      	str	r3, [sp, #4]
 80022dc:	2305      	movs	r3, #5
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	22be      	movs	r2, #190	; 0xbe
 80022e4:	2105      	movs	r1, #5
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f7ff fd94 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,5,30 + 80*3,power,6,HX8357_BLACK,3);
 80022ec:	2303      	movs	r3, #3
 80022ee:	9302      	str	r3, [sp, #8]
 80022f0:	2300      	movs	r3, #0
 80022f2:	9301      	str	r3, [sp, #4]
 80022f4:	2306      	movs	r3, #6
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	f44f 7287 	mov.w	r2, #270	; 0x10e
 80022fe:	2105      	movs	r1, #5
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f7ff fd87 	bl	8001e14 <LCD_drawString>

    LCD_drawString(spi,280,30 + 80*1,mph,3,HX8357_BLACK,3);
 8002306:	2303      	movs	r3, #3
 8002308:	9302      	str	r3, [sp, #8]
 800230a:	2300      	movs	r3, #0
 800230c:	9301      	str	r3, [sp, #4]
 800230e:	2303      	movs	r3, #3
 8002310:	9300      	str	r3, [sp, #0]
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	226e      	movs	r2, #110	; 0x6e
 8002316:	f44f 718c 	mov.w	r1, #280	; 0x118
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f7ff fd7a 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,306,30 + 80*2,deg,1,HX8357_BLACK,3);
 8002320:	2303      	movs	r3, #3
 8002322:	9302      	str	r3, [sp, #8]
 8002324:	2300      	movs	r3, #0
 8002326:	9301      	str	r3, [sp, #4]
 8002328:	2301      	movs	r3, #1
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	22be      	movs	r2, #190	; 0xbe
 8002330:	f44f 7199 	mov.w	r1, #306	; 0x132
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f7ff fd6d 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,306,30 + 80*3,watt,1,HX8357_BLACK,3);
 800233a:	2303      	movs	r3, #3
 800233c:	9302      	str	r3, [sp, #8]
 800233e:	2300      	movs	r3, #0
 8002340:	9301      	str	r3, [sp, #4]
 8002342:	2301      	movs	r3, #1
 8002344:	9300      	str	r3, [sp, #0]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f44f 7287 	mov.w	r2, #270	; 0x10e
 800234c:	f44f 7199 	mov.w	r1, #306	; 0x132
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff fd5f 	bl	8001e14 <LCD_drawString>
    LCD_drawString(spi,442,50,"%",1,HX8357_BLACK,4);
 8002356:	2304      	movs	r3, #4
 8002358:	9302      	str	r3, [sp, #8]
 800235a:	2300      	movs	r3, #0
 800235c:	9301      	str	r3, [sp, #4]
 800235e:	2301      	movs	r3, #1
 8002360:	9300      	str	r3, [sp, #0]
 8002362:	4b0c      	ldr	r3, [pc, #48]	; (8002394 <LCD_TADAMHASPEV+0x148>)
 8002364:	2232      	movs	r2, #50	; 0x32
 8002366:	f44f 71dd 	mov.w	r1, #442	; 0x1ba
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f7ff fd52 	bl	8001e14 <LCD_drawString>
}
 8002370:	bf00      	nop
 8002372:	3728      	adds	r7, #40	; 0x28
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	0800cd04 	.word	0x0800cd04
 800237c:	0800cd30 	.word	0x0800cd30
 8002380:	0800cd38 	.word	0x0800cd38
 8002384:	0800cd40 	.word	0x0800cd40
 8002388:	0800cd48 	.word	0x0800cd48
 800238c:	0800cd4c 	.word	0x0800cd4c
 8002390:	0800cd50 	.word	0x0800cd50
 8002394:	0800cd54 	.word	0x0800cd54

08002398 <TADBufferToStruct>:
	float speed;
	float voltage;
	float current;
};
inline void TADBufferToStruct(float*, struct TelData*);
inline void TADBufferToStruct(float buf[], struct TelData *data){
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
	//buf[0] accel, buf[1] temp, buf[2] speed, buf[3] voltage, buf[4] current
	data->accel = buf[0];
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	601a      	str	r2, [r3, #0]
	data->temp = buf[1];
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	605a      	str	r2, [r3, #4]
	data->speed = buf[2];
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	689a      	ldr	r2, [r3, #8]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	609a      	str	r2, [r3, #8]
	data->voltage = buf[3];
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	60da      	str	r2, [r3, #12]
	data->current = buf[4];
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	691a      	ldr	r2, [r3, #16]
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	611a      	str	r2, [r3, #16]
}
 80023ca:	bf00      	nop
 80023cc:	370c      	adds	r7, #12
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
	...

080023d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023de:	f000 fe12 	bl	8003006 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80023e2:	f000 f8b1 	bl	8002548 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80023e6:	f000 f9e5 	bl	80027b4 <MX_GPIO_Init>
  MX_RTC_Init();
 80023ea:	f000 f90f 	bl	800260c <MX_RTC_Init>
  MX_SPI1_Init();
 80023ee:	f000 f935 	bl	800265c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80023f2:	f000 f9af 	bl	8002754 <MX_USART1_UART_Init>
  MX_SPI3_Init();
 80023f6:	f000 f96f 	bl	80026d8 <MX_SPI3_Init>
  MX_FATFS_Init();
 80023fa:	f004 fef7 	bl	80071ec <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
	LCD_TADAMHASPEV(&hspi1);
 80023fe:	483f      	ldr	r0, [pc, #252]	; (80024fc <main+0x124>)
 8002400:	f7ff ff24 	bl	800224c <LCD_TADAMHASPEV>
	int tempWarn = 0;
 8002404:	2300      	movs	r3, #0
 8002406:	60bb      	str	r3, [r7, #8]
	int voltWarn = 0;
 8002408:	2300      	movs	r3, #0
 800240a:	607b      	str	r3, [r7, #4]
//	HAL_Delay(3500);
	spiRecieveCode = HAL_UART_Receive_IT(&huart1, (uint8_t*) &buf, sizeof(buf));
 800240c:	2214      	movs	r2, #20
 800240e:	493c      	ldr	r1, [pc, #240]	; (8002500 <main+0x128>)
 8002410:	483c      	ldr	r0, [pc, #240]	; (8002504 <main+0x12c>)
 8002412:	f003 fc87 	bl	8005d24 <HAL_UART_Receive_IT>
 8002416:	4603      	mov	r3, r0
 8002418:	461a      	mov	r2, r3
 800241a:	4b3b      	ldr	r3, [pc, #236]	; (8002508 <main+0x130>)
 800241c:	701a      	strb	r2, [r3, #0]

	HAL_Delay(500);
 800241e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002422:	f000 fe29 	bl	8003078 <HAL_Delay>
//		printf("The Micro SD card is unmounted!\n");
//	} else if (fres != FR_OK) {
//		printf("The Micro SD was not unmounted!");
//	}

	fres = f_mount(&fs, "", 1);
 8002426:	2201      	movs	r2, #1
 8002428:	4938      	ldr	r1, [pc, #224]	; (800250c <main+0x134>)
 800242a:	4839      	ldr	r0, [pc, #228]	; (8002510 <main+0x138>)
 800242c:	f007 f926 	bl	800967c <f_mount>
 8002430:	4603      	mov	r3, r0
 8002432:	461a      	mov	r2, r3
 8002434:	4b37      	ldr	r3, [pc, #220]	; (8002514 <main+0x13c>)
 8002436:	701a      	strb	r2, [r3, #0]
	if (fres == FR_OK) {
 8002438:	4b36      	ldr	r3, [pc, #216]	; (8002514 <main+0x13c>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d103      	bne.n	8002448 <main+0x70>
		printf("Micro SD card is mounted successfully!\n");
 8002440:	4835      	ldr	r0, [pc, #212]	; (8002518 <main+0x140>)
 8002442:	f008 fcb5 	bl	800adb0 <puts>
 8002446:	e006      	b.n	8002456 <main+0x7e>
	} else if (fres != FR_OK) {
 8002448:	4b32      	ldr	r3, [pc, #200]	; (8002514 <main+0x13c>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d002      	beq.n	8002456 <main+0x7e>
		printf("Micro SD card's mount error!\n");
 8002450:	4832      	ldr	r0, [pc, #200]	; (800251c <main+0x144>)
 8002452:	f008 fcad 	bl	800adb0 <puts>
	}

	fres = f_open(&fil, "BEN-file.txt", FA_OPEN_APPEND | FA_WRITE | FA_READ);
 8002456:	2233      	movs	r2, #51	; 0x33
 8002458:	4931      	ldr	r1, [pc, #196]	; (8002520 <main+0x148>)
 800245a:	4832      	ldr	r0, [pc, #200]	; (8002524 <main+0x14c>)
 800245c:	f007 f954 	bl	8009708 <f_open>
 8002460:	4603      	mov	r3, r0
 8002462:	461a      	mov	r2, r3
 8002464:	4b2b      	ldr	r3, [pc, #172]	; (8002514 <main+0x13c>)
 8002466:	701a      	strb	r2, [r3, #0]
	if (fres == FR_OK) {
 8002468:	4b2a      	ldr	r3, [pc, #168]	; (8002514 <main+0x13c>)
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d103      	bne.n	8002478 <main+0xa0>
		printf("File opened for reading and checking the free space.\n");
 8002470:	482d      	ldr	r0, [pc, #180]	; (8002528 <main+0x150>)
 8002472:	f008 fc9d 	bl	800adb0 <puts>
 8002476:	e006      	b.n	8002486 <main+0xae>
	} else if (fres != FR_OK) {
 8002478:	4b26      	ldr	r3, [pc, #152]	; (8002514 <main+0x13c>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d002      	beq.n	8002486 <main+0xae>
		printf(
 8002480:	482a      	ldr	r0, [pc, #168]	; (800252c <main+0x154>)
 8002482:	f008 fc95 	bl	800adb0 <puts>
				"File was not opened for reading and checking the free space!\n");
	}

	printf("writing to file\n");
 8002486:	482a      	ldr	r0, [pc, #168]	; (8002530 <main+0x158>)
 8002488:	f008 fc92 	bl	800adb0 <puts>
	for (uint8_t i = 0; i < 10; i++) {
 800248c:	2300      	movs	r3, #0
 800248e:	73fb      	strb	r3, [r7, #15]
 8002490:	e006      	b.n	80024a0 <main+0xc8>
		f_puts(" OH YEAH This text is written in the file.\n", &fil);
 8002492:	4924      	ldr	r1, [pc, #144]	; (8002524 <main+0x14c>)
 8002494:	4827      	ldr	r0, [pc, #156]	; (8002534 <main+0x15c>)
 8002496:	f007 fdb6 	bl	800a006 <f_puts>
	for (uint8_t i = 0; i < 10; i++) {
 800249a:	7bfb      	ldrb	r3, [r7, #15]
 800249c:	3301      	adds	r3, #1
 800249e:	73fb      	strb	r3, [r7, #15]
 80024a0:	7bfb      	ldrb	r3, [r7, #15]
 80024a2:	2b09      	cmp	r3, #9
 80024a4:	d9f5      	bls.n	8002492 <main+0xba>
	}
	/* Close file */
	fres = f_close(&fil);
 80024a6:	481f      	ldr	r0, [pc, #124]	; (8002524 <main+0x14c>)
 80024a8:	f007 fd0c 	bl	8009ec4 <f_close>
 80024ac:	4603      	mov	r3, r0
 80024ae:	461a      	mov	r2, r3
 80024b0:	4b18      	ldr	r3, [pc, #96]	; (8002514 <main+0x13c>)
 80024b2:	701a      	strb	r2, [r3, #0]
	if (fres == FR_OK) {
 80024b4:	4b17      	ldr	r3, [pc, #92]	; (8002514 <main+0x13c>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d103      	bne.n	80024c4 <main+0xec>
		printf("The file is closed.\n");
 80024bc:	481e      	ldr	r0, [pc, #120]	; (8002538 <main+0x160>)
 80024be:	f008 fc77 	bl	800adb0 <puts>
 80024c2:	e006      	b.n	80024d2 <main+0xfa>
	} else if (fres != FR_OK) {
 80024c4:	4b13      	ldr	r3, [pc, #76]	; (8002514 <main+0x13c>)
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d002      	beq.n	80024d2 <main+0xfa>
		printf("The file was not closed.\n");
 80024cc:	481b      	ldr	r0, [pc, #108]	; (800253c <main+0x164>)
 80024ce:	f008 fc6f 	bl	800adb0 <puts>
	}
	f_mount(NULL, "", 1);
 80024d2:	2201      	movs	r2, #1
 80024d4:	490d      	ldr	r1, [pc, #52]	; (800250c <main+0x134>)
 80024d6:	2000      	movs	r0, #0
 80024d8:	f007 f8d0 	bl	800967c <f_mount>
	if (fres == FR_OK) {
 80024dc:	4b0d      	ldr	r3, [pc, #52]	; (8002514 <main+0x13c>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d103      	bne.n	80024ec <main+0x114>
		printf("The Micro SD card is unmounted!\n");
 80024e4:	4816      	ldr	r0, [pc, #88]	; (8002540 <main+0x168>)
 80024e6:	f008 fc63 	bl	800adb0 <puts>
 80024ea:	e006      	b.n	80024fa <main+0x122>
	} else if (fres != FR_OK) {
 80024ec:	4b09      	ldr	r3, [pc, #36]	; (8002514 <main+0x13c>)
 80024ee:	781b      	ldrb	r3, [r3, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d002      	beq.n	80024fa <main+0x122>
		printf("The Micro SD was not unmounted!");
 80024f4:	4813      	ldr	r0, [pc, #76]	; (8002544 <main+0x16c>)
 80024f6:	f008 fbf5 	bl	800ace4 <iprintf>
	}
	//END SD TEST

	while(1);
 80024fa:	e7fe      	b.n	80024fa <main+0x122>
 80024fc:	2000029c 	.word	0x2000029c
 8002500:	200003ec 	.word	0x200003ec
 8002504:	20000364 	.word	0x20000364
 8002508:	2000040c 	.word	0x2000040c
 800250c:	0800cd58 	.word	0x0800cd58
 8002510:	20000424 	.word	0x20000424
 8002514:	2000248c 	.word	0x2000248c
 8002518:	0800cd5c 	.word	0x0800cd5c
 800251c:	0800cd84 	.word	0x0800cd84
 8002520:	0800cda4 	.word	0x0800cda4
 8002524:	2000145c 	.word	0x2000145c
 8002528:	0800cdb4 	.word	0x0800cdb4
 800252c:	0800cdec 	.word	0x0800cdec
 8002530:	0800ce2c 	.word	0x0800ce2c
 8002534:	0800ce3c 	.word	0x0800ce3c
 8002538:	0800ce68 	.word	0x0800ce68
 800253c:	0800ce7c 	.word	0x0800ce7c
 8002540:	0800ce98 	.word	0x0800ce98
 8002544:	0800ceb8 	.word	0x0800ceb8

08002548 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b096      	sub	sp, #88	; 0x58
 800254c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800254e:	f107 0314 	add.w	r3, r7, #20
 8002552:	2244      	movs	r2, #68	; 0x44
 8002554:	2100      	movs	r1, #0
 8002556:	4618      	mov	r0, r3
 8002558:	f008 fd0a 	bl	800af70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800255c:	463b      	mov	r3, r7
 800255e:	2200      	movs	r2, #0
 8002560:	601a      	str	r2, [r3, #0]
 8002562:	605a      	str	r2, [r3, #4]
 8002564:	609a      	str	r2, [r3, #8]
 8002566:	60da      	str	r2, [r3, #12]
 8002568:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800256a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800256e:	f001 f8b5 	bl	80036dc <HAL_PWREx_ControlVoltageScaling>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002578:	f000 fa47 	bl	8002a0a <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800257c:	f001 f890 	bl	80036a0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002580:	4b21      	ldr	r3, [pc, #132]	; (8002608 <SystemClock_Config+0xc0>)
 8002582:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002586:	4a20      	ldr	r2, [pc, #128]	; (8002608 <SystemClock_Config+0xc0>)
 8002588:	f023 0318 	bic.w	r3, r3, #24
 800258c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8002590:	2314      	movs	r3, #20
 8002592:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002594:	2301      	movs	r3, #1
 8002596:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002598:	2301      	movs	r3, #1
 800259a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800259c:	2300      	movs	r3, #0
 800259e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80025a0:	2360      	movs	r3, #96	; 0x60
 80025a2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025a4:	2302      	movs	r3, #2
 80025a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80025a8:	2301      	movs	r3, #1
 80025aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80025ac:	2301      	movs	r3, #1
 80025ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80025b0:	2328      	movs	r3, #40	; 0x28
 80025b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80025b4:	2307      	movs	r3, #7
 80025b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80025b8:	2302      	movs	r3, #2
 80025ba:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80025bc:	2302      	movs	r3, #2
 80025be:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025c0:	f107 0314 	add.w	r3, r7, #20
 80025c4:	4618      	mov	r0, r3
 80025c6:	f001 f8df 	bl	8003788 <HAL_RCC_OscConfig>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80025d0:	f000 fa1b 	bl	8002a0a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025d4:	230f      	movs	r3, #15
 80025d6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025d8:	2303      	movs	r3, #3
 80025da:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025dc:	2300      	movs	r3, #0
 80025de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025e4:	2300      	movs	r3, #0
 80025e6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80025e8:	463b      	mov	r3, r7
 80025ea:	2104      	movs	r1, #4
 80025ec:	4618      	mov	r0, r3
 80025ee:	f001 fcdf 	bl	8003fb0 <HAL_RCC_ClockConfig>
 80025f2:	4603      	mov	r3, r0
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d001      	beq.n	80025fc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80025f8:	f000 fa07 	bl	8002a0a <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80025fc:	f002 f924 	bl	8004848 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002600:	bf00      	nop
 8002602:	3758      	adds	r7, #88	; 0x58
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40021000 	.word	0x40021000

0800260c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002610:	4b10      	ldr	r3, [pc, #64]	; (8002654 <MX_RTC_Init+0x48>)
 8002612:	4a11      	ldr	r2, [pc, #68]	; (8002658 <MX_RTC_Init+0x4c>)
 8002614:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002616:	4b0f      	ldr	r3, [pc, #60]	; (8002654 <MX_RTC_Init+0x48>)
 8002618:	2200      	movs	r2, #0
 800261a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800261c:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <MX_RTC_Init+0x48>)
 800261e:	227f      	movs	r2, #127	; 0x7f
 8002620:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002622:	4b0c      	ldr	r3, [pc, #48]	; (8002654 <MX_RTC_Init+0x48>)
 8002624:	22ff      	movs	r2, #255	; 0xff
 8002626:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002628:	4b0a      	ldr	r3, [pc, #40]	; (8002654 <MX_RTC_Init+0x48>)
 800262a:	2200      	movs	r2, #0
 800262c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800262e:	4b09      	ldr	r3, [pc, #36]	; (8002654 <MX_RTC_Init+0x48>)
 8002630:	2200      	movs	r2, #0
 8002632:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002634:	4b07      	ldr	r3, [pc, #28]	; (8002654 <MX_RTC_Init+0x48>)
 8002636:	2200      	movs	r2, #0
 8002638:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800263a:	4b06      	ldr	r3, [pc, #24]	; (8002654 <MX_RTC_Init+0x48>)
 800263c:	2200      	movs	r2, #0
 800263e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002640:	4804      	ldr	r0, [pc, #16]	; (8002654 <MX_RTC_Init+0x48>)
 8002642:	f002 fa03 	bl	8004a4c <HAL_RTC_Init>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 800264c:	f000 f9dd 	bl	8002a0a <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002650:	bf00      	nop
 8002652:	bd80      	pop	{r7, pc}
 8002654:	20000278 	.word	0x20000278
 8002658:	40002800 	.word	0x40002800

0800265c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002660:	4b1b      	ldr	r3, [pc, #108]	; (80026d0 <MX_SPI1_Init+0x74>)
 8002662:	4a1c      	ldr	r2, [pc, #112]	; (80026d4 <MX_SPI1_Init+0x78>)
 8002664:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002666:	4b1a      	ldr	r3, [pc, #104]	; (80026d0 <MX_SPI1_Init+0x74>)
 8002668:	f44f 7282 	mov.w	r2, #260	; 0x104
 800266c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800266e:	4b18      	ldr	r3, [pc, #96]	; (80026d0 <MX_SPI1_Init+0x74>)
 8002670:	2200      	movs	r2, #0
 8002672:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002674:	4b16      	ldr	r3, [pc, #88]	; (80026d0 <MX_SPI1_Init+0x74>)
 8002676:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800267a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800267c:	4b14      	ldr	r3, [pc, #80]	; (80026d0 <MX_SPI1_Init+0x74>)
 800267e:	2200      	movs	r2, #0
 8002680:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002682:	4b13      	ldr	r3, [pc, #76]	; (80026d0 <MX_SPI1_Init+0x74>)
 8002684:	2200      	movs	r2, #0
 8002686:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002688:	4b11      	ldr	r3, [pc, #68]	; (80026d0 <MX_SPI1_Init+0x74>)
 800268a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800268e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002690:	4b0f      	ldr	r3, [pc, #60]	; (80026d0 <MX_SPI1_Init+0x74>)
 8002692:	2208      	movs	r2, #8
 8002694:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002696:	4b0e      	ldr	r3, [pc, #56]	; (80026d0 <MX_SPI1_Init+0x74>)
 8002698:	2200      	movs	r2, #0
 800269a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800269c:	4b0c      	ldr	r3, [pc, #48]	; (80026d0 <MX_SPI1_Init+0x74>)
 800269e:	2200      	movs	r2, #0
 80026a0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026a2:	4b0b      	ldr	r3, [pc, #44]	; (80026d0 <MX_SPI1_Init+0x74>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80026a8:	4b09      	ldr	r3, [pc, #36]	; (80026d0 <MX_SPI1_Init+0x74>)
 80026aa:	2207      	movs	r2, #7
 80026ac:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80026ae:	4b08      	ldr	r3, [pc, #32]	; (80026d0 <MX_SPI1_Init+0x74>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80026b4:	4b06      	ldr	r3, [pc, #24]	; (80026d0 <MX_SPI1_Init+0x74>)
 80026b6:	2208      	movs	r2, #8
 80026b8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80026ba:	4805      	ldr	r0, [pc, #20]	; (80026d0 <MX_SPI1_Init+0x74>)
 80026bc:	f002 fae4 	bl	8004c88 <HAL_SPI_Init>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80026c6:	f000 f9a0 	bl	8002a0a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80026ca:	bf00      	nop
 80026cc:	bd80      	pop	{r7, pc}
 80026ce:	bf00      	nop
 80026d0:	2000029c 	.word	0x2000029c
 80026d4:	40013000 	.word	0x40013000

080026d8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80026dc:	4b1b      	ldr	r3, [pc, #108]	; (800274c <MX_SPI3_Init+0x74>)
 80026de:	4a1c      	ldr	r2, [pc, #112]	; (8002750 <MX_SPI3_Init+0x78>)
 80026e0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80026e2:	4b1a      	ldr	r3, [pc, #104]	; (800274c <MX_SPI3_Init+0x74>)
 80026e4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80026e8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80026ea:	4b18      	ldr	r3, [pc, #96]	; (800274c <MX_SPI3_Init+0x74>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80026f0:	4b16      	ldr	r3, [pc, #88]	; (800274c <MX_SPI3_Init+0x74>)
 80026f2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80026f6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80026f8:	4b14      	ldr	r3, [pc, #80]	; (800274c <MX_SPI3_Init+0x74>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80026fe:	4b13      	ldr	r3, [pc, #76]	; (800274c <MX_SPI3_Init+0x74>)
 8002700:	2200      	movs	r2, #0
 8002702:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002704:	4b11      	ldr	r3, [pc, #68]	; (800274c <MX_SPI3_Init+0x74>)
 8002706:	f44f 7200 	mov.w	r2, #512	; 0x200
 800270a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800270c:	4b0f      	ldr	r3, [pc, #60]	; (800274c <MX_SPI3_Init+0x74>)
 800270e:	2220      	movs	r2, #32
 8002710:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002712:	4b0e      	ldr	r3, [pc, #56]	; (800274c <MX_SPI3_Init+0x74>)
 8002714:	2200      	movs	r2, #0
 8002716:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002718:	4b0c      	ldr	r3, [pc, #48]	; (800274c <MX_SPI3_Init+0x74>)
 800271a:	2200      	movs	r2, #0
 800271c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800271e:	4b0b      	ldr	r3, [pc, #44]	; (800274c <MX_SPI3_Init+0x74>)
 8002720:	2200      	movs	r2, #0
 8002722:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002724:	4b09      	ldr	r3, [pc, #36]	; (800274c <MX_SPI3_Init+0x74>)
 8002726:	2207      	movs	r2, #7
 8002728:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800272a:	4b08      	ldr	r3, [pc, #32]	; (800274c <MX_SPI3_Init+0x74>)
 800272c:	2200      	movs	r2, #0
 800272e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002730:	4b06      	ldr	r3, [pc, #24]	; (800274c <MX_SPI3_Init+0x74>)
 8002732:	2208      	movs	r2, #8
 8002734:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002736:	4805      	ldr	r0, [pc, #20]	; (800274c <MX_SPI3_Init+0x74>)
 8002738:	f002 faa6 	bl	8004c88 <HAL_SPI_Init>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	d001      	beq.n	8002746 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8002742:	f000 f962 	bl	8002a0a <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002746:	bf00      	nop
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20000300 	.word	0x20000300
 8002750:	40003c00 	.word	0x40003c00

08002754 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002758:	4b14      	ldr	r3, [pc, #80]	; (80027ac <MX_USART1_UART_Init+0x58>)
 800275a:	4a15      	ldr	r2, [pc, #84]	; (80027b0 <MX_USART1_UART_Init+0x5c>)
 800275c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800275e:	4b13      	ldr	r3, [pc, #76]	; (80027ac <MX_USART1_UART_Init+0x58>)
 8002760:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002764:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002766:	4b11      	ldr	r3, [pc, #68]	; (80027ac <MX_USART1_UART_Init+0x58>)
 8002768:	2200      	movs	r2, #0
 800276a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800276c:	4b0f      	ldr	r3, [pc, #60]	; (80027ac <MX_USART1_UART_Init+0x58>)
 800276e:	2200      	movs	r2, #0
 8002770:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002772:	4b0e      	ldr	r3, [pc, #56]	; (80027ac <MX_USART1_UART_Init+0x58>)
 8002774:	2200      	movs	r2, #0
 8002776:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002778:	4b0c      	ldr	r3, [pc, #48]	; (80027ac <MX_USART1_UART_Init+0x58>)
 800277a:	220c      	movs	r2, #12
 800277c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800277e:	4b0b      	ldr	r3, [pc, #44]	; (80027ac <MX_USART1_UART_Init+0x58>)
 8002780:	2200      	movs	r2, #0
 8002782:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002784:	4b09      	ldr	r3, [pc, #36]	; (80027ac <MX_USART1_UART_Init+0x58>)
 8002786:	2200      	movs	r2, #0
 8002788:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800278a:	4b08      	ldr	r3, [pc, #32]	; (80027ac <MX_USART1_UART_Init+0x58>)
 800278c:	2200      	movs	r2, #0
 800278e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002790:	4b06      	ldr	r3, [pc, #24]	; (80027ac <MX_USART1_UART_Init+0x58>)
 8002792:	2200      	movs	r2, #0
 8002794:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002796:	4805      	ldr	r0, [pc, #20]	; (80027ac <MX_USART1_UART_Init+0x58>)
 8002798:	f003 fa76 	bl	8005c88 <HAL_UART_Init>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80027a2:	f000 f932 	bl	8002a0a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027a6:	bf00      	nop
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	20000364 	.word	0x20000364
 80027b0:	40013800 	.word	0x40013800

080027b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b088      	sub	sp, #32
 80027b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ba:	f107 030c 	add.w	r3, r7, #12
 80027be:	2200      	movs	r2, #0
 80027c0:	601a      	str	r2, [r3, #0]
 80027c2:	605a      	str	r2, [r3, #4]
 80027c4:	609a      	str	r2, [r3, #8]
 80027c6:	60da      	str	r2, [r3, #12]
 80027c8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ca:	4b45      	ldr	r3, [pc, #276]	; (80028e0 <MX_GPIO_Init+0x12c>)
 80027cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027ce:	4a44      	ldr	r2, [pc, #272]	; (80028e0 <MX_GPIO_Init+0x12c>)
 80027d0:	f043 0304 	orr.w	r3, r3, #4
 80027d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027d6:	4b42      	ldr	r3, [pc, #264]	; (80028e0 <MX_GPIO_Init+0x12c>)
 80027d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027da:	f003 0304 	and.w	r3, r3, #4
 80027de:	60bb      	str	r3, [r7, #8]
 80027e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027e2:	4b3f      	ldr	r3, [pc, #252]	; (80028e0 <MX_GPIO_Init+0x12c>)
 80027e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027e6:	4a3e      	ldr	r2, [pc, #248]	; (80028e0 <MX_GPIO_Init+0x12c>)
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80027ee:	4b3c      	ldr	r3, [pc, #240]	; (80028e0 <MX_GPIO_Init+0x12c>)
 80027f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	607b      	str	r3, [r7, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027fa:	4b39      	ldr	r3, [pc, #228]	; (80028e0 <MX_GPIO_Init+0x12c>)
 80027fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80027fe:	4a38      	ldr	r2, [pc, #224]	; (80028e0 <MX_GPIO_Init+0x12c>)
 8002800:	f043 0302 	orr.w	r3, r3, #2
 8002804:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002806:	4b36      	ldr	r3, [pc, #216]	; (80028e0 <MX_GPIO_Init+0x12c>)
 8002808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800280a:	f003 0302 	and.w	r3, r3, #2
 800280e:	603b      	str	r3, [r7, #0]
 8002810:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 8002812:	2200      	movs	r2, #0
 8002814:	210a      	movs	r1, #10
 8002816:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800281a:	f000 ff29 	bl	8003670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800281e:	2201      	movs	r2, #1
 8002820:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002824:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002828:	f000 ff22 	bl	8003670 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800282c:	2200      	movs	r2, #0
 800282e:	2140      	movs	r1, #64	; 0x40
 8002830:	482c      	ldr	r0, [pc, #176]	; (80028e4 <MX_GPIO_Init+0x130>)
 8002832:	f000 ff1d 	bl	8003670 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 8002836:	230a      	movs	r3, #10
 8002838:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283a:	2301      	movs	r3, #1
 800283c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002842:	2303      	movs	r3, #3
 8002844:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002846:	f107 030c 	add.w	r3, r7, #12
 800284a:	4619      	mov	r1, r3
 800284c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002850:	f000 fda4 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_TX_Pin */
  GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002854:	2304      	movs	r3, #4
 8002856:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002858:	2302      	movs	r3, #2
 800285a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285c:	2300      	movs	r3, #0
 800285e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002860:	2303      	movs	r3, #3
 8002862:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002864:	2307      	movs	r3, #7
 8002866:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002868:	f107 030c 	add.w	r3, r7, #12
 800286c:	4619      	mov	r1, r3
 800286e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002872:	f000 fd93 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002876:	f44f 7380 	mov.w	r3, #256	; 0x100
 800287a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800287c:	2301      	movs	r3, #1
 800287e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002880:	2300      	movs	r3, #0
 8002882:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002884:	2301      	movs	r3, #1
 8002886:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002888:	f107 030c 	add.w	r3, r7, #12
 800288c:	4619      	mov	r1, r3
 800288e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002892:	f000 fd83 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : VCP_RX_Pin */
  GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002896:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800289a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289c:	2302      	movs	r3, #2
 800289e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a0:	2300      	movs	r3, #0
 80028a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a4:	2303      	movs	r3, #3
 80028a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80028a8:	2303      	movs	r3, #3
 80028aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80028ac:	f107 030c 	add.w	r3, r7, #12
 80028b0:	4619      	mov	r1, r3
 80028b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028b6:	f000 fd71 	bl	800339c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80028ba:	2340      	movs	r3, #64	; 0x40
 80028bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028be:	2301      	movs	r3, #1
 80028c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c6:	2303      	movs	r3, #3
 80028c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ca:	f107 030c 	add.w	r3, r7, #12
 80028ce:	4619      	mov	r1, r3
 80028d0:	4804      	ldr	r0, [pc, #16]	; (80028e4 <MX_GPIO_Init+0x130>)
 80028d2:	f000 fd63 	bl	800339c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028d6:	bf00      	nop
 80028d8:	3720      	adds	r7, #32
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	40021000 	.word	0x40021000
 80028e4:	48000400 	.word	0x48000400

080028e8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b084      	sub	sp, #16
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
	float* fbuf = buf;
 80028f0:	4b36      	ldr	r3, [pc, #216]	; (80029cc <HAL_UART_RxCpltCallback+0xe4>)
 80028f2:	60fb      	str	r3, [r7, #12]
	if ( //check if values changed
	ignoreData == 0 && (fbuf[0] != data.accel || fbuf[1] != data.temp || fbuf[2] != data.speed
 80028f4:	4b36      	ldr	r3, [pc, #216]	; (80029d0 <HAL_UART_RxCpltCallback+0xe8>)
 80028f6:	681b      	ldr	r3, [r3, #0]
	if ( //check if values changed
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d151      	bne.n	80029a0 <HAL_UART_RxCpltCallback+0xb8>
	ignoreData == 0 && (fbuf[0] != data.accel || fbuf[1] != data.temp || fbuf[2] != data.speed
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	ed93 7a00 	vldr	s14, [r3]
 8002902:	4b34      	ldr	r3, [pc, #208]	; (80029d4 <HAL_UART_RxCpltCallback+0xec>)
 8002904:	edd3 7a00 	vldr	s15, [r3]
 8002908:	eeb4 7a67 	vcmp.f32	s14, s15
 800290c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002910:	d12f      	bne.n	8002972 <HAL_UART_RxCpltCallback+0x8a>
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	3304      	adds	r3, #4
 8002916:	ed93 7a00 	vldr	s14, [r3]
 800291a:	4b2e      	ldr	r3, [pc, #184]	; (80029d4 <HAL_UART_RxCpltCallback+0xec>)
 800291c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002920:	eeb4 7a67 	vcmp.f32	s14, s15
 8002924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002928:	d123      	bne.n	8002972 <HAL_UART_RxCpltCallback+0x8a>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	3308      	adds	r3, #8
 800292e:	ed93 7a00 	vldr	s14, [r3]
 8002932:	4b28      	ldr	r3, [pc, #160]	; (80029d4 <HAL_UART_RxCpltCallback+0xec>)
 8002934:	edd3 7a02 	vldr	s15, [r3, #8]
 8002938:	eeb4 7a67 	vcmp.f32	s14, s15
 800293c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002940:	d117      	bne.n	8002972 <HAL_UART_RxCpltCallback+0x8a>
			|| fbuf[3] != data.voltage || fbuf[4] != data.current)  ) {
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	330c      	adds	r3, #12
 8002946:	ed93 7a00 	vldr	s14, [r3]
 800294a:	4b22      	ldr	r3, [pc, #136]	; (80029d4 <HAL_UART_RxCpltCallback+0xec>)
 800294c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002950:	eeb4 7a67 	vcmp.f32	s14, s15
 8002954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002958:	d10b      	bne.n	8002972 <HAL_UART_RxCpltCallback+0x8a>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	3310      	adds	r3, #16
 800295e:	ed93 7a00 	vldr	s14, [r3]
 8002962:	4b1c      	ldr	r3, [pc, #112]	; (80029d4 <HAL_UART_RxCpltCallback+0xec>)
 8002964:	edd3 7a04 	vldr	s15, [r3, #16]
 8002968:	eeb4 7a67 	vcmp.f32	s14, s15
 800296c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002970:	d016      	beq.n	80029a0 <HAL_UART_RxCpltCallback+0xb8>
		if (data.voltage != fbuf[3]) batRefresh = 1; //only refresh battery when voltage changes
 8002972:	4b18      	ldr	r3, [pc, #96]	; (80029d4 <HAL_UART_RxCpltCallback+0xec>)
 8002974:	ed93 7a03 	vldr	s14, [r3, #12]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	330c      	adds	r3, #12
 800297c:	edd3 7a00 	vldr	s15, [r3]
 8002980:	eeb4 7a67 	vcmp.f32	s14, s15
 8002984:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002988:	d002      	beq.n	8002990 <HAL_UART_RxCpltCallback+0xa8>
 800298a:	4b13      	ldr	r3, [pc, #76]	; (80029d8 <HAL_UART_RxCpltCallback+0xf0>)
 800298c:	2201      	movs	r2, #1
 800298e:	601a      	str	r2, [r3, #0]
		TADBufferToStruct((float*)buf, &data);
 8002990:	4910      	ldr	r1, [pc, #64]	; (80029d4 <HAL_UART_RxCpltCallback+0xec>)
 8002992:	480e      	ldr	r0, [pc, #56]	; (80029cc <HAL_UART_RxCpltCallback+0xe4>)
 8002994:	f7ff fd00 	bl	8002398 <TADBufferToStruct>
		refresh = 1;
 8002998:	4b10      	ldr	r3, [pc, #64]	; (80029dc <HAL_UART_RxCpltCallback+0xf4>)
 800299a:	2201      	movs	r2, #1
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	e00b      	b.n	80029b8 <HAL_UART_RxCpltCallback+0xd0>
	}
	else{
		ignoreData = 0;
 80029a0:	4b0b      	ldr	r3, [pc, #44]	; (80029d0 <HAL_UART_RxCpltCallback+0xe8>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	601a      	str	r2, [r3, #0]
		spiRecieveCode = HAL_UART_Receive_IT(&huart1, (uint8_t*) &buf, sizeof(buf));
 80029a6:	2214      	movs	r2, #20
 80029a8:	4908      	ldr	r1, [pc, #32]	; (80029cc <HAL_UART_RxCpltCallback+0xe4>)
 80029aa:	480d      	ldr	r0, [pc, #52]	; (80029e0 <HAL_UART_RxCpltCallback+0xf8>)
 80029ac:	f003 f9ba 	bl	8005d24 <HAL_UART_Receive_IT>
 80029b0:	4603      	mov	r3, r0
 80029b2:	461a      	mov	r2, r3
 80029b4:	4b0b      	ldr	r3, [pc, #44]	; (80029e4 <HAL_UART_RxCpltCallback+0xfc>)
 80029b6:	701a      	strb	r2, [r3, #0]

	}
	//spiRecieveCode = HAL_UART_Receive_IT(&huart1, (uint8_t*) &buf, sizeof(buf));
	numRefresh++;
 80029b8:	4b0b      	ldr	r3, [pc, #44]	; (80029e8 <HAL_UART_RxCpltCallback+0x100>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	3301      	adds	r3, #1
 80029be:	4a0a      	ldr	r2, [pc, #40]	; (80029e8 <HAL_UART_RxCpltCallback+0x100>)
 80029c0:	6013      	str	r3, [r2, #0]
}
 80029c2:	bf00      	nop
 80029c4:	3710      	adds	r7, #16
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	200003ec 	.word	0x200003ec
 80029d0:	20002490 	.word	0x20002490
 80029d4:	20000410 	.word	0x20000410
 80029d8:	20000404 	.word	0x20000404
 80029dc:	20000400 	.word	0x20000400
 80029e0:	20000364 	.word	0x20000364
 80029e4:	2000040c 	.word	0x2000040c
 80029e8:	20000408 	.word	0x20000408

080029ec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029fc:	d101      	bne.n	8002a02 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80029fe:	f000 fb1b 	bl	8003038 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8002a02:	bf00      	nop
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a0e:	b672      	cpsid	i
}
 8002a10:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002a12:	e7fe      	b.n	8002a12 <Error_Handler+0x8>

08002a14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b082      	sub	sp, #8
 8002a18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a1a:	4b0f      	ldr	r3, [pc, #60]	; (8002a58 <HAL_MspInit+0x44>)
 8002a1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a1e:	4a0e      	ldr	r2, [pc, #56]	; (8002a58 <HAL_MspInit+0x44>)
 8002a20:	f043 0301 	orr.w	r3, r3, #1
 8002a24:	6613      	str	r3, [r2, #96]	; 0x60
 8002a26:	4b0c      	ldr	r3, [pc, #48]	; (8002a58 <HAL_MspInit+0x44>)
 8002a28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	607b      	str	r3, [r7, #4]
 8002a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a32:	4b09      	ldr	r3, [pc, #36]	; (8002a58 <HAL_MspInit+0x44>)
 8002a34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a36:	4a08      	ldr	r2, [pc, #32]	; (8002a58 <HAL_MspInit+0x44>)
 8002a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a3c:	6593      	str	r3, [r2, #88]	; 0x58
 8002a3e:	4b06      	ldr	r3, [pc, #24]	; (8002a58 <HAL_MspInit+0x44>)
 8002a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a46:	603b      	str	r3, [r7, #0]
 8002a48:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8002a4a:	2004      	movs	r0, #4
 8002a4c:	f000 fbe5 	bl	800321a <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a50:	bf00      	nop
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40021000 	.word	0x40021000

08002a5c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b098      	sub	sp, #96	; 0x60
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a64:	f107 030c 	add.w	r3, r7, #12
 8002a68:	2254      	movs	r2, #84	; 0x54
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f008 fa7f 	bl	800af70 <memset>
  if(hrtc->Instance==RTC)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a0f      	ldr	r2, [pc, #60]	; (8002ab4 <HAL_RTC_MspInit+0x58>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d117      	bne.n	8002aac <HAL_RTC_MspInit+0x50>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002a7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a80:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002a82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a86:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a88:	f107 030c 	add.w	r3, r7, #12
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f001 fce5 	bl	800445c <HAL_RCCEx_PeriphCLKConfig>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002a98:	f7ff ffb7 	bl	8002a0a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a9c:	4b06      	ldr	r3, [pc, #24]	; (8002ab8 <HAL_RTC_MspInit+0x5c>)
 8002a9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aa2:	4a05      	ldr	r2, [pc, #20]	; (8002ab8 <HAL_RTC_MspInit+0x5c>)
 8002aa4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002aa8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002aac:	bf00      	nop
 8002aae:	3760      	adds	r7, #96	; 0x60
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40002800 	.word	0x40002800
 8002ab8:	40021000 	.word	0x40021000

08002abc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08c      	sub	sp, #48	; 0x30
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac4:	f107 031c 	add.w	r3, r7, #28
 8002ac8:	2200      	movs	r2, #0
 8002aca:	601a      	str	r2, [r3, #0]
 8002acc:	605a      	str	r2, [r3, #4]
 8002ace:	609a      	str	r2, [r3, #8]
 8002ad0:	60da      	str	r2, [r3, #12]
 8002ad2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a2f      	ldr	r2, [pc, #188]	; (8002b98 <HAL_SPI_MspInit+0xdc>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d12a      	bne.n	8002b34 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ade:	4b2f      	ldr	r3, [pc, #188]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ae2:	4a2e      	ldr	r2, [pc, #184]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002ae4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ae8:	6613      	str	r3, [r2, #96]	; 0x60
 8002aea:	4b2c      	ldr	r3, [pc, #176]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002aec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aee:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002af2:	61bb      	str	r3, [r7, #24]
 8002af4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002af6:	4b29      	ldr	r3, [pc, #164]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afa:	4a28      	ldr	r2, [pc, #160]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002afc:	f043 0301 	orr.w	r3, r3, #1
 8002b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b02:	4b26      	ldr	r3, [pc, #152]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b06:	f003 0301 	and.w	r3, r3, #1
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA12     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_12;
 8002b0e:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8002b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b14:	2302      	movs	r3, #2
 8002b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b20:	2305      	movs	r3, #5
 8002b22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b24:	f107 031c 	add.w	r3, r7, #28
 8002b28:	4619      	mov	r1, r3
 8002b2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b2e:	f000 fc35 	bl	800339c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002b32:	e02c      	b.n	8002b8e <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a19      	ldr	r2, [pc, #100]	; (8002ba0 <HAL_SPI_MspInit+0xe4>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d127      	bne.n	8002b8e <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002b3e:	4b17      	ldr	r3, [pc, #92]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002b40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b42:	4a16      	ldr	r2, [pc, #88]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002b44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b48:	6593      	str	r3, [r2, #88]	; 0x58
 8002b4a:	4b14      	ldr	r3, [pc, #80]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b52:	613b      	str	r3, [r7, #16]
 8002b54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b56:	4b11      	ldr	r3, [pc, #68]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b5a:	4a10      	ldr	r2, [pc, #64]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002b5c:	f043 0302 	orr.w	r3, r3, #2
 8002b60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b62:	4b0e      	ldr	r3, [pc, #56]	; (8002b9c <HAL_SPI_MspInit+0xe0>)
 8002b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	60fb      	str	r3, [r7, #12]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002b6e:	2338      	movs	r3, #56	; 0x38
 8002b70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b72:	2302      	movs	r3, #2
 8002b74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b76:	2300      	movs	r3, #0
 8002b78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002b7e:	2306      	movs	r3, #6
 8002b80:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b82:	f107 031c 	add.w	r3, r7, #28
 8002b86:	4619      	mov	r1, r3
 8002b88:	4806      	ldr	r0, [pc, #24]	; (8002ba4 <HAL_SPI_MspInit+0xe8>)
 8002b8a:	f000 fc07 	bl	800339c <HAL_GPIO_Init>
}
 8002b8e:	bf00      	nop
 8002b90:	3730      	adds	r7, #48	; 0x30
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	40013000 	.word	0x40013000
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	40003c00 	.word	0x40003c00
 8002ba4:	48000400 	.word	0x48000400

08002ba8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b09e      	sub	sp, #120	; 0x78
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	605a      	str	r2, [r3, #4]
 8002bba:	609a      	str	r2, [r3, #8]
 8002bbc:	60da      	str	r2, [r3, #12]
 8002bbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002bc0:	f107 0310 	add.w	r3, r7, #16
 8002bc4:	2254      	movs	r2, #84	; 0x54
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f008 f9d1 	bl	800af70 <memset>
  if(huart->Instance==USART1)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a23      	ldr	r2, [pc, #140]	; (8002c60 <HAL_UART_MspInit+0xb8>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d13f      	bne.n	8002c58 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002be0:	f107 0310 	add.w	r3, r7, #16
 8002be4:	4618      	mov	r0, r3
 8002be6:	f001 fc39 	bl	800445c <HAL_RCCEx_PeriphCLKConfig>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002bf0:	f7ff ff0b 	bl	8002a0a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bf4:	4b1b      	ldr	r3, [pc, #108]	; (8002c64 <HAL_UART_MspInit+0xbc>)
 8002bf6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bf8:	4a1a      	ldr	r2, [pc, #104]	; (8002c64 <HAL_UART_MspInit+0xbc>)
 8002bfa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bfe:	6613      	str	r3, [r2, #96]	; 0x60
 8002c00:	4b18      	ldr	r3, [pc, #96]	; (8002c64 <HAL_UART_MspInit+0xbc>)
 8002c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c08:	60fb      	str	r3, [r7, #12]
 8002c0a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c0c:	4b15      	ldr	r3, [pc, #84]	; (8002c64 <HAL_UART_MspInit+0xbc>)
 8002c0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c10:	4a14      	ldr	r2, [pc, #80]	; (8002c64 <HAL_UART_MspInit+0xbc>)
 8002c12:	f043 0301 	orr.w	r3, r3, #1
 8002c16:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c18:	4b12      	ldr	r3, [pc, #72]	; (8002c64 <HAL_UART_MspInit+0xbc>)
 8002c1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c1c:	f003 0301 	and.w	r3, r3, #1
 8002c20:	60bb      	str	r3, [r7, #8]
 8002c22:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002c24:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002c28:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2a:	2302      	movs	r3, #2
 8002c2c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c32:	2303      	movs	r3, #3
 8002c34:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002c36:	2307      	movs	r3, #7
 8002c38:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c3a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002c3e:	4619      	mov	r1, r3
 8002c40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c44:	f000 fbaa 	bl	800339c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002c48:	2200      	movs	r2, #0
 8002c4a:	2100      	movs	r1, #0
 8002c4c:	2025      	movs	r0, #37	; 0x25
 8002c4e:	f000 faef 	bl	8003230 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c52:	2025      	movs	r0, #37	; 0x25
 8002c54:	f000 fb08 	bl	8003268 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002c58:	bf00      	nop
 8002c5a:	3778      	adds	r7, #120	; 0x78
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40013800 	.word	0x40013800
 8002c64:	40021000 	.word	0x40021000

08002c68 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b08e      	sub	sp, #56	; 0x38
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8002c70:	2300      	movs	r3, #0
 8002c72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002c76:	4b34      	ldr	r3, [pc, #208]	; (8002d48 <HAL_InitTick+0xe0>)
 8002c78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c7a:	4a33      	ldr	r2, [pc, #204]	; (8002d48 <HAL_InitTick+0xe0>)
 8002c7c:	f043 0301 	orr.w	r3, r3, #1
 8002c80:	6593      	str	r3, [r2, #88]	; 0x58
 8002c82:	4b31      	ldr	r3, [pc, #196]	; (8002d48 <HAL_InitTick+0xe0>)
 8002c84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c8e:	f107 0210 	add.w	r2, r7, #16
 8002c92:	f107 0314 	add.w	r3, r7, #20
 8002c96:	4611      	mov	r1, r2
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f001 fb4d 	bl	8004338 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002c9e:	6a3b      	ldr	r3, [r7, #32]
 8002ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d103      	bne.n	8002cb0 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002ca8:	f001 fb1a 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8002cac:	6378      	str	r0, [r7, #52]	; 0x34
 8002cae:	e004      	b.n	8002cba <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002cb0:	f001 fb16 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cbc:	4a23      	ldr	r2, [pc, #140]	; (8002d4c <HAL_InitTick+0xe4>)
 8002cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc2:	0c9b      	lsrs	r3, r3, #18
 8002cc4:	3b01      	subs	r3, #1
 8002cc6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002cc8:	4b21      	ldr	r3, [pc, #132]	; (8002d50 <HAL_InitTick+0xe8>)
 8002cca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002cce:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002cd0:	4b1f      	ldr	r3, [pc, #124]	; (8002d50 <HAL_InitTick+0xe8>)
 8002cd2:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cd6:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8002cd8:	4a1d      	ldr	r2, [pc, #116]	; (8002d50 <HAL_InitTick+0xe8>)
 8002cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cdc:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8002cde:	4b1c      	ldr	r3, [pc, #112]	; (8002d50 <HAL_InitTick+0xe8>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	; (8002d50 <HAL_InitTick+0xe8>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cea:	4b19      	ldr	r3, [pc, #100]	; (8002d50 <HAL_InitTick+0xe8>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8002cf0:	4817      	ldr	r0, [pc, #92]	; (8002d50 <HAL_InitTick+0xe8>)
 8002cf2:	f002 fd67 	bl	80057c4 <HAL_TIM_Base_Init>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002cfc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d11b      	bne.n	8002d3c <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8002d04:	4812      	ldr	r0, [pc, #72]	; (8002d50 <HAL_InitTick+0xe8>)
 8002d06:	f002 fdbf 	bl	8005888 <HAL_TIM_Base_Start_IT>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002d10:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d111      	bne.n	8002d3c <HAL_InitTick+0xd4>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d18:	201c      	movs	r0, #28
 8002d1a:	f000 faa5 	bl	8003268 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2b0f      	cmp	r3, #15
 8002d22:	d808      	bhi.n	8002d36 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8002d24:	2200      	movs	r2, #0
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	201c      	movs	r0, #28
 8002d2a:	f000 fa81 	bl	8003230 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d2e:	4a09      	ldr	r2, [pc, #36]	; (8002d54 <HAL_InitTick+0xec>)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6013      	str	r3, [r2, #0]
 8002d34:	e002      	b.n	8002d3c <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002d3c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3738      	adds	r7, #56	; 0x38
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	431bde83 	.word	0x431bde83
 8002d50:	20002494 	.word	0x20002494
 8002d54:	20000070 	.word	0x20000070

08002d58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d5c:	e7fe      	b.n	8002d5c <NMI_Handler+0x4>

08002d5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d5e:	b480      	push	{r7}
 8002d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d62:	e7fe      	b.n	8002d62 <HardFault_Handler+0x4>

08002d64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d68:	e7fe      	b.n	8002d68 <MemManage_Handler+0x4>

08002d6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d6e:	e7fe      	b.n	8002d6e <BusFault_Handler+0x4>

08002d70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d74:	e7fe      	b.n	8002d74 <UsageFault_Handler+0x4>

08002d76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d76:	b480      	push	{r7}
 8002d78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d7a:	bf00      	nop
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d88:	bf00      	nop
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr

08002d92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d92:	b480      	push	{r7}
 8002d94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d96:	bf00      	nop
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1>0) Timer1--;
 8002da4:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <SysTick_Handler+0x34>)
 8002da6:	881b      	ldrh	r3, [r3, #0]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d005      	beq.n	8002db8 <SysTick_Handler+0x18>
 8002dac:	4b09      	ldr	r3, [pc, #36]	; (8002dd4 <SysTick_Handler+0x34>)
 8002dae:	881b      	ldrh	r3, [r3, #0]
 8002db0:	3b01      	subs	r3, #1
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	4b07      	ldr	r3, [pc, #28]	; (8002dd4 <SysTick_Handler+0x34>)
 8002db6:	801a      	strh	r2, [r3, #0]
		if(Timer2>0) Timer2--;
 8002db8:	4b07      	ldr	r3, [pc, #28]	; (8002dd8 <SysTick_Handler+0x38>)
 8002dba:	881b      	ldrh	r3, [r3, #0]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d005      	beq.n	8002dcc <SysTick_Handler+0x2c>
 8002dc0:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <SysTick_Handler+0x38>)
 8002dc2:	881b      	ldrh	r3, [r3, #0]
 8002dc4:	3b01      	subs	r3, #1
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	4b03      	ldr	r3, [pc, #12]	; (8002dd8 <SysTick_Handler+0x38>)
 8002dca:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */
		HAL_SYSTICK_IRQHandler();
 8002dcc:	f000 fa5a 	bl	8003284 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002dd0:	bf00      	nop
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	20000270 	.word	0x20000270
 8002dd8:	20000272 	.word	0x20000272

08002ddc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002de0:	4802      	ldr	r0, [pc, #8]	; (8002dec <TIM2_IRQHandler+0x10>)
 8002de2:	f002 fda5 	bl	8005930 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002de6:	bf00      	nop
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	20002494 	.word	0x20002494

08002df0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002df4:	4802      	ldr	r0, [pc, #8]	; (8002e00 <USART1_IRQHandler+0x10>)
 8002df6:	f002 ffe1 	bl	8005dbc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	20000364 	.word	0x20000364

08002e04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  return 1;
 8002e08:	2301      	movs	r3, #1
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e12:	4770      	bx	lr

08002e14 <_kill>:

int _kill(int pid, int sig)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002e1e:	f008 f8f9 	bl	800b014 <__errno>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2216      	movs	r2, #22
 8002e26:	601a      	str	r2, [r3, #0]
  return -1;
 8002e28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3708      	adds	r7, #8
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <_exit>:

void _exit (int status)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002e3c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f7ff ffe7 	bl	8002e14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002e46:	e7fe      	b.n	8002e46 <_exit+0x12>

08002e48 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b086      	sub	sp, #24
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	60f8      	str	r0, [r7, #12]
 8002e50:	60b9      	str	r1, [r7, #8]
 8002e52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e54:	2300      	movs	r3, #0
 8002e56:	617b      	str	r3, [r7, #20]
 8002e58:	e00a      	b.n	8002e70 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002e5a:	f3af 8000 	nop.w
 8002e5e:	4601      	mov	r1, r0
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	1c5a      	adds	r2, r3, #1
 8002e64:	60ba      	str	r2, [r7, #8]
 8002e66:	b2ca      	uxtb	r2, r1
 8002e68:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	617b      	str	r3, [r7, #20]
 8002e70:	697a      	ldr	r2, [r7, #20]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	dbf0      	blt.n	8002e5a <_read+0x12>
  }

  return len;
 8002e78:	687b      	ldr	r3, [r7, #4]
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3718      	adds	r7, #24
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}

08002e82 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e82:	b580      	push	{r7, lr}
 8002e84:	b086      	sub	sp, #24
 8002e86:	af00      	add	r7, sp, #0
 8002e88:	60f8      	str	r0, [r7, #12]
 8002e8a:	60b9      	str	r1, [r7, #8]
 8002e8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e8e:	2300      	movs	r3, #0
 8002e90:	617b      	str	r3, [r7, #20]
 8002e92:	e009      	b.n	8002ea8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	1c5a      	adds	r2, r3, #1
 8002e98:	60ba      	str	r2, [r7, #8]
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	617b      	str	r3, [r7, #20]
 8002ea8:	697a      	ldr	r2, [r7, #20]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	dbf1      	blt.n	8002e94 <_write+0x12>
  }
  return len;
 8002eb0:	687b      	ldr	r3, [r7, #4]
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3718      	adds	r7, #24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}

08002eba <_close>:

int _close(int file)
{
 8002eba:	b480      	push	{r7}
 8002ebc:	b083      	sub	sp, #12
 8002ebe:	af00      	add	r7, sp, #0
 8002ec0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002ec2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr

08002ed2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	b083      	sub	sp, #12
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
 8002eda:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ee2:	605a      	str	r2, [r3, #4]
  return 0;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr

08002ef2 <_isatty>:

int _isatty(int file)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	b083      	sub	sp, #12
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002efa:	2301      	movs	r3, #1
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	60f8      	str	r0, [r7, #12]
 8002f10:	60b9      	str	r1, [r7, #8]
 8002f12:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002f14:	2300      	movs	r3, #0
}
 8002f16:	4618      	mov	r0, r3
 8002f18:	3714      	adds	r7, #20
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
	...

08002f24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b086      	sub	sp, #24
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f2c:	4a14      	ldr	r2, [pc, #80]	; (8002f80 <_sbrk+0x5c>)
 8002f2e:	4b15      	ldr	r3, [pc, #84]	; (8002f84 <_sbrk+0x60>)
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f34:	697b      	ldr	r3, [r7, #20]
 8002f36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f38:	4b13      	ldr	r3, [pc, #76]	; (8002f88 <_sbrk+0x64>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d102      	bne.n	8002f46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f40:	4b11      	ldr	r3, [pc, #68]	; (8002f88 <_sbrk+0x64>)
 8002f42:	4a12      	ldr	r2, [pc, #72]	; (8002f8c <_sbrk+0x68>)
 8002f44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f46:	4b10      	ldr	r3, [pc, #64]	; (8002f88 <_sbrk+0x64>)
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	d207      	bcs.n	8002f64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f54:	f008 f85e 	bl	800b014 <__errno>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	220c      	movs	r2, #12
 8002f5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f5e:	f04f 33ff 	mov.w	r3, #4294967295
 8002f62:	e009      	b.n	8002f78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f64:	4b08      	ldr	r3, [pc, #32]	; (8002f88 <_sbrk+0x64>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f6a:	4b07      	ldr	r3, [pc, #28]	; (8002f88 <_sbrk+0x64>)
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4413      	add	r3, r2
 8002f72:	4a05      	ldr	r2, [pc, #20]	; (8002f88 <_sbrk+0x64>)
 8002f74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f76:	68fb      	ldr	r3, [r7, #12]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3718      	adds	r7, #24
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	20010000 	.word	0x20010000
 8002f84:	00000400 	.word	0x00000400
 8002f88:	200024e0 	.word	0x200024e0
 8002f8c:	20002870 	.word	0x20002870

08002f90 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002f94:	4b06      	ldr	r3, [pc, #24]	; (8002fb0 <SystemInit+0x20>)
 8002f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f9a:	4a05      	ldr	r2, [pc, #20]	; (8002fb0 <SystemInit+0x20>)
 8002f9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002fa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002fa4:	bf00      	nop
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop
 8002fb0:	e000ed00 	.word	0xe000ed00

08002fb4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002fb4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002fec <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002fb8:	f7ff ffea 	bl	8002f90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fbc:	480c      	ldr	r0, [pc, #48]	; (8002ff0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002fbe:	490d      	ldr	r1, [pc, #52]	; (8002ff4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fc0:	4a0d      	ldr	r2, [pc, #52]	; (8002ff8 <LoopForever+0xe>)
  movs r3, #0
 8002fc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fc4:	e002      	b.n	8002fcc <LoopCopyDataInit>

08002fc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fca:	3304      	adds	r3, #4

08002fcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fd0:	d3f9      	bcc.n	8002fc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fd2:	4a0a      	ldr	r2, [pc, #40]	; (8002ffc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002fd4:	4c0a      	ldr	r4, [pc, #40]	; (8003000 <LoopForever+0x16>)
  movs r3, #0
 8002fd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fd8:	e001      	b.n	8002fde <LoopFillZerobss>

08002fda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fdc:	3204      	adds	r2, #4

08002fde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fe0:	d3fb      	bcc.n	8002fda <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002fe2:	f008 f81d 	bl	800b020 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002fe6:	f7ff f9f7 	bl	80023d8 <main>

08002fea <LoopForever>:

LoopForever:
    b LoopForever
 8002fea:	e7fe      	b.n	8002fea <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002fec:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002ff0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ff4:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8002ff8:	0800dc2c 	.word	0x0800dc2c
  ldr r2, =_sbss
 8002ffc:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8003000:	20002870 	.word	0x20002870

08003004 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003004:	e7fe      	b.n	8003004 <ADC1_IRQHandler>

08003006 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b082      	sub	sp, #8
 800300a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800300c:	2300      	movs	r3, #0
 800300e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003010:	2003      	movs	r0, #3
 8003012:	f000 f902 	bl	800321a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003016:	2007      	movs	r0, #7
 8003018:	f7ff fe26 	bl	8002c68 <HAL_InitTick>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d002      	beq.n	8003028 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	71fb      	strb	r3, [r7, #7]
 8003026:	e001      	b.n	800302c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003028:	f7ff fcf4 	bl	8002a14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800302c:	79fb      	ldrb	r3, [r7, #7]
}
 800302e:	4618      	mov	r0, r3
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
	...

08003038 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800303c:	4b06      	ldr	r3, [pc, #24]	; (8003058 <HAL_IncTick+0x20>)
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	461a      	mov	r2, r3
 8003042:	4b06      	ldr	r3, [pc, #24]	; (800305c <HAL_IncTick+0x24>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4413      	add	r3, r2
 8003048:	4a04      	ldr	r2, [pc, #16]	; (800305c <HAL_IncTick+0x24>)
 800304a:	6013      	str	r3, [r2, #0]
}
 800304c:	bf00      	nop
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	20000074 	.word	0x20000074
 800305c:	200024e4 	.word	0x200024e4

08003060 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003060:	b480      	push	{r7}
 8003062:	af00      	add	r7, sp, #0
  return uwTick;
 8003064:	4b03      	ldr	r3, [pc, #12]	; (8003074 <HAL_GetTick+0x14>)
 8003066:	681b      	ldr	r3, [r3, #0]
}
 8003068:	4618      	mov	r0, r3
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
 8003072:	bf00      	nop
 8003074:	200024e4 	.word	0x200024e4

08003078 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b084      	sub	sp, #16
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003080:	f7ff ffee 	bl	8003060 <HAL_GetTick>
 8003084:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003090:	d005      	beq.n	800309e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003092:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <HAL_Delay+0x44>)
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	461a      	mov	r2, r3
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4413      	add	r3, r2
 800309c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800309e:	bf00      	nop
 80030a0:	f7ff ffde 	bl	8003060 <HAL_GetTick>
 80030a4:	4602      	mov	r2, r0
 80030a6:	68bb      	ldr	r3, [r7, #8]
 80030a8:	1ad3      	subs	r3, r2, r3
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d8f7      	bhi.n	80030a0 <HAL_Delay+0x28>
  {
  }
}
 80030b0:	bf00      	nop
 80030b2:	bf00      	nop
 80030b4:	3710      	adds	r7, #16
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000074 	.word	0x20000074

080030c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f003 0307 	and.w	r3, r3, #7
 80030ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030d0:	4b0c      	ldr	r3, [pc, #48]	; (8003104 <__NVIC_SetPriorityGrouping+0x44>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030d6:	68ba      	ldr	r2, [r7, #8]
 80030d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030dc:	4013      	ands	r3, r2
 80030de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030f2:	4a04      	ldr	r2, [pc, #16]	; (8003104 <__NVIC_SetPriorityGrouping+0x44>)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	60d3      	str	r3, [r2, #12]
}
 80030f8:	bf00      	nop
 80030fa:	3714      	adds	r7, #20
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr
 8003104:	e000ed00 	.word	0xe000ed00

08003108 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800310c:	4b04      	ldr	r3, [pc, #16]	; (8003120 <__NVIC_GetPriorityGrouping+0x18>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	0a1b      	lsrs	r3, r3, #8
 8003112:	f003 0307 	and.w	r3, r3, #7
}
 8003116:	4618      	mov	r0, r3
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr
 8003120:	e000ed00 	.word	0xe000ed00

08003124 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	4603      	mov	r3, r0
 800312c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800312e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003132:	2b00      	cmp	r3, #0
 8003134:	db0b      	blt.n	800314e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	f003 021f 	and.w	r2, r3, #31
 800313c:	4907      	ldr	r1, [pc, #28]	; (800315c <__NVIC_EnableIRQ+0x38>)
 800313e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003142:	095b      	lsrs	r3, r3, #5
 8003144:	2001      	movs	r0, #1
 8003146:	fa00 f202 	lsl.w	r2, r0, r2
 800314a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800314e:	bf00      	nop
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
 800315a:	bf00      	nop
 800315c:	e000e100 	.word	0xe000e100

08003160 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003160:	b480      	push	{r7}
 8003162:	b083      	sub	sp, #12
 8003164:	af00      	add	r7, sp, #0
 8003166:	4603      	mov	r3, r0
 8003168:	6039      	str	r1, [r7, #0]
 800316a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800316c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003170:	2b00      	cmp	r3, #0
 8003172:	db0a      	blt.n	800318a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003174:	683b      	ldr	r3, [r7, #0]
 8003176:	b2da      	uxtb	r2, r3
 8003178:	490c      	ldr	r1, [pc, #48]	; (80031ac <__NVIC_SetPriority+0x4c>)
 800317a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317e:	0112      	lsls	r2, r2, #4
 8003180:	b2d2      	uxtb	r2, r2
 8003182:	440b      	add	r3, r1
 8003184:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003188:	e00a      	b.n	80031a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	b2da      	uxtb	r2, r3
 800318e:	4908      	ldr	r1, [pc, #32]	; (80031b0 <__NVIC_SetPriority+0x50>)
 8003190:	79fb      	ldrb	r3, [r7, #7]
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	3b04      	subs	r3, #4
 8003198:	0112      	lsls	r2, r2, #4
 800319a:	b2d2      	uxtb	r2, r2
 800319c:	440b      	add	r3, r1
 800319e:	761a      	strb	r2, [r3, #24]
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr
 80031ac:	e000e100 	.word	0xe000e100
 80031b0:	e000ed00 	.word	0xe000ed00

080031b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b089      	sub	sp, #36	; 0x24
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f003 0307 	and.w	r3, r3, #7
 80031c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	f1c3 0307 	rsb	r3, r3, #7
 80031ce:	2b04      	cmp	r3, #4
 80031d0:	bf28      	it	cs
 80031d2:	2304      	movcs	r3, #4
 80031d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	3304      	adds	r3, #4
 80031da:	2b06      	cmp	r3, #6
 80031dc:	d902      	bls.n	80031e4 <NVIC_EncodePriority+0x30>
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	3b03      	subs	r3, #3
 80031e2:	e000      	b.n	80031e6 <NVIC_EncodePriority+0x32>
 80031e4:	2300      	movs	r3, #0
 80031e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e8:	f04f 32ff 	mov.w	r2, #4294967295
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	fa02 f303 	lsl.w	r3, r2, r3
 80031f2:	43da      	mvns	r2, r3
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	401a      	ands	r2, r3
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	fa01 f303 	lsl.w	r3, r1, r3
 8003206:	43d9      	mvns	r1, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800320c:	4313      	orrs	r3, r2
         );
}
 800320e:	4618      	mov	r0, r3
 8003210:	3724      	adds	r7, #36	; 0x24
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr

0800321a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800321a:	b580      	push	{r7, lr}
 800321c:	b082      	sub	sp, #8
 800321e:	af00      	add	r7, sp, #0
 8003220:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f7ff ff4c 	bl	80030c0 <__NVIC_SetPriorityGrouping>
}
 8003228:	bf00      	nop
 800322a:	3708      	adds	r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	60b9      	str	r1, [r7, #8]
 800323a:	607a      	str	r2, [r7, #4]
 800323c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800323e:	2300      	movs	r3, #0
 8003240:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003242:	f7ff ff61 	bl	8003108 <__NVIC_GetPriorityGrouping>
 8003246:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003248:	687a      	ldr	r2, [r7, #4]
 800324a:	68b9      	ldr	r1, [r7, #8]
 800324c:	6978      	ldr	r0, [r7, #20]
 800324e:	f7ff ffb1 	bl	80031b4 <NVIC_EncodePriority>
 8003252:	4602      	mov	r2, r0
 8003254:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003258:	4611      	mov	r1, r2
 800325a:	4618      	mov	r0, r3
 800325c:	f7ff ff80 	bl	8003160 <__NVIC_SetPriority>
}
 8003260:	bf00      	nop
 8003262:	3718      	adds	r7, #24
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	4618      	mov	r0, r3
 8003278:	f7ff ff54 	bl	8003124 <__NVIC_EnableIRQ>
}
 800327c:	bf00      	nop
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8003288:	f000 f802 	bl	8003290 <HAL_SYSTICK_Callback>
}
 800328c:	bf00      	nop
 800328e:	bd80      	pop	{r7, pc}

08003290 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003290:	b480      	push	{r7}
 8003292:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003294:	bf00      	nop
 8003296:	46bd      	mov	sp, r7
 8003298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329c:	4770      	bx	lr

0800329e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800329e:	b480      	push	{r7}
 80032a0:	b085      	sub	sp, #20
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d008      	beq.n	80032c8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2204      	movs	r2, #4
 80032ba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e022      	b.n	800330e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f022 020e 	bic.w	r2, r2, #14
 80032d6:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 0201 	bic.w	r2, r2, #1
 80032e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032ec:	f003 021c 	and.w	r2, r3, #28
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f4:	2101      	movs	r1, #1
 80032f6:	fa01 f202 	lsl.w	r2, r1, r2
 80032fa:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800330c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800330e:	4618      	mov	r0, r3
 8003310:	3714      	adds	r7, #20
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr

0800331a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800331a:	b580      	push	{r7, lr}
 800331c:	b084      	sub	sp, #16
 800331e:	af00      	add	r7, sp, #0
 8003320:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003322:	2300      	movs	r3, #0
 8003324:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800332c:	b2db      	uxtb	r3, r3
 800332e:	2b02      	cmp	r3, #2
 8003330:	d005      	beq.n	800333e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2204      	movs	r2, #4
 8003336:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	73fb      	strb	r3, [r7, #15]
 800333c:	e029      	b.n	8003392 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f022 020e 	bic.w	r2, r2, #14
 800334c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0201 	bic.w	r2, r2, #1
 800335c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003362:	f003 021c 	and.w	r2, r3, #28
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336a:	2101      	movs	r1, #1
 800336c:	fa01 f202 	lsl.w	r2, r1, r2
 8003370:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2201      	movs	r2, #1
 8003376:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003386:	2b00      	cmp	r3, #0
 8003388:	d003      	beq.n	8003392 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	4798      	blx	r3
    }
  }
  return status;
 8003392:	7bfb      	ldrb	r3, [r7, #15]
}
 8003394:	4618      	mov	r0, r3
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800339c:	b480      	push	{r7}
 800339e:	b087      	sub	sp, #28
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80033a6:	2300      	movs	r3, #0
 80033a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033aa:	e148      	b.n	800363e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	2101      	movs	r1, #1
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	fa01 f303 	lsl.w	r3, r1, r3
 80033b8:	4013      	ands	r3, r2
 80033ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f000 813a 	beq.w	8003638 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f003 0303 	and.w	r3, r3, #3
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d005      	beq.n	80033dc <HAL_GPIO_Init+0x40>
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 0303 	and.w	r3, r3, #3
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d130      	bne.n	800343e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	2203      	movs	r2, #3
 80033e8:	fa02 f303 	lsl.w	r3, r2, r3
 80033ec:	43db      	mvns	r3, r3
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	4013      	ands	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	68da      	ldr	r2, [r3, #12]
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	4313      	orrs	r3, r2
 8003404:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	693a      	ldr	r2, [r7, #16]
 800340a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003412:	2201      	movs	r2, #1
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	43db      	mvns	r3, r3
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	4013      	ands	r3, r2
 8003420:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	091b      	lsrs	r3, r3, #4
 8003428:	f003 0201 	and.w	r2, r3, #1
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	693a      	ldr	r2, [r7, #16]
 8003434:	4313      	orrs	r3, r2
 8003436:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f003 0303 	and.w	r3, r3, #3
 8003446:	2b03      	cmp	r3, #3
 8003448:	d017      	beq.n	800347a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	68db      	ldr	r3, [r3, #12]
 800344e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	2203      	movs	r2, #3
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	43db      	mvns	r3, r3
 800345c:	693a      	ldr	r2, [r7, #16]
 800345e:	4013      	ands	r3, r2
 8003460:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	005b      	lsls	r3, r3, #1
 800346a:	fa02 f303 	lsl.w	r3, r2, r3
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f003 0303 	and.w	r3, r3, #3
 8003482:	2b02      	cmp	r3, #2
 8003484:	d123      	bne.n	80034ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	08da      	lsrs	r2, r3, #3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3208      	adds	r2, #8
 800348e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003492:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f003 0307 	and.w	r3, r3, #7
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	220f      	movs	r2, #15
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43db      	mvns	r3, r3
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	4013      	ands	r3, r2
 80034a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	691a      	ldr	r2, [r3, #16]
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f003 0307 	and.w	r3, r3, #7
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	fa02 f303 	lsl.w	r3, r2, r3
 80034ba:	693a      	ldr	r2, [r7, #16]
 80034bc:	4313      	orrs	r3, r2
 80034be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	08da      	lsrs	r2, r3, #3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3208      	adds	r2, #8
 80034c8:	6939      	ldr	r1, [r7, #16]
 80034ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	2203      	movs	r2, #3
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43db      	mvns	r3, r3
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	4013      	ands	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	f003 0203 	and.w	r2, r3, #3
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	005b      	lsls	r3, r3, #1
 80034f2:	fa02 f303 	lsl.w	r3, r2, r3
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800350a:	2b00      	cmp	r3, #0
 800350c:	f000 8094 	beq.w	8003638 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003510:	4b52      	ldr	r3, [pc, #328]	; (800365c <HAL_GPIO_Init+0x2c0>)
 8003512:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003514:	4a51      	ldr	r2, [pc, #324]	; (800365c <HAL_GPIO_Init+0x2c0>)
 8003516:	f043 0301 	orr.w	r3, r3, #1
 800351a:	6613      	str	r3, [r2, #96]	; 0x60
 800351c:	4b4f      	ldr	r3, [pc, #316]	; (800365c <HAL_GPIO_Init+0x2c0>)
 800351e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	60bb      	str	r3, [r7, #8]
 8003526:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003528:	4a4d      	ldr	r2, [pc, #308]	; (8003660 <HAL_GPIO_Init+0x2c4>)
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	089b      	lsrs	r3, r3, #2
 800352e:	3302      	adds	r3, #2
 8003530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003534:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f003 0303 	and.w	r3, r3, #3
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	220f      	movs	r2, #15
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	43db      	mvns	r3, r3
 8003546:	693a      	ldr	r2, [r7, #16]
 8003548:	4013      	ands	r3, r2
 800354a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003552:	d00d      	beq.n	8003570 <HAL_GPIO_Init+0x1d4>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	4a43      	ldr	r2, [pc, #268]	; (8003664 <HAL_GPIO_Init+0x2c8>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d007      	beq.n	800356c <HAL_GPIO_Init+0x1d0>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a42      	ldr	r2, [pc, #264]	; (8003668 <HAL_GPIO_Init+0x2cc>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d101      	bne.n	8003568 <HAL_GPIO_Init+0x1cc>
 8003564:	2302      	movs	r3, #2
 8003566:	e004      	b.n	8003572 <HAL_GPIO_Init+0x1d6>
 8003568:	2307      	movs	r3, #7
 800356a:	e002      	b.n	8003572 <HAL_GPIO_Init+0x1d6>
 800356c:	2301      	movs	r3, #1
 800356e:	e000      	b.n	8003572 <HAL_GPIO_Init+0x1d6>
 8003570:	2300      	movs	r3, #0
 8003572:	697a      	ldr	r2, [r7, #20]
 8003574:	f002 0203 	and.w	r2, r2, #3
 8003578:	0092      	lsls	r2, r2, #2
 800357a:	4093      	lsls	r3, r2
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	4313      	orrs	r3, r2
 8003580:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003582:	4937      	ldr	r1, [pc, #220]	; (8003660 <HAL_GPIO_Init+0x2c4>)
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	089b      	lsrs	r3, r3, #2
 8003588:	3302      	adds	r3, #2
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003590:	4b36      	ldr	r3, [pc, #216]	; (800366c <HAL_GPIO_Init+0x2d0>)
 8003592:	689b      	ldr	r3, [r3, #8]
 8003594:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	43db      	mvns	r3, r3
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	4013      	ands	r3, r2
 800359e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d003      	beq.n	80035b4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80035ac:	693a      	ldr	r2, [r7, #16]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80035b4:	4a2d      	ldr	r2, [pc, #180]	; (800366c <HAL_GPIO_Init+0x2d0>)
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80035ba:	4b2c      	ldr	r3, [pc, #176]	; (800366c <HAL_GPIO_Init+0x2d0>)
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	43db      	mvns	r3, r3
 80035c4:	693a      	ldr	r2, [r7, #16]
 80035c6:	4013      	ands	r3, r2
 80035c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d003      	beq.n	80035de <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	4313      	orrs	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035de:	4a23      	ldr	r2, [pc, #140]	; (800366c <HAL_GPIO_Init+0x2d0>)
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80035e4:	4b21      	ldr	r3, [pc, #132]	; (800366c <HAL_GPIO_Init+0x2d0>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	43db      	mvns	r3, r3
 80035ee:	693a      	ldr	r2, [r7, #16]
 80035f0:	4013      	ands	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	685b      	ldr	r3, [r3, #4]
 80035f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8003600:	693a      	ldr	r2, [r7, #16]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	4313      	orrs	r3, r2
 8003606:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003608:	4a18      	ldr	r2, [pc, #96]	; (800366c <HAL_GPIO_Init+0x2d0>)
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800360e:	4b17      	ldr	r3, [pc, #92]	; (800366c <HAL_GPIO_Init+0x2d0>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	43db      	mvns	r3, r3
 8003618:	693a      	ldr	r2, [r7, #16]
 800361a:	4013      	ands	r3, r2
 800361c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800362a:	693a      	ldr	r2, [r7, #16]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4313      	orrs	r3, r2
 8003630:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003632:	4a0e      	ldr	r2, [pc, #56]	; (800366c <HAL_GPIO_Init+0x2d0>)
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	3301      	adds	r3, #1
 800363c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	681a      	ldr	r2, [r3, #0]
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	fa22 f303 	lsr.w	r3, r2, r3
 8003648:	2b00      	cmp	r3, #0
 800364a:	f47f aeaf 	bne.w	80033ac <HAL_GPIO_Init+0x10>
  }
}
 800364e:	bf00      	nop
 8003650:	bf00      	nop
 8003652:	371c      	adds	r7, #28
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr
 800365c:	40021000 	.word	0x40021000
 8003660:	40010000 	.word	0x40010000
 8003664:	48000400 	.word	0x48000400
 8003668:	48000800 	.word	0x48000800
 800366c:	40010400 	.word	0x40010400

08003670 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	460b      	mov	r3, r1
 800367a:	807b      	strh	r3, [r7, #2]
 800367c:	4613      	mov	r3, r2
 800367e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003680:	787b      	ldrb	r3, [r7, #1]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003686:	887a      	ldrh	r2, [r7, #2]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800368c:	e002      	b.n	8003694 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800368e:	887a      	ldrh	r2, [r7, #2]
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80036a0:	b480      	push	{r7}
 80036a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036a4:	4b05      	ldr	r3, [pc, #20]	; (80036bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a04      	ldr	r2, [pc, #16]	; (80036bc <HAL_PWR_EnableBkUpAccess+0x1c>)
 80036aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ae:	6013      	str	r3, [r2, #0]
}
 80036b0:	bf00      	nop
 80036b2:	46bd      	mov	sp, r7
 80036b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop
 80036bc:	40007000 	.word	0x40007000

080036c0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80036c4:	4b04      	ldr	r3, [pc, #16]	; (80036d8 <HAL_PWREx_GetVoltageRange+0x18>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr
 80036d6:	bf00      	nop
 80036d8:	40007000 	.word	0x40007000

080036dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036dc:	b480      	push	{r7}
 80036de:	b085      	sub	sp, #20
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036ea:	d130      	bne.n	800374e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80036ec:	4b23      	ldr	r3, [pc, #140]	; (800377c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80036f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036f8:	d038      	beq.n	800376c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80036fa:	4b20      	ldr	r3, [pc, #128]	; (800377c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003702:	4a1e      	ldr	r2, [pc, #120]	; (800377c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003704:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003708:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800370a:	4b1d      	ldr	r3, [pc, #116]	; (8003780 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2232      	movs	r2, #50	; 0x32
 8003710:	fb02 f303 	mul.w	r3, r2, r3
 8003714:	4a1b      	ldr	r2, [pc, #108]	; (8003784 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003716:	fba2 2303 	umull	r2, r3, r2, r3
 800371a:	0c9b      	lsrs	r3, r3, #18
 800371c:	3301      	adds	r3, #1
 800371e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003720:	e002      	b.n	8003728 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	3b01      	subs	r3, #1
 8003726:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003728:	4b14      	ldr	r3, [pc, #80]	; (800377c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003730:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003734:	d102      	bne.n	800373c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d1f2      	bne.n	8003722 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800373c:	4b0f      	ldr	r3, [pc, #60]	; (800377c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800373e:	695b      	ldr	r3, [r3, #20]
 8003740:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003748:	d110      	bne.n	800376c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e00f      	b.n	800376e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800374e:	4b0b      	ldr	r3, [pc, #44]	; (800377c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003756:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800375a:	d007      	beq.n	800376c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800375c:	4b07      	ldr	r3, [pc, #28]	; (800377c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003764:	4a05      	ldr	r2, [pc, #20]	; (800377c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003766:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800376a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800376c:	2300      	movs	r3, #0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3714      	adds	r7, #20
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40007000 	.word	0x40007000
 8003780:	2000006c 	.word	0x2000006c
 8003784:	431bde83 	.word	0x431bde83

08003788 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b088      	sub	sp, #32
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d102      	bne.n	800379c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	f000 bc02 	b.w	8003fa0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800379c:	4b96      	ldr	r3, [pc, #600]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f003 030c 	and.w	r3, r3, #12
 80037a4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80037a6:	4b94      	ldr	r3, [pc, #592]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	f003 0303 	and.w	r3, r3, #3
 80037ae:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0310 	and.w	r3, r3, #16
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 80e4 	beq.w	8003986 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d007      	beq.n	80037d4 <HAL_RCC_OscConfig+0x4c>
 80037c4:	69bb      	ldr	r3, [r7, #24]
 80037c6:	2b0c      	cmp	r3, #12
 80037c8:	f040 808b 	bne.w	80038e2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	2b01      	cmp	r3, #1
 80037d0:	f040 8087 	bne.w	80038e2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037d4:	4b88      	ldr	r3, [pc, #544]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0302 	and.w	r3, r3, #2
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d005      	beq.n	80037ec <HAL_RCC_OscConfig+0x64>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d101      	bne.n	80037ec <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e3d9      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a1a      	ldr	r2, [r3, #32]
 80037f0:	4b81      	ldr	r3, [pc, #516]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0308 	and.w	r3, r3, #8
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d004      	beq.n	8003806 <HAL_RCC_OscConfig+0x7e>
 80037fc:	4b7e      	ldr	r3, [pc, #504]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003804:	e005      	b.n	8003812 <HAL_RCC_OscConfig+0x8a>
 8003806:	4b7c      	ldr	r3, [pc, #496]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003808:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800380c:	091b      	lsrs	r3, r3, #4
 800380e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003812:	4293      	cmp	r3, r2
 8003814:	d223      	bcs.n	800385e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	4618      	mov	r0, r3
 800381c:	f000 fdbe 	bl	800439c <RCC_SetFlashLatencyFromMSIRange>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d001      	beq.n	800382a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	e3ba      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800382a:	4b73      	ldr	r3, [pc, #460]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a72      	ldr	r2, [pc, #456]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003830:	f043 0308 	orr.w	r3, r3, #8
 8003834:	6013      	str	r3, [r2, #0]
 8003836:	4b70      	ldr	r3, [pc, #448]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a1b      	ldr	r3, [r3, #32]
 8003842:	496d      	ldr	r1, [pc, #436]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003844:	4313      	orrs	r3, r2
 8003846:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003848:	4b6b      	ldr	r3, [pc, #428]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	69db      	ldr	r3, [r3, #28]
 8003854:	021b      	lsls	r3, r3, #8
 8003856:	4968      	ldr	r1, [pc, #416]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003858:	4313      	orrs	r3, r2
 800385a:	604b      	str	r3, [r1, #4]
 800385c:	e025      	b.n	80038aa <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800385e:	4b66      	ldr	r3, [pc, #408]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a65      	ldr	r2, [pc, #404]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003864:	f043 0308 	orr.w	r3, r3, #8
 8003868:	6013      	str	r3, [r2, #0]
 800386a:	4b63      	ldr	r3, [pc, #396]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	4960      	ldr	r1, [pc, #384]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003878:	4313      	orrs	r3, r2
 800387a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800387c:	4b5e      	ldr	r3, [pc, #376]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	69db      	ldr	r3, [r3, #28]
 8003888:	021b      	lsls	r3, r3, #8
 800388a:	495b      	ldr	r1, [pc, #364]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 800388c:	4313      	orrs	r3, r2
 800388e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d109      	bne.n	80038aa <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a1b      	ldr	r3, [r3, #32]
 800389a:	4618      	mov	r0, r3
 800389c:	f000 fd7e 	bl	800439c <RCC_SetFlashLatencyFromMSIRange>
 80038a0:	4603      	mov	r3, r0
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d001      	beq.n	80038aa <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e37a      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80038aa:	f000 fc81 	bl	80041b0 <HAL_RCC_GetSysClockFreq>
 80038ae:	4602      	mov	r2, r0
 80038b0:	4b51      	ldr	r3, [pc, #324]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80038b2:	689b      	ldr	r3, [r3, #8]
 80038b4:	091b      	lsrs	r3, r3, #4
 80038b6:	f003 030f 	and.w	r3, r3, #15
 80038ba:	4950      	ldr	r1, [pc, #320]	; (80039fc <HAL_RCC_OscConfig+0x274>)
 80038bc:	5ccb      	ldrb	r3, [r1, r3]
 80038be:	f003 031f 	and.w	r3, r3, #31
 80038c2:	fa22 f303 	lsr.w	r3, r2, r3
 80038c6:	4a4e      	ldr	r2, [pc, #312]	; (8003a00 <HAL_RCC_OscConfig+0x278>)
 80038c8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80038ca:	4b4e      	ldr	r3, [pc, #312]	; (8003a04 <HAL_RCC_OscConfig+0x27c>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7ff f9ca 	bl	8002c68 <HAL_InitTick>
 80038d4:	4603      	mov	r3, r0
 80038d6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d052      	beq.n	8003984 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80038de:	7bfb      	ldrb	r3, [r7, #15]
 80038e0:	e35e      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d032      	beq.n	8003950 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80038ea:	4b43      	ldr	r3, [pc, #268]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a42      	ldr	r2, [pc, #264]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80038f0:	f043 0301 	orr.w	r3, r3, #1
 80038f4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038f6:	f7ff fbb3 	bl	8003060 <HAL_GetTick>
 80038fa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038fc:	e008      	b.n	8003910 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038fe:	f7ff fbaf 	bl	8003060 <HAL_GetTick>
 8003902:	4602      	mov	r2, r0
 8003904:	693b      	ldr	r3, [r7, #16]
 8003906:	1ad3      	subs	r3, r2, r3
 8003908:	2b02      	cmp	r3, #2
 800390a:	d901      	bls.n	8003910 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e347      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003910:	4b39      	ldr	r3, [pc, #228]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d0f0      	beq.n	80038fe <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800391c:	4b36      	ldr	r3, [pc, #216]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a35      	ldr	r2, [pc, #212]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003922:	f043 0308 	orr.w	r3, r3, #8
 8003926:	6013      	str	r3, [r2, #0]
 8003928:	4b33      	ldr	r3, [pc, #204]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6a1b      	ldr	r3, [r3, #32]
 8003934:	4930      	ldr	r1, [pc, #192]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003936:	4313      	orrs	r3, r2
 8003938:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800393a:	4b2f      	ldr	r3, [pc, #188]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	69db      	ldr	r3, [r3, #28]
 8003946:	021b      	lsls	r3, r3, #8
 8003948:	492b      	ldr	r1, [pc, #172]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 800394a:	4313      	orrs	r3, r2
 800394c:	604b      	str	r3, [r1, #4]
 800394e:	e01a      	b.n	8003986 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003950:	4b29      	ldr	r3, [pc, #164]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a28      	ldr	r2, [pc, #160]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003956:	f023 0301 	bic.w	r3, r3, #1
 800395a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800395c:	f7ff fb80 	bl	8003060 <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003964:	f7ff fb7c 	bl	8003060 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e314      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003976:	4b20      	ldr	r3, [pc, #128]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d1f0      	bne.n	8003964 <HAL_RCC_OscConfig+0x1dc>
 8003982:	e000      	b.n	8003986 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003984:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 0301 	and.w	r3, r3, #1
 800398e:	2b00      	cmp	r3, #0
 8003990:	d073      	beq.n	8003a7a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	2b08      	cmp	r3, #8
 8003996:	d005      	beq.n	80039a4 <HAL_RCC_OscConfig+0x21c>
 8003998:	69bb      	ldr	r3, [r7, #24]
 800399a:	2b0c      	cmp	r3, #12
 800399c:	d10e      	bne.n	80039bc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	2b03      	cmp	r3, #3
 80039a2:	d10b      	bne.n	80039bc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a4:	4b14      	ldr	r3, [pc, #80]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d063      	beq.n	8003a78 <HAL_RCC_OscConfig+0x2f0>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d15f      	bne.n	8003a78 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e2f1      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039c4:	d106      	bne.n	80039d4 <HAL_RCC_OscConfig+0x24c>
 80039c6:	4b0c      	ldr	r3, [pc, #48]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a0b      	ldr	r2, [pc, #44]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80039cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	e025      	b.n	8003a20 <HAL_RCC_OscConfig+0x298>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039dc:	d114      	bne.n	8003a08 <HAL_RCC_OscConfig+0x280>
 80039de:	4b06      	ldr	r3, [pc, #24]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a05      	ldr	r2, [pc, #20]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80039e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039e8:	6013      	str	r3, [r2, #0]
 80039ea:	4b03      	ldr	r3, [pc, #12]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a02      	ldr	r2, [pc, #8]	; (80039f8 <HAL_RCC_OscConfig+0x270>)
 80039f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039f4:	6013      	str	r3, [r2, #0]
 80039f6:	e013      	b.n	8003a20 <HAL_RCC_OscConfig+0x298>
 80039f8:	40021000 	.word	0x40021000
 80039fc:	0800d420 	.word	0x0800d420
 8003a00:	2000006c 	.word	0x2000006c
 8003a04:	20000070 	.word	0x20000070
 8003a08:	4ba0      	ldr	r3, [pc, #640]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a9f      	ldr	r2, [pc, #636]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a12:	6013      	str	r3, [r2, #0]
 8003a14:	4b9d      	ldr	r3, [pc, #628]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a9c      	ldr	r2, [pc, #624]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003a1a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a1e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d013      	beq.n	8003a50 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a28:	f7ff fb1a 	bl	8003060 <HAL_GetTick>
 8003a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a2e:	e008      	b.n	8003a42 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a30:	f7ff fb16 	bl	8003060 <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	2b64      	cmp	r3, #100	; 0x64
 8003a3c:	d901      	bls.n	8003a42 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003a3e:	2303      	movs	r3, #3
 8003a40:	e2ae      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a42:	4b92      	ldr	r3, [pc, #584]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d0f0      	beq.n	8003a30 <HAL_RCC_OscConfig+0x2a8>
 8003a4e:	e014      	b.n	8003a7a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a50:	f7ff fb06 	bl	8003060 <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a58:	f7ff fb02 	bl	8003060 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b64      	cmp	r3, #100	; 0x64
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e29a      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a6a:	4b88      	ldr	r3, [pc, #544]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1f0      	bne.n	8003a58 <HAL_RCC_OscConfig+0x2d0>
 8003a76:	e000      	b.n	8003a7a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0302 	and.w	r3, r3, #2
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d060      	beq.n	8003b48 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	2b04      	cmp	r3, #4
 8003a8a:	d005      	beq.n	8003a98 <HAL_RCC_OscConfig+0x310>
 8003a8c:	69bb      	ldr	r3, [r7, #24]
 8003a8e:	2b0c      	cmp	r3, #12
 8003a90:	d119      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d116      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a98:	4b7c      	ldr	r3, [pc, #496]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d005      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x328>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d101      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	e277      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ab0:	4b76      	ldr	r3, [pc, #472]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	691b      	ldr	r3, [r3, #16]
 8003abc:	061b      	lsls	r3, r3, #24
 8003abe:	4973      	ldr	r1, [pc, #460]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ac4:	e040      	b.n	8003b48 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d023      	beq.n	8003b16 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ace:	4b6f      	ldr	r3, [pc, #444]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a6e      	ldr	r2, [pc, #440]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003ad4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ad8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ada:	f7ff fac1 	bl	8003060 <HAL_GetTick>
 8003ade:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ae0:	e008      	b.n	8003af4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ae2:	f7ff fabd 	bl	8003060 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d901      	bls.n	8003af4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e255      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003af4:	4b65      	ldr	r3, [pc, #404]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d0f0      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b00:	4b62      	ldr	r3, [pc, #392]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	061b      	lsls	r3, r3, #24
 8003b0e:	495f      	ldr	r1, [pc, #380]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003b10:	4313      	orrs	r3, r2
 8003b12:	604b      	str	r3, [r1, #4]
 8003b14:	e018      	b.n	8003b48 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b16:	4b5d      	ldr	r3, [pc, #372]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a5c      	ldr	r2, [pc, #368]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003b1c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b22:	f7ff fa9d 	bl	8003060 <HAL_GetTick>
 8003b26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b28:	e008      	b.n	8003b3c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b2a:	f7ff fa99 	bl	8003060 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d901      	bls.n	8003b3c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e231      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b3c:	4b53      	ldr	r3, [pc, #332]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1f0      	bne.n	8003b2a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0308 	and.w	r3, r3, #8
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d03c      	beq.n	8003bce <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d01c      	beq.n	8003b96 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b5c:	4b4b      	ldr	r3, [pc, #300]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003b5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b62:	4a4a      	ldr	r2, [pc, #296]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003b64:	f043 0301 	orr.w	r3, r3, #1
 8003b68:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b6c:	f7ff fa78 	bl	8003060 <HAL_GetTick>
 8003b70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b72:	e008      	b.n	8003b86 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b74:	f7ff fa74 	bl	8003060 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	693b      	ldr	r3, [r7, #16]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	2b02      	cmp	r3, #2
 8003b80:	d901      	bls.n	8003b86 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e20c      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b86:	4b41      	ldr	r3, [pc, #260]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003b88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d0ef      	beq.n	8003b74 <HAL_RCC_OscConfig+0x3ec>
 8003b94:	e01b      	b.n	8003bce <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b96:	4b3d      	ldr	r3, [pc, #244]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003b98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b9c:	4a3b      	ldr	r2, [pc, #236]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003b9e:	f023 0301 	bic.w	r3, r3, #1
 8003ba2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba6:	f7ff fa5b 	bl	8003060 <HAL_GetTick>
 8003baa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bac:	e008      	b.n	8003bc0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bae:	f7ff fa57 	bl	8003060 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b02      	cmp	r3, #2
 8003bba:	d901      	bls.n	8003bc0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	e1ef      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003bc0:	4b32      	ldr	r3, [pc, #200]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1ef      	bne.n	8003bae <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	f000 80a6 	beq.w	8003d28 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003be0:	4b2a      	ldr	r3, [pc, #168]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003be2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d10d      	bne.n	8003c08 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bec:	4b27      	ldr	r3, [pc, #156]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003bee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf0:	4a26      	ldr	r2, [pc, #152]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf6:	6593      	str	r3, [r2, #88]	; 0x58
 8003bf8:	4b24      	ldr	r3, [pc, #144]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c00:	60bb      	str	r3, [r7, #8]
 8003c02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c04:	2301      	movs	r3, #1
 8003c06:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c08:	4b21      	ldr	r3, [pc, #132]	; (8003c90 <HAL_RCC_OscConfig+0x508>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d118      	bne.n	8003c46 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c14:	4b1e      	ldr	r3, [pc, #120]	; (8003c90 <HAL_RCC_OscConfig+0x508>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a1d      	ldr	r2, [pc, #116]	; (8003c90 <HAL_RCC_OscConfig+0x508>)
 8003c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c20:	f7ff fa1e 	bl	8003060 <HAL_GetTick>
 8003c24:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c26:	e008      	b.n	8003c3a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c28:	f7ff fa1a 	bl	8003060 <HAL_GetTick>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	1ad3      	subs	r3, r2, r3
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d901      	bls.n	8003c3a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003c36:	2303      	movs	r3, #3
 8003c38:	e1b2      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c3a:	4b15      	ldr	r3, [pc, #84]	; (8003c90 <HAL_RCC_OscConfig+0x508>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d0f0      	beq.n	8003c28 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d108      	bne.n	8003c60 <HAL_RCC_OscConfig+0x4d8>
 8003c4e:	4b0f      	ldr	r3, [pc, #60]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c54:	4a0d      	ldr	r2, [pc, #52]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c5e:	e029      	b.n	8003cb4 <HAL_RCC_OscConfig+0x52c>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	2b05      	cmp	r3, #5
 8003c66:	d115      	bne.n	8003c94 <HAL_RCC_OscConfig+0x50c>
 8003c68:	4b08      	ldr	r3, [pc, #32]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003c6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c6e:	4a07      	ldr	r2, [pc, #28]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003c70:	f043 0304 	orr.w	r3, r3, #4
 8003c74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c78:	4b04      	ldr	r3, [pc, #16]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c7e:	4a03      	ldr	r2, [pc, #12]	; (8003c8c <HAL_RCC_OscConfig+0x504>)
 8003c80:	f043 0301 	orr.w	r3, r3, #1
 8003c84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c88:	e014      	b.n	8003cb4 <HAL_RCC_OscConfig+0x52c>
 8003c8a:	bf00      	nop
 8003c8c:	40021000 	.word	0x40021000
 8003c90:	40007000 	.word	0x40007000
 8003c94:	4b9a      	ldr	r3, [pc, #616]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003c96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c9a:	4a99      	ldr	r2, [pc, #612]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003c9c:	f023 0301 	bic.w	r3, r3, #1
 8003ca0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003ca4:	4b96      	ldr	r3, [pc, #600]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003caa:	4a95      	ldr	r2, [pc, #596]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003cac:	f023 0304 	bic.w	r3, r3, #4
 8003cb0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d016      	beq.n	8003cea <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cbc:	f7ff f9d0 	bl	8003060 <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cc2:	e00a      	b.n	8003cda <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cc4:	f7ff f9cc 	bl	8003060 <HAL_GetTick>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	1ad3      	subs	r3, r2, r3
 8003cce:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d901      	bls.n	8003cda <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003cd6:	2303      	movs	r3, #3
 8003cd8:	e162      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003cda:	4b89      	ldr	r3, [pc, #548]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce0:	f003 0302 	and.w	r3, r3, #2
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0ed      	beq.n	8003cc4 <HAL_RCC_OscConfig+0x53c>
 8003ce8:	e015      	b.n	8003d16 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cea:	f7ff f9b9 	bl	8003060 <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cf0:	e00a      	b.n	8003d08 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cf2:	f7ff f9b5 	bl	8003060 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e14b      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003d08:	4b7d      	ldr	r3, [pc, #500]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d0e:	f003 0302 	and.w	r3, r3, #2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1ed      	bne.n	8003cf2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d16:	7ffb      	ldrb	r3, [r7, #31]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d105      	bne.n	8003d28 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d1c:	4b78      	ldr	r3, [pc, #480]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d20:	4a77      	ldr	r2, [pc, #476]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003d22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d26:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0320 	and.w	r3, r3, #32
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d03c      	beq.n	8003dae <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d01c      	beq.n	8003d76 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d3c:	4b70      	ldr	r3, [pc, #448]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003d3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d42:	4a6f      	ldr	r2, [pc, #444]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003d44:	f043 0301 	orr.w	r3, r3, #1
 8003d48:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d4c:	f7ff f988 	bl	8003060 <HAL_GetTick>
 8003d50:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d52:	e008      	b.n	8003d66 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d54:	f7ff f984 	bl	8003060 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d901      	bls.n	8003d66 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e11c      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d66:	4b66      	ldr	r3, [pc, #408]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003d68:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d0ef      	beq.n	8003d54 <HAL_RCC_OscConfig+0x5cc>
 8003d74:	e01b      	b.n	8003dae <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d76:	4b62      	ldr	r3, [pc, #392]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003d78:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d7c:	4a60      	ldr	r2, [pc, #384]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003d7e:	f023 0301 	bic.w	r3, r3, #1
 8003d82:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d86:	f7ff f96b 	bl	8003060 <HAL_GetTick>
 8003d8a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d8c:	e008      	b.n	8003da0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d8e:	f7ff f967 	bl	8003060 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d901      	bls.n	8003da0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e0ff      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003da0:	4b57      	ldr	r3, [pc, #348]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003da2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003da6:	f003 0302 	and.w	r3, r3, #2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1ef      	bne.n	8003d8e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	f000 80f3 	beq.w	8003f9e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	f040 80c9 	bne.w	8003f54 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003dc2:	4b4f      	ldr	r3, [pc, #316]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	f003 0203 	and.w	r2, r3, #3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	d12c      	bne.n	8003e30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de0:	3b01      	subs	r3, #1
 8003de2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d123      	bne.n	8003e30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d11b      	bne.n	8003e30 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e02:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d113      	bne.n	8003e30 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e12:	085b      	lsrs	r3, r3, #1
 8003e14:	3b01      	subs	r3, #1
 8003e16:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d109      	bne.n	8003e30 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	085b      	lsrs	r3, r3, #1
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d06b      	beq.n	8003f08 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e30:	69bb      	ldr	r3, [r7, #24]
 8003e32:	2b0c      	cmp	r3, #12
 8003e34:	d062      	beq.n	8003efc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e36:	4b32      	ldr	r3, [pc, #200]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d001      	beq.n	8003e46 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e0ac      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e46:	4b2e      	ldr	r3, [pc, #184]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a2d      	ldr	r2, [pc, #180]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003e4c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e50:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e52:	f7ff f905 	bl	8003060 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e58:	e008      	b.n	8003e6c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e5a:	f7ff f901 	bl	8003060 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e099      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e6c:	4b24      	ldr	r3, [pc, #144]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d1f0      	bne.n	8003e5a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e78:	4b21      	ldr	r3, [pc, #132]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003e7a:	68da      	ldr	r2, [r3, #12]
 8003e7c:	4b21      	ldr	r3, [pc, #132]	; (8003f04 <HAL_RCC_OscConfig+0x77c>)
 8003e7e:	4013      	ands	r3, r2
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003e84:	687a      	ldr	r2, [r7, #4]
 8003e86:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003e88:	3a01      	subs	r2, #1
 8003e8a:	0112      	lsls	r2, r2, #4
 8003e8c:	4311      	orrs	r1, r2
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e92:	0212      	lsls	r2, r2, #8
 8003e94:	4311      	orrs	r1, r2
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e9a:	0852      	lsrs	r2, r2, #1
 8003e9c:	3a01      	subs	r2, #1
 8003e9e:	0552      	lsls	r2, r2, #21
 8003ea0:	4311      	orrs	r1, r2
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003ea6:	0852      	lsrs	r2, r2, #1
 8003ea8:	3a01      	subs	r2, #1
 8003eaa:	0652      	lsls	r2, r2, #25
 8003eac:	4311      	orrs	r1, r2
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003eb2:	06d2      	lsls	r2, r2, #27
 8003eb4:	430a      	orrs	r2, r1
 8003eb6:	4912      	ldr	r1, [pc, #72]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ebc:	4b10      	ldr	r3, [pc, #64]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a0f      	ldr	r2, [pc, #60]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003ec2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ec6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ec8:	4b0d      	ldr	r3, [pc, #52]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003eca:	68db      	ldr	r3, [r3, #12]
 8003ecc:	4a0c      	ldr	r2, [pc, #48]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003ece:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ed2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ed4:	f7ff f8c4 	bl	8003060 <HAL_GetTick>
 8003ed8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eda:	e008      	b.n	8003eee <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003edc:	f7ff f8c0 	bl	8003060 <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e058      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eee:	4b04      	ldr	r3, [pc, #16]	; (8003f00 <HAL_RCC_OscConfig+0x778>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d0f0      	beq.n	8003edc <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003efa:	e050      	b.n	8003f9e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e04f      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
 8003f00:	40021000 	.word	0x40021000
 8003f04:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f08:	4b27      	ldr	r3, [pc, #156]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d144      	bne.n	8003f9e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003f14:	4b24      	ldr	r3, [pc, #144]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a23      	ldr	r2, [pc, #140]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003f20:	4b21      	ldr	r3, [pc, #132]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	4a20      	ldr	r2, [pc, #128]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f2c:	f7ff f898 	bl	8003060 <HAL_GetTick>
 8003f30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f32:	e008      	b.n	8003f46 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f34:	f7ff f894 	bl	8003060 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	2b02      	cmp	r3, #2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e02c      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f46:	4b18      	ldr	r3, [pc, #96]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d0f0      	beq.n	8003f34 <HAL_RCC_OscConfig+0x7ac>
 8003f52:	e024      	b.n	8003f9e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	2b0c      	cmp	r3, #12
 8003f58:	d01f      	beq.n	8003f9a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f5a:	4b13      	ldr	r3, [pc, #76]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a12      	ldr	r2, [pc, #72]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f60:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f66:	f7ff f87b 	bl	8003060 <HAL_GetTick>
 8003f6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f6c:	e008      	b.n	8003f80 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f6e:	f7ff f877 	bl	8003060 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e00f      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f80:	4b09      	ldr	r3, [pc, #36]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d1f0      	bne.n	8003f6e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003f8c:	4b06      	ldr	r3, [pc, #24]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f8e:	68da      	ldr	r2, [r3, #12]
 8003f90:	4905      	ldr	r1, [pc, #20]	; (8003fa8 <HAL_RCC_OscConfig+0x820>)
 8003f92:	4b06      	ldr	r3, [pc, #24]	; (8003fac <HAL_RCC_OscConfig+0x824>)
 8003f94:	4013      	ands	r3, r2
 8003f96:	60cb      	str	r3, [r1, #12]
 8003f98:	e001      	b.n	8003f9e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e000      	b.n	8003fa0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3720      	adds	r7, #32
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	40021000 	.word	0x40021000
 8003fac:	feeefffc 	.word	0xfeeefffc

08003fb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b084      	sub	sp, #16
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e0e7      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fc4:	4b75      	ldr	r3, [pc, #468]	; (800419c <HAL_RCC_ClockConfig+0x1ec>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0307 	and.w	r3, r3, #7
 8003fcc:	683a      	ldr	r2, [r7, #0]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d910      	bls.n	8003ff4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fd2:	4b72      	ldr	r3, [pc, #456]	; (800419c <HAL_RCC_ClockConfig+0x1ec>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f023 0207 	bic.w	r2, r3, #7
 8003fda:	4970      	ldr	r1, [pc, #448]	; (800419c <HAL_RCC_ClockConfig+0x1ec>)
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fe2:	4b6e      	ldr	r3, [pc, #440]	; (800419c <HAL_RCC_ClockConfig+0x1ec>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0307 	and.w	r3, r3, #7
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d001      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e0cf      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d010      	beq.n	8004022 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	689a      	ldr	r2, [r3, #8]
 8004004:	4b66      	ldr	r3, [pc, #408]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800400c:	429a      	cmp	r2, r3
 800400e:	d908      	bls.n	8004022 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004010:	4b63      	ldr	r3, [pc, #396]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	4960      	ldr	r1, [pc, #384]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 800401e:	4313      	orrs	r3, r2
 8004020:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	d04c      	beq.n	80040c8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	2b03      	cmp	r3, #3
 8004034:	d107      	bne.n	8004046 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004036:	4b5a      	ldr	r3, [pc, #360]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800403e:	2b00      	cmp	r3, #0
 8004040:	d121      	bne.n	8004086 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e0a6      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	2b02      	cmp	r3, #2
 800404c:	d107      	bne.n	800405e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800404e:	4b54      	ldr	r3, [pc, #336]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d115      	bne.n	8004086 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e09a      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d107      	bne.n	8004076 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004066:	4b4e      	ldr	r3, [pc, #312]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d109      	bne.n	8004086 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e08e      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004076:	4b4a      	ldr	r3, [pc, #296]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800407e:	2b00      	cmp	r3, #0
 8004080:	d101      	bne.n	8004086 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e086      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004086:	4b46      	ldr	r3, [pc, #280]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f023 0203 	bic.w	r2, r3, #3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	4943      	ldr	r1, [pc, #268]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004094:	4313      	orrs	r3, r2
 8004096:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004098:	f7fe ffe2 	bl	8003060 <HAL_GetTick>
 800409c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800409e:	e00a      	b.n	80040b6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040a0:	f7fe ffde 	bl	8003060 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e06e      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040b6:	4b3a      	ldr	r3, [pc, #232]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f003 020c 	and.w	r2, r3, #12
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d1eb      	bne.n	80040a0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d010      	beq.n	80040f6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	689a      	ldr	r2, [r3, #8]
 80040d8:	4b31      	ldr	r3, [pc, #196]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d208      	bcs.n	80040f6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e4:	4b2e      	ldr	r3, [pc, #184]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	492b      	ldr	r1, [pc, #172]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 80040f2:	4313      	orrs	r3, r2
 80040f4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040f6:	4b29      	ldr	r3, [pc, #164]	; (800419c <HAL_RCC_ClockConfig+0x1ec>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0307 	and.w	r3, r3, #7
 80040fe:	683a      	ldr	r2, [r7, #0]
 8004100:	429a      	cmp	r2, r3
 8004102:	d210      	bcs.n	8004126 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004104:	4b25      	ldr	r3, [pc, #148]	; (800419c <HAL_RCC_ClockConfig+0x1ec>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f023 0207 	bic.w	r2, r3, #7
 800410c:	4923      	ldr	r1, [pc, #140]	; (800419c <HAL_RCC_ClockConfig+0x1ec>)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	4313      	orrs	r3, r2
 8004112:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004114:	4b21      	ldr	r3, [pc, #132]	; (800419c <HAL_RCC_ClockConfig+0x1ec>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	683a      	ldr	r2, [r7, #0]
 800411e:	429a      	cmp	r2, r3
 8004120:	d001      	beq.n	8004126 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	e036      	b.n	8004194 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	2b00      	cmp	r3, #0
 8004130:	d008      	beq.n	8004144 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004132:	4b1b      	ldr	r3, [pc, #108]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	4918      	ldr	r1, [pc, #96]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004140:	4313      	orrs	r3, r2
 8004142:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0308 	and.w	r3, r3, #8
 800414c:	2b00      	cmp	r3, #0
 800414e:	d009      	beq.n	8004164 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004150:	4b13      	ldr	r3, [pc, #76]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	691b      	ldr	r3, [r3, #16]
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	4910      	ldr	r1, [pc, #64]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 8004160:	4313      	orrs	r3, r2
 8004162:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004164:	f000 f824 	bl	80041b0 <HAL_RCC_GetSysClockFreq>
 8004168:	4602      	mov	r2, r0
 800416a:	4b0d      	ldr	r3, [pc, #52]	; (80041a0 <HAL_RCC_ClockConfig+0x1f0>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	091b      	lsrs	r3, r3, #4
 8004170:	f003 030f 	and.w	r3, r3, #15
 8004174:	490b      	ldr	r1, [pc, #44]	; (80041a4 <HAL_RCC_ClockConfig+0x1f4>)
 8004176:	5ccb      	ldrb	r3, [r1, r3]
 8004178:	f003 031f 	and.w	r3, r3, #31
 800417c:	fa22 f303 	lsr.w	r3, r2, r3
 8004180:	4a09      	ldr	r2, [pc, #36]	; (80041a8 <HAL_RCC_ClockConfig+0x1f8>)
 8004182:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004184:	4b09      	ldr	r3, [pc, #36]	; (80041ac <HAL_RCC_ClockConfig+0x1fc>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4618      	mov	r0, r3
 800418a:	f7fe fd6d 	bl	8002c68 <HAL_InitTick>
 800418e:	4603      	mov	r3, r0
 8004190:	72fb      	strb	r3, [r7, #11]

  return status;
 8004192:	7afb      	ldrb	r3, [r7, #11]
}
 8004194:	4618      	mov	r0, r3
 8004196:	3710      	adds	r7, #16
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	40022000 	.word	0x40022000
 80041a0:	40021000 	.word	0x40021000
 80041a4:	0800d420 	.word	0x0800d420
 80041a8:	2000006c 	.word	0x2000006c
 80041ac:	20000070 	.word	0x20000070

080041b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b089      	sub	sp, #36	; 0x24
 80041b4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80041b6:	2300      	movs	r3, #0
 80041b8:	61fb      	str	r3, [r7, #28]
 80041ba:	2300      	movs	r3, #0
 80041bc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041be:	4b3e      	ldr	r3, [pc, #248]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 030c 	and.w	r3, r3, #12
 80041c6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041c8:	4b3b      	ldr	r3, [pc, #236]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	f003 0303 	and.w	r3, r3, #3
 80041d0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d005      	beq.n	80041e4 <HAL_RCC_GetSysClockFreq+0x34>
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	2b0c      	cmp	r3, #12
 80041dc:	d121      	bne.n	8004222 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d11e      	bne.n	8004222 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041e4:	4b34      	ldr	r3, [pc, #208]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0308 	and.w	r3, r3, #8
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d107      	bne.n	8004200 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041f0:	4b31      	ldr	r3, [pc, #196]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x108>)
 80041f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041f6:	0a1b      	lsrs	r3, r3, #8
 80041f8:	f003 030f 	and.w	r3, r3, #15
 80041fc:	61fb      	str	r3, [r7, #28]
 80041fe:	e005      	b.n	800420c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004200:	4b2d      	ldr	r3, [pc, #180]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800420c:	4a2b      	ldr	r2, [pc, #172]	; (80042bc <HAL_RCC_GetSysClockFreq+0x10c>)
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004214:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d10d      	bne.n	8004238 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004220:	e00a      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	2b04      	cmp	r3, #4
 8004226:	d102      	bne.n	800422e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004228:	4b25      	ldr	r3, [pc, #148]	; (80042c0 <HAL_RCC_GetSysClockFreq+0x110>)
 800422a:	61bb      	str	r3, [r7, #24]
 800422c:	e004      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	2b08      	cmp	r3, #8
 8004232:	d101      	bne.n	8004238 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004234:	4b23      	ldr	r3, [pc, #140]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x114>)
 8004236:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	2b0c      	cmp	r3, #12
 800423c:	d134      	bne.n	80042a8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800423e:	4b1e      	ldr	r3, [pc, #120]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	f003 0303 	and.w	r3, r3, #3
 8004246:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	2b02      	cmp	r3, #2
 800424c:	d003      	beq.n	8004256 <HAL_RCC_GetSysClockFreq+0xa6>
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	2b03      	cmp	r3, #3
 8004252:	d003      	beq.n	800425c <HAL_RCC_GetSysClockFreq+0xac>
 8004254:	e005      	b.n	8004262 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004256:	4b1a      	ldr	r3, [pc, #104]	; (80042c0 <HAL_RCC_GetSysClockFreq+0x110>)
 8004258:	617b      	str	r3, [r7, #20]
      break;
 800425a:	e005      	b.n	8004268 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800425c:	4b19      	ldr	r3, [pc, #100]	; (80042c4 <HAL_RCC_GetSysClockFreq+0x114>)
 800425e:	617b      	str	r3, [r7, #20]
      break;
 8004260:	e002      	b.n	8004268 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	617b      	str	r3, [r7, #20]
      break;
 8004266:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004268:	4b13      	ldr	r3, [pc, #76]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x108>)
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	091b      	lsrs	r3, r3, #4
 800426e:	f003 0307 	and.w	r3, r3, #7
 8004272:	3301      	adds	r3, #1
 8004274:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004276:	4b10      	ldr	r3, [pc, #64]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	0a1b      	lsrs	r3, r3, #8
 800427c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	fb03 f202 	mul.w	r2, r3, r2
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	fbb2 f3f3 	udiv	r3, r2, r3
 800428c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800428e:	4b0a      	ldr	r3, [pc, #40]	; (80042b8 <HAL_RCC_GetSysClockFreq+0x108>)
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	0e5b      	lsrs	r3, r3, #25
 8004294:	f003 0303 	and.w	r3, r3, #3
 8004298:	3301      	adds	r3, #1
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80042a8:	69bb      	ldr	r3, [r7, #24]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3724      	adds	r7, #36	; 0x24
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	40021000 	.word	0x40021000
 80042bc:	0800d438 	.word	0x0800d438
 80042c0:	00f42400 	.word	0x00f42400
 80042c4:	007a1200 	.word	0x007a1200

080042c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042c8:	b480      	push	{r7}
 80042ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042cc:	4b03      	ldr	r3, [pc, #12]	; (80042dc <HAL_RCC_GetHCLKFreq+0x14>)
 80042ce:	681b      	ldr	r3, [r3, #0]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	46bd      	mov	sp, r7
 80042d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	2000006c 	.word	0x2000006c

080042e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042e4:	f7ff fff0 	bl	80042c8 <HAL_RCC_GetHCLKFreq>
 80042e8:	4602      	mov	r2, r0
 80042ea:	4b06      	ldr	r3, [pc, #24]	; (8004304 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	0a1b      	lsrs	r3, r3, #8
 80042f0:	f003 0307 	and.w	r3, r3, #7
 80042f4:	4904      	ldr	r1, [pc, #16]	; (8004308 <HAL_RCC_GetPCLK1Freq+0x28>)
 80042f6:	5ccb      	ldrb	r3, [r1, r3]
 80042f8:	f003 031f 	and.w	r3, r3, #31
 80042fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004300:	4618      	mov	r0, r3
 8004302:	bd80      	pop	{r7, pc}
 8004304:	40021000 	.word	0x40021000
 8004308:	0800d430 	.word	0x0800d430

0800430c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004310:	f7ff ffda 	bl	80042c8 <HAL_RCC_GetHCLKFreq>
 8004314:	4602      	mov	r2, r0
 8004316:	4b06      	ldr	r3, [pc, #24]	; (8004330 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	0adb      	lsrs	r3, r3, #11
 800431c:	f003 0307 	and.w	r3, r3, #7
 8004320:	4904      	ldr	r1, [pc, #16]	; (8004334 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004322:	5ccb      	ldrb	r3, [r1, r3]
 8004324:	f003 031f 	and.w	r3, r3, #31
 8004328:	fa22 f303 	lsr.w	r3, r2, r3
}
 800432c:	4618      	mov	r0, r3
 800432e:	bd80      	pop	{r7, pc}
 8004330:	40021000 	.word	0x40021000
 8004334:	0800d430 	.word	0x0800d430

08004338 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004338:	b480      	push	{r7}
 800433a:	b083      	sub	sp, #12
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	220f      	movs	r2, #15
 8004346:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004348:	4b12      	ldr	r3, [pc, #72]	; (8004394 <HAL_RCC_GetClockConfig+0x5c>)
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	f003 0203 	and.w	r2, r3, #3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004354:	4b0f      	ldr	r3, [pc, #60]	; (8004394 <HAL_RCC_GetClockConfig+0x5c>)
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004360:	4b0c      	ldr	r3, [pc, #48]	; (8004394 <HAL_RCC_GetClockConfig+0x5c>)
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800436c:	4b09      	ldr	r3, [pc, #36]	; (8004394 <HAL_RCC_GetClockConfig+0x5c>)
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	08db      	lsrs	r3, r3, #3
 8004372:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800437a:	4b07      	ldr	r3, [pc, #28]	; (8004398 <HAL_RCC_GetClockConfig+0x60>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0207 	and.w	r2, r3, #7
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	601a      	str	r2, [r3, #0]
}
 8004386:	bf00      	nop
 8004388:	370c      	adds	r7, #12
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
 8004392:	bf00      	nop
 8004394:	40021000 	.word	0x40021000
 8004398:	40022000 	.word	0x40022000

0800439c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80043a4:	2300      	movs	r3, #0
 80043a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80043a8:	4b2a      	ldr	r3, [pc, #168]	; (8004454 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80043b4:	f7ff f984 	bl	80036c0 <HAL_PWREx_GetVoltageRange>
 80043b8:	6178      	str	r0, [r7, #20]
 80043ba:	e014      	b.n	80043e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80043bc:	4b25      	ldr	r3, [pc, #148]	; (8004454 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043c0:	4a24      	ldr	r2, [pc, #144]	; (8004454 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043c6:	6593      	str	r3, [r2, #88]	; 0x58
 80043c8:	4b22      	ldr	r3, [pc, #136]	; (8004454 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043d0:	60fb      	str	r3, [r7, #12]
 80043d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80043d4:	f7ff f974 	bl	80036c0 <HAL_PWREx_GetVoltageRange>
 80043d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80043da:	4b1e      	ldr	r3, [pc, #120]	; (8004454 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043de:	4a1d      	ldr	r2, [pc, #116]	; (8004454 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80043e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043e4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043ec:	d10b      	bne.n	8004406 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2b80      	cmp	r3, #128	; 0x80
 80043f2:	d919      	bls.n	8004428 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2ba0      	cmp	r3, #160	; 0xa0
 80043f8:	d902      	bls.n	8004400 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80043fa:	2302      	movs	r3, #2
 80043fc:	613b      	str	r3, [r7, #16]
 80043fe:	e013      	b.n	8004428 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004400:	2301      	movs	r3, #1
 8004402:	613b      	str	r3, [r7, #16]
 8004404:	e010      	b.n	8004428 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b80      	cmp	r3, #128	; 0x80
 800440a:	d902      	bls.n	8004412 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800440c:	2303      	movs	r3, #3
 800440e:	613b      	str	r3, [r7, #16]
 8004410:	e00a      	b.n	8004428 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b80      	cmp	r3, #128	; 0x80
 8004416:	d102      	bne.n	800441e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004418:	2302      	movs	r3, #2
 800441a:	613b      	str	r3, [r7, #16]
 800441c:	e004      	b.n	8004428 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b70      	cmp	r3, #112	; 0x70
 8004422:	d101      	bne.n	8004428 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004424:	2301      	movs	r3, #1
 8004426:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004428:	4b0b      	ldr	r3, [pc, #44]	; (8004458 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f023 0207 	bic.w	r2, r3, #7
 8004430:	4909      	ldr	r1, [pc, #36]	; (8004458 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	4313      	orrs	r3, r2
 8004436:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004438:	4b07      	ldr	r3, [pc, #28]	; (8004458 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0307 	and.w	r3, r3, #7
 8004440:	693a      	ldr	r2, [r7, #16]
 8004442:	429a      	cmp	r2, r3
 8004444:	d001      	beq.n	800444a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
 8004448:	e000      	b.n	800444c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800444a:	2300      	movs	r3, #0
}
 800444c:	4618      	mov	r0, r3
 800444e:	3718      	adds	r7, #24
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	40021000 	.word	0x40021000
 8004458:	40022000 	.word	0x40022000

0800445c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b086      	sub	sp, #24
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004464:	2300      	movs	r3, #0
 8004466:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004468:	2300      	movs	r3, #0
 800446a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004474:	2b00      	cmp	r3, #0
 8004476:	d031      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800447c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004480:	d01a      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004482:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004486:	d814      	bhi.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004488:	2b00      	cmp	r3, #0
 800448a:	d009      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800448c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004490:	d10f      	bne.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004492:	4b5d      	ldr	r3, [pc, #372]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	4a5c      	ldr	r2, [pc, #368]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800449c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800449e:	e00c      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3304      	adds	r3, #4
 80044a4:	2100      	movs	r1, #0
 80044a6:	4618      	mov	r0, r3
 80044a8:	f000 f9de 	bl	8004868 <RCCEx_PLLSAI1_Config>
 80044ac:	4603      	mov	r3, r0
 80044ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80044b0:	e003      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	74fb      	strb	r3, [r7, #19]
      break;
 80044b6:	e000      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80044b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80044ba:	7cfb      	ldrb	r3, [r7, #19]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d10b      	bne.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044c0:	4b51      	ldr	r3, [pc, #324]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044c6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044ce:	494e      	ldr	r1, [pc, #312]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80044d6:	e001      	b.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044d8:	7cfb      	ldrb	r3, [r7, #19]
 80044da:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f000 809e 	beq.w	8004626 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044ea:	2300      	movs	r3, #0
 80044ec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80044ee:	4b46      	ldr	r3, [pc, #280]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d101      	bne.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80044fa:	2301      	movs	r3, #1
 80044fc:	e000      	b.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80044fe:	2300      	movs	r3, #0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d00d      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004504:	4b40      	ldr	r3, [pc, #256]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004506:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004508:	4a3f      	ldr	r2, [pc, #252]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800450a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800450e:	6593      	str	r3, [r2, #88]	; 0x58
 8004510:	4b3d      	ldr	r3, [pc, #244]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004514:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004518:	60bb      	str	r3, [r7, #8]
 800451a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800451c:	2301      	movs	r3, #1
 800451e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004520:	4b3a      	ldr	r3, [pc, #232]	; (800460c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a39      	ldr	r2, [pc, #228]	; (800460c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004526:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800452a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800452c:	f7fe fd98 	bl	8003060 <HAL_GetTick>
 8004530:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004532:	e009      	b.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004534:	f7fe fd94 	bl	8003060 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d902      	bls.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	74fb      	strb	r3, [r7, #19]
        break;
 8004546:	e005      	b.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004548:	4b30      	ldr	r3, [pc, #192]	; (800460c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004550:	2b00      	cmp	r3, #0
 8004552:	d0ef      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004554:	7cfb      	ldrb	r3, [r7, #19]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d15a      	bne.n	8004610 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800455a:	4b2b      	ldr	r3, [pc, #172]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800455c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004560:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004564:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d01e      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	429a      	cmp	r2, r3
 8004574:	d019      	beq.n	80045aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004576:	4b24      	ldr	r3, [pc, #144]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004578:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800457c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004580:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004582:	4b21      	ldr	r3, [pc, #132]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004588:	4a1f      	ldr	r2, [pc, #124]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800458a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800458e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004592:	4b1d      	ldr	r3, [pc, #116]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004594:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004598:	4a1b      	ldr	r2, [pc, #108]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800459a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800459e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80045a2:	4a19      	ldr	r2, [pc, #100]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045a4:	697b      	ldr	r3, [r7, #20]
 80045a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	f003 0301 	and.w	r3, r3, #1
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d016      	beq.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b4:	f7fe fd54 	bl	8003060 <HAL_GetTick>
 80045b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045ba:	e00b      	b.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045bc:	f7fe fd50 	bl	8003060 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d902      	bls.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80045ce:	2303      	movs	r3, #3
 80045d0:	74fb      	strb	r3, [r7, #19]
            break;
 80045d2:	e006      	b.n	80045e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045d4:	4b0c      	ldr	r3, [pc, #48]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045da:	f003 0302 	and.w	r3, r3, #2
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d0ec      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80045e2:	7cfb      	ldrb	r3, [r7, #19]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d10b      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80045e8:	4b07      	ldr	r3, [pc, #28]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045f6:	4904      	ldr	r1, [pc, #16]	; (8004608 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80045f8:	4313      	orrs	r3, r2
 80045fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80045fe:	e009      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004600:	7cfb      	ldrb	r3, [r7, #19]
 8004602:	74bb      	strb	r3, [r7, #18]
 8004604:	e006      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004606:	bf00      	nop
 8004608:	40021000 	.word	0x40021000
 800460c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004610:	7cfb      	ldrb	r3, [r7, #19]
 8004612:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004614:	7c7b      	ldrb	r3, [r7, #17]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d105      	bne.n	8004626 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800461a:	4b8a      	ldr	r3, [pc, #552]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800461c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800461e:	4a89      	ldr	r2, [pc, #548]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004624:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f003 0301 	and.w	r3, r3, #1
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00a      	beq.n	8004648 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004632:	4b84      	ldr	r3, [pc, #528]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004634:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004638:	f023 0203 	bic.w	r2, r3, #3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	4980      	ldr	r1, [pc, #512]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004642:	4313      	orrs	r3, r2
 8004644:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d00a      	beq.n	800466a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004654:	4b7b      	ldr	r3, [pc, #492]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800465a:	f023 020c 	bic.w	r2, r3, #12
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004662:	4978      	ldr	r1, [pc, #480]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004664:	4313      	orrs	r3, r2
 8004666:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f003 0320 	and.w	r3, r3, #32
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00a      	beq.n	800468c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004676:	4b73      	ldr	r3, [pc, #460]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004678:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800467c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004684:	496f      	ldr	r1, [pc, #444]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004686:	4313      	orrs	r3, r2
 8004688:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00a      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004698:	4b6a      	ldr	r3, [pc, #424]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800469a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800469e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046a6:	4967      	ldr	r1, [pc, #412]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046a8:	4313      	orrs	r3, r2
 80046aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00a      	beq.n	80046d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80046ba:	4b62      	ldr	r3, [pc, #392]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046c0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c8:	495e      	ldr	r1, [pc, #376]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046ca:	4313      	orrs	r3, r2
 80046cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d00a      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80046dc:	4b59      	ldr	r3, [pc, #356]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046e2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ea:	4956      	ldr	r1, [pc, #344]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046ec:	4313      	orrs	r3, r2
 80046ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00a      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046fe:	4b51      	ldr	r3, [pc, #324]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004700:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004704:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800470c:	494d      	ldr	r1, [pc, #308]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800470e:	4313      	orrs	r3, r2
 8004710:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800471c:	2b00      	cmp	r3, #0
 800471e:	d028      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004720:	4b48      	ldr	r3, [pc, #288]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004722:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004726:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472e:	4945      	ldr	r1, [pc, #276]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004730:	4313      	orrs	r3, r2
 8004732:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800473e:	d106      	bne.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004740:	4b40      	ldr	r3, [pc, #256]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	4a3f      	ldr	r2, [pc, #252]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004746:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800474a:	60d3      	str	r3, [r2, #12]
 800474c:	e011      	b.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004752:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004756:	d10c      	bne.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	3304      	adds	r3, #4
 800475c:	2101      	movs	r1, #1
 800475e:	4618      	mov	r0, r3
 8004760:	f000 f882 	bl	8004868 <RCCEx_PLLSAI1_Config>
 8004764:	4603      	mov	r3, r0
 8004766:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004768:	7cfb      	ldrb	r3, [r7, #19]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800476e:	7cfb      	ldrb	r3, [r7, #19]
 8004770:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d028      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800477e:	4b31      	ldr	r3, [pc, #196]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004780:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004784:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800478c:	492d      	ldr	r1, [pc, #180]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800478e:	4313      	orrs	r3, r2
 8004790:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004798:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800479c:	d106      	bne.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800479e:	4b29      	ldr	r3, [pc, #164]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	4a28      	ldr	r2, [pc, #160]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80047a8:	60d3      	str	r3, [r2, #12]
 80047aa:	e011      	b.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80047b4:	d10c      	bne.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	3304      	adds	r3, #4
 80047ba:	2101      	movs	r1, #1
 80047bc:	4618      	mov	r0, r3
 80047be:	f000 f853 	bl	8004868 <RCCEx_PLLSAI1_Config>
 80047c2:	4603      	mov	r3, r0
 80047c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047c6:	7cfb      	ldrb	r3, [r7, #19]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d001      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80047cc:	7cfb      	ldrb	r3, [r7, #19]
 80047ce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d01c      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047dc:	4b19      	ldr	r3, [pc, #100]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047e2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047ea:	4916      	ldr	r1, [pc, #88]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80047ec:	4313      	orrs	r3, r2
 80047ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047f6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047fa:	d10c      	bne.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	3304      	adds	r3, #4
 8004800:	2102      	movs	r1, #2
 8004802:	4618      	mov	r0, r3
 8004804:	f000 f830 	bl	8004868 <RCCEx_PLLSAI1_Config>
 8004808:	4603      	mov	r3, r0
 800480a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800480c:	7cfb      	ldrb	r3, [r7, #19]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8004812:	7cfb      	ldrb	r3, [r7, #19]
 8004814:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00a      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004822:	4b08      	ldr	r3, [pc, #32]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004824:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004828:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004830:	4904      	ldr	r1, [pc, #16]	; (8004844 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004832:	4313      	orrs	r3, r2
 8004834:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004838:	7cbb      	ldrb	r3, [r7, #18]
}
 800483a:	4618      	mov	r0, r3
 800483c:	3718      	adds	r7, #24
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	40021000 	.word	0x40021000

08004848 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800484c:	4b05      	ldr	r3, [pc, #20]	; (8004864 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a04      	ldr	r2, [pc, #16]	; (8004864 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004852:	f043 0304 	orr.w	r3, r3, #4
 8004856:	6013      	str	r3, [r2, #0]
}
 8004858:	bf00      	nop
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	40021000 	.word	0x40021000

08004868 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004872:	2300      	movs	r3, #0
 8004874:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004876:	4b74      	ldr	r3, [pc, #464]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	2b00      	cmp	r3, #0
 8004880:	d018      	beq.n	80048b4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004882:	4b71      	ldr	r3, [pc, #452]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f003 0203 	and.w	r2, r3, #3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	429a      	cmp	r2, r3
 8004890:	d10d      	bne.n	80048ae <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
       ||
 8004896:	2b00      	cmp	r3, #0
 8004898:	d009      	beq.n	80048ae <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800489a:	4b6b      	ldr	r3, [pc, #428]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	091b      	lsrs	r3, r3, #4
 80048a0:	f003 0307 	and.w	r3, r3, #7
 80048a4:	1c5a      	adds	r2, r3, #1
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
       ||
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d047      	beq.n	800493e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	73fb      	strb	r3, [r7, #15]
 80048b2:	e044      	b.n	800493e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	2b03      	cmp	r3, #3
 80048ba:	d018      	beq.n	80048ee <RCCEx_PLLSAI1_Config+0x86>
 80048bc:	2b03      	cmp	r3, #3
 80048be:	d825      	bhi.n	800490c <RCCEx_PLLSAI1_Config+0xa4>
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d002      	beq.n	80048ca <RCCEx_PLLSAI1_Config+0x62>
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d009      	beq.n	80048dc <RCCEx_PLLSAI1_Config+0x74>
 80048c8:	e020      	b.n	800490c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80048ca:	4b5f      	ldr	r3, [pc, #380]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0302 	and.w	r3, r3, #2
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d11d      	bne.n	8004912 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048da:	e01a      	b.n	8004912 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80048dc:	4b5a      	ldr	r3, [pc, #360]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d116      	bne.n	8004916 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80048ec:	e013      	b.n	8004916 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80048ee:	4b56      	ldr	r3, [pc, #344]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10f      	bne.n	800491a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80048fa:	4b53      	ldr	r3, [pc, #332]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004902:	2b00      	cmp	r3, #0
 8004904:	d109      	bne.n	800491a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800490a:	e006      	b.n	800491a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	73fb      	strb	r3, [r7, #15]
      break;
 8004910:	e004      	b.n	800491c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004912:	bf00      	nop
 8004914:	e002      	b.n	800491c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004916:	bf00      	nop
 8004918:	e000      	b.n	800491c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800491a:	bf00      	nop
    }

    if(status == HAL_OK)
 800491c:	7bfb      	ldrb	r3, [r7, #15]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d10d      	bne.n	800493e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004922:	4b49      	ldr	r3, [pc, #292]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004924:	68db      	ldr	r3, [r3, #12]
 8004926:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6819      	ldr	r1, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	3b01      	subs	r3, #1
 8004934:	011b      	lsls	r3, r3, #4
 8004936:	430b      	orrs	r3, r1
 8004938:	4943      	ldr	r1, [pc, #268]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 800493a:	4313      	orrs	r3, r2
 800493c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800493e:	7bfb      	ldrb	r3, [r7, #15]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d17c      	bne.n	8004a3e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004944:	4b40      	ldr	r3, [pc, #256]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a3f      	ldr	r2, [pc, #252]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 800494a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800494e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004950:	f7fe fb86 	bl	8003060 <HAL_GetTick>
 8004954:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004956:	e009      	b.n	800496c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004958:	f7fe fb82 	bl	8003060 <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	2b02      	cmp	r3, #2
 8004964:	d902      	bls.n	800496c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	73fb      	strb	r3, [r7, #15]
        break;
 800496a:	e005      	b.n	8004978 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800496c:	4b36      	ldr	r3, [pc, #216]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004974:	2b00      	cmp	r3, #0
 8004976:	d1ef      	bne.n	8004958 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004978:	7bfb      	ldrb	r3, [r7, #15]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d15f      	bne.n	8004a3e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d110      	bne.n	80049a6 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004984:	4b30      	ldr	r3, [pc, #192]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800498c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004990:	687a      	ldr	r2, [r7, #4]
 8004992:	6892      	ldr	r2, [r2, #8]
 8004994:	0211      	lsls	r1, r2, #8
 8004996:	687a      	ldr	r2, [r7, #4]
 8004998:	68d2      	ldr	r2, [r2, #12]
 800499a:	06d2      	lsls	r2, r2, #27
 800499c:	430a      	orrs	r2, r1
 800499e:	492a      	ldr	r1, [pc, #168]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049a0:	4313      	orrs	r3, r2
 80049a2:	610b      	str	r3, [r1, #16]
 80049a4:	e027      	b.n	80049f6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d112      	bne.n	80049d2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049ac:	4b26      	ldr	r3, [pc, #152]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049ae:	691b      	ldr	r3, [r3, #16]
 80049b0:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80049b4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	6892      	ldr	r2, [r2, #8]
 80049bc:	0211      	lsls	r1, r2, #8
 80049be:	687a      	ldr	r2, [r7, #4]
 80049c0:	6912      	ldr	r2, [r2, #16]
 80049c2:	0852      	lsrs	r2, r2, #1
 80049c4:	3a01      	subs	r2, #1
 80049c6:	0552      	lsls	r2, r2, #21
 80049c8:	430a      	orrs	r2, r1
 80049ca:	491f      	ldr	r1, [pc, #124]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049cc:	4313      	orrs	r3, r2
 80049ce:	610b      	str	r3, [r1, #16]
 80049d0:	e011      	b.n	80049f6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80049d2:	4b1d      	ldr	r3, [pc, #116]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049d4:	691b      	ldr	r3, [r3, #16]
 80049d6:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80049da:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	6892      	ldr	r2, [r2, #8]
 80049e2:	0211      	lsls	r1, r2, #8
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	6952      	ldr	r2, [r2, #20]
 80049e8:	0852      	lsrs	r2, r2, #1
 80049ea:	3a01      	subs	r2, #1
 80049ec:	0652      	lsls	r2, r2, #25
 80049ee:	430a      	orrs	r2, r1
 80049f0:	4915      	ldr	r1, [pc, #84]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80049f6:	4b14      	ldr	r3, [pc, #80]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a13      	ldr	r2, [pc, #76]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049fc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a00:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a02:	f7fe fb2d 	bl	8003060 <HAL_GetTick>
 8004a06:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a08:	e009      	b.n	8004a1e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004a0a:	f7fe fb29 	bl	8003060 <HAL_GetTick>
 8004a0e:	4602      	mov	r2, r0
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	2b02      	cmp	r3, #2
 8004a16:	d902      	bls.n	8004a1e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	73fb      	strb	r3, [r7, #15]
          break;
 8004a1c:	e005      	b.n	8004a2a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004a1e:	4b0a      	ldr	r3, [pc, #40]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0ef      	beq.n	8004a0a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004a2a:	7bfb      	ldrb	r3, [r7, #15]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d106      	bne.n	8004a3e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004a30:	4b05      	ldr	r3, [pc, #20]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a32:	691a      	ldr	r2, [r3, #16]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	4903      	ldr	r1, [pc, #12]	; (8004a48 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3710      	adds	r7, #16
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	40021000 	.word	0x40021000

08004a4c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d079      	beq.n	8004b52 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d106      	bne.n	8004a78 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f7fd fff2 	bl	8002a5c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68db      	ldr	r3, [r3, #12]
 8004a86:	f003 0310 	and.w	r3, r3, #16
 8004a8a:	2b10      	cmp	r3, #16
 8004a8c:	d058      	beq.n	8004b40 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	22ca      	movs	r2, #202	; 0xca
 8004a94:	625a      	str	r2, [r3, #36]	; 0x24
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2253      	movs	r2, #83	; 0x53
 8004a9c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004a9e:	6878      	ldr	r0, [r7, #4]
 8004aa0:	f000 f880 	bl	8004ba4 <RTC_EnterInitMode>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004aa8:	7bfb      	ldrb	r3, [r7, #15]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d127      	bne.n	8004afe <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	6812      	ldr	r2, [r2, #0]
 8004ab8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004abc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ac0:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	6899      	ldr	r1, [r3, #8]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685a      	ldr	r2, [r3, #4]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	431a      	orrs	r2, r3
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	699b      	ldr	r3, [r3, #24]
 8004ad6:	431a      	orrs	r2, r3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	430a      	orrs	r2, r1
 8004ade:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	687a      	ldr	r2, [r7, #4]
 8004ae6:	68d2      	ldr	r2, [r2, #12]
 8004ae8:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	6919      	ldr	r1, [r3, #16]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	041a      	lsls	r2, r3, #16
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	430a      	orrs	r2, r1
 8004afc:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004afe:	6878      	ldr	r0, [r7, #4]
 8004b00:	f000 f884 	bl	8004c0c <RTC_ExitInitMode>
 8004b04:	4603      	mov	r3, r0
 8004b06:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004b08:	7bfb      	ldrb	r3, [r7, #15]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d113      	bne.n	8004b36 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f022 0203 	bic.w	r2, r2, #3
 8004b1c:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	69da      	ldr	r2, [r3, #28]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	695b      	ldr	r3, [r3, #20]
 8004b2c:	431a      	orrs	r2, r3
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	430a      	orrs	r2, r1
 8004b34:	64da      	str	r2, [r3, #76]	; 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	22ff      	movs	r2, #255	; 0xff
 8004b3c:	625a      	str	r2, [r3, #36]	; 0x24
 8004b3e:	e001      	b.n	8004b44 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004b40:	2300      	movs	r3, #0
 8004b42:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004b44:	7bfb      	ldrb	r3, [r7, #15]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d103      	bne.n	8004b52 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  return status;
 8004b52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a0d      	ldr	r2, [pc, #52]	; (8004ba0 <HAL_RTC_WaitForSynchro+0x44>)
 8004b6a:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004b6c:	f7fe fa78 	bl	8003060 <HAL_GetTick>
 8004b70:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004b72:	e009      	b.n	8004b88 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004b74:	f7fe fa74 	bl	8003060 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b82:	d901      	bls.n	8004b88 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e007      	b.n	8004b98 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	f003 0320 	and.w	r3, r3, #32
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d0ee      	beq.n	8004b74 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3710      	adds	r7, #16
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}
 8004ba0:	0003ff5f 	.word	0x0003ff5f

08004ba4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bac:	2300      	movs	r3, #0
 8004bae:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	68db      	ldr	r3, [r3, #12]
 8004bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d120      	bne.n	8004c00 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8004bc6:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004bc8:	f7fe fa4a 	bl	8003060 <HAL_GetTick>
 8004bcc:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004bce:	e00d      	b.n	8004bec <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004bd0:	f7fe fa46 	bl	8003060 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bde:	d905      	bls.n	8004bec <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2203      	movs	r2, #3
 8004be8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d102      	bne.n	8004c00 <RTC_EnterInitMode+0x5c>
 8004bfa:	7bfb      	ldrb	r3, [r7, #15]
 8004bfc:	2b03      	cmp	r3, #3
 8004bfe:	d1e7      	bne.n	8004bd0 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3710      	adds	r7, #16
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
	...

08004c0c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b084      	sub	sp, #16
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c14:	2300      	movs	r3, #0
 8004c16:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004c18:	4b1a      	ldr	r3, [pc, #104]	; (8004c84 <RTC_ExitInitMode+0x78>)
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	4a19      	ldr	r2, [pc, #100]	; (8004c84 <RTC_ExitInitMode+0x78>)
 8004c1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c22:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004c24:	4b17      	ldr	r3, [pc, #92]	; (8004c84 <RTC_ExitInitMode+0x78>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f003 0320 	and.w	r3, r3, #32
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d10c      	bne.n	8004c4a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f7ff ff93 	bl	8004b5c <HAL_RTC_WaitForSynchro>
 8004c36:	4603      	mov	r3, r0
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d01e      	beq.n	8004c7a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2203      	movs	r2, #3
 8004c40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	73fb      	strb	r3, [r7, #15]
 8004c48:	e017      	b.n	8004c7a <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004c4a:	4b0e      	ldr	r3, [pc, #56]	; (8004c84 <RTC_ExitInitMode+0x78>)
 8004c4c:	689b      	ldr	r3, [r3, #8]
 8004c4e:	4a0d      	ldr	r2, [pc, #52]	; (8004c84 <RTC_ExitInitMode+0x78>)
 8004c50:	f023 0320 	bic.w	r3, r3, #32
 8004c54:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7ff ff80 	bl	8004b5c <HAL_RTC_WaitForSynchro>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d005      	beq.n	8004c6e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2203      	movs	r2, #3
 8004c66:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004c6e:	4b05      	ldr	r3, [pc, #20]	; (8004c84 <RTC_ExitInitMode+0x78>)
 8004c70:	689b      	ldr	r3, [r3, #8]
 8004c72:	4a04      	ldr	r2, [pc, #16]	; (8004c84 <RTC_ExitInitMode+0x78>)
 8004c74:	f043 0320 	orr.w	r3, r3, #32
 8004c78:	6093      	str	r3, [r2, #8]
  }

  return status;
 8004c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	40002800 	.word	0x40002800

08004c88 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e095      	b.n	8004dc6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d108      	bne.n	8004cb4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004caa:	d009      	beq.n	8004cc0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	61da      	str	r2, [r3, #28]
 8004cb2:	e005      	b.n	8004cc0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d106      	bne.n	8004ce0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7fd feee 	bl	8002abc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2202      	movs	r2, #2
 8004ce4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004cf6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d00:	d902      	bls.n	8004d08 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004d02:	2300      	movs	r3, #0
 8004d04:	60fb      	str	r3, [r7, #12]
 8004d06:	e002      	b.n	8004d0e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004d08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d0c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004d16:	d007      	beq.n	8004d28 <HAL_SPI_Init+0xa0>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d20:	d002      	beq.n	8004d28 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	689b      	ldr	r3, [r3, #8]
 8004d34:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	431a      	orrs	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	695b      	ldr	r3, [r3, #20]
 8004d48:	f003 0301 	and.w	r3, r3, #1
 8004d4c:	431a      	orrs	r2, r3
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	69db      	ldr	r3, [r3, #28]
 8004d5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004d60:	431a      	orrs	r2, r3
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d6a:	ea42 0103 	orr.w	r1, r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d72:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	430a      	orrs	r2, r1
 8004d7c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	0c1b      	lsrs	r3, r3, #16
 8004d84:	f003 0204 	and.w	r2, r3, #4
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d8c:	f003 0310 	and.w	r3, r3, #16
 8004d90:	431a      	orrs	r2, r3
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d96:	f003 0308 	and.w	r3, r3, #8
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004da4:	ea42 0103 	orr.w	r1, r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	430a      	orrs	r2, r1
 8004db4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004dc4:	2300      	movs	r3, #0
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3710      	adds	r7, #16
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}

08004dce <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dce:	b580      	push	{r7, lr}
 8004dd0:	b088      	sub	sp, #32
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	60f8      	str	r0, [r7, #12]
 8004dd6:	60b9      	str	r1, [r7, #8]
 8004dd8:	603b      	str	r3, [r7, #0]
 8004dda:	4613      	mov	r3, r2
 8004ddc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004dde:	2300      	movs	r3, #0
 8004de0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d101      	bne.n	8004df0 <HAL_SPI_Transmit+0x22>
 8004dec:	2302      	movs	r3, #2
 8004dee:	e15f      	b.n	80050b0 <HAL_SPI_Transmit+0x2e2>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004df8:	f7fe f932 	bl	8003060 <HAL_GetTick>
 8004dfc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004dfe:	88fb      	ldrh	r3, [r7, #6]
 8004e00:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d002      	beq.n	8004e14 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004e0e:	2302      	movs	r3, #2
 8004e10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e12:	e148      	b.n	80050a6 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d002      	beq.n	8004e20 <HAL_SPI_Transmit+0x52>
 8004e1a:	88fb      	ldrh	r3, [r7, #6]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d102      	bne.n	8004e26 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e24:	e13f      	b.n	80050a6 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2203      	movs	r2, #3
 8004e2a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	88fa      	ldrh	r2, [r7, #6]
 8004e3e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	88fa      	ldrh	r2, [r7, #6]
 8004e44:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	2200      	movs	r2, #0
 8004e58:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e70:	d10f      	bne.n	8004e92 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e80:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e90:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e9c:	2b40      	cmp	r3, #64	; 0x40
 8004e9e:	d007      	beq.n	8004eb0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004eae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004eb8:	d94f      	bls.n	8004f5a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d002      	beq.n	8004ec8 <HAL_SPI_Transmit+0xfa>
 8004ec2:	8afb      	ldrh	r3, [r7, #22]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d142      	bne.n	8004f4e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ecc:	881a      	ldrh	r2, [r3, #0]
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ed8:	1c9a      	adds	r2, r3, #2
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	b29a      	uxth	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004eec:	e02f      	b.n	8004f4e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d112      	bne.n	8004f22 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f00:	881a      	ldrh	r2, [r3, #0]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f0c:	1c9a      	adds	r2, r3, #2
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f20:	e015      	b.n	8004f4e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f22:	f7fe f89d 	bl	8003060 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d803      	bhi.n	8004f3a <HAL_SPI_Transmit+0x16c>
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f38:	d102      	bne.n	8004f40 <HAL_SPI_Transmit+0x172>
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d106      	bne.n	8004f4e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004f40:	2303      	movs	r3, #3
 8004f42:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8004f4c:	e0ab      	b.n	80050a6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1ca      	bne.n	8004eee <HAL_SPI_Transmit+0x120>
 8004f58:	e080      	b.n	800505c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d002      	beq.n	8004f68 <HAL_SPI_Transmit+0x19a>
 8004f62:	8afb      	ldrh	r3, [r7, #22]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d174      	bne.n	8005052 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f6c:	b29b      	uxth	r3, r3
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d912      	bls.n	8004f98 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f76:	881a      	ldrh	r2, [r3, #0]
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f82:	1c9a      	adds	r2, r3, #2
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004f8c:	b29b      	uxth	r3, r3
 8004f8e:	3b02      	subs	r3, #2
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004f96:	e05c      	b.n	8005052 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	330c      	adds	r3, #12
 8004fa2:	7812      	ldrb	r2, [r2, #0]
 8004fa4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004faa:	1c5a      	adds	r2, r3, #1
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004fbe:	e048      	b.n	8005052 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	689b      	ldr	r3, [r3, #8]
 8004fc6:	f003 0302 	and.w	r3, r3, #2
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d12b      	bne.n	8005026 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004fd2:	b29b      	uxth	r3, r3
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d912      	bls.n	8004ffe <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fdc:	881a      	ldrh	r2, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe8:	1c9a      	adds	r2, r3, #2
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	3b02      	subs	r3, #2
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ffc:	e029      	b.n	8005052 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	330c      	adds	r3, #12
 8005008:	7812      	ldrb	r2, [r2, #0]
 800500a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005010:	1c5a      	adds	r2, r3, #1
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800501a:	b29b      	uxth	r3, r3
 800501c:	3b01      	subs	r3, #1
 800501e:	b29a      	uxth	r2, r3
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005024:	e015      	b.n	8005052 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005026:	f7fe f81b 	bl	8003060 <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	683a      	ldr	r2, [r7, #0]
 8005032:	429a      	cmp	r2, r3
 8005034:	d803      	bhi.n	800503e <HAL_SPI_Transmit+0x270>
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503c:	d102      	bne.n	8005044 <HAL_SPI_Transmit+0x276>
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d106      	bne.n	8005052 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2201      	movs	r2, #1
 800504c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005050:	e029      	b.n	80050a6 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005056:	b29b      	uxth	r3, r3
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1b1      	bne.n	8004fc0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	6839      	ldr	r1, [r7, #0]
 8005060:	68f8      	ldr	r0, [r7, #12]
 8005062:	f000 fb69 	bl	8005738 <SPI_EndRxTxTransaction>
 8005066:	4603      	mov	r3, r0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2220      	movs	r2, #32
 8005070:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	689b      	ldr	r3, [r3, #8]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d10a      	bne.n	8005090 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800507a:	2300      	movs	r3, #0
 800507c:	613b      	str	r3, [r7, #16]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	613b      	str	r3, [r7, #16]
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	613b      	str	r3, [r7, #16]
 800508e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005094:	2b00      	cmp	r3, #0
 8005096:	d002      	beq.n	800509e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	77fb      	strb	r3, [r7, #31]
 800509c:	e003      	b.n	80050a6 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80050ae:	7ffb      	ldrb	r3, [r7, #31]
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3720      	adds	r7, #32
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b08a      	sub	sp, #40	; 0x28
 80050bc:	af00      	add	r7, sp, #0
 80050be:	60f8      	str	r0, [r7, #12]
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	607a      	str	r2, [r7, #4]
 80050c4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80050c6:	2301      	movs	r3, #1
 80050c8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80050ca:	2300      	movs	r3, #0
 80050cc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80050d6:	2b01      	cmp	r3, #1
 80050d8:	d101      	bne.n	80050de <HAL_SPI_TransmitReceive+0x26>
 80050da:	2302      	movs	r3, #2
 80050dc:	e20a      	b.n	80054f4 <HAL_SPI_TransmitReceive+0x43c>
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050e6:	f7fd ffbb 	bl	8003060 <HAL_GetTick>
 80050ea:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80050f2:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80050fa:	887b      	ldrh	r3, [r7, #2]
 80050fc:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80050fe:	887b      	ldrh	r3, [r7, #2]
 8005100:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005102:	7efb      	ldrb	r3, [r7, #27]
 8005104:	2b01      	cmp	r3, #1
 8005106:	d00e      	beq.n	8005126 <HAL_SPI_TransmitReceive+0x6e>
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800510e:	d106      	bne.n	800511e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d102      	bne.n	800511e <HAL_SPI_TransmitReceive+0x66>
 8005118:	7efb      	ldrb	r3, [r7, #27]
 800511a:	2b04      	cmp	r3, #4
 800511c:	d003      	beq.n	8005126 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800511e:	2302      	movs	r3, #2
 8005120:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005124:	e1e0      	b.n	80054e8 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d005      	beq.n	8005138 <HAL_SPI_TransmitReceive+0x80>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <HAL_SPI_TransmitReceive+0x80>
 8005132:	887b      	ldrh	r3, [r7, #2]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d103      	bne.n	8005140 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800513e:	e1d3      	b.n	80054e8 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b04      	cmp	r3, #4
 800514a:	d003      	beq.n	8005154 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2205      	movs	r2, #5
 8005150:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2200      	movs	r2, #0
 8005158:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	887a      	ldrh	r2, [r7, #2]
 8005164:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	887a      	ldrh	r2, [r7, #2]
 800516c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	68ba      	ldr	r2, [r7, #8]
 8005174:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	887a      	ldrh	r2, [r7, #2]
 800517a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	887a      	ldrh	r2, [r7, #2]
 8005180:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2200      	movs	r2, #0
 8005186:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	68db      	ldr	r3, [r3, #12]
 8005192:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005196:	d802      	bhi.n	800519e <HAL_SPI_TransmitReceive+0xe6>
 8005198:	8a3b      	ldrh	r3, [r7, #16]
 800519a:	2b01      	cmp	r3, #1
 800519c:	d908      	bls.n	80051b0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	685a      	ldr	r2, [r3, #4]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80051ac:	605a      	str	r2, [r3, #4]
 80051ae:	e007      	b.n	80051c0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685a      	ldr	r2, [r3, #4]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80051be:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051ca:	2b40      	cmp	r3, #64	; 0x40
 80051cc:	d007      	beq.n	80051de <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80051dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80051e6:	f240 8081 	bls.w	80052ec <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d002      	beq.n	80051f8 <HAL_SPI_TransmitReceive+0x140>
 80051f2:	8a7b      	ldrh	r3, [r7, #18]
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d16d      	bne.n	80052d4 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051fc:	881a      	ldrh	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005208:	1c9a      	adds	r2, r3, #2
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005212:	b29b      	uxth	r3, r3
 8005214:	3b01      	subs	r3, #1
 8005216:	b29a      	uxth	r2, r3
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800521c:	e05a      	b.n	80052d4 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	f003 0302 	and.w	r3, r3, #2
 8005228:	2b02      	cmp	r3, #2
 800522a:	d11b      	bne.n	8005264 <HAL_SPI_TransmitReceive+0x1ac>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005230:	b29b      	uxth	r3, r3
 8005232:	2b00      	cmp	r3, #0
 8005234:	d016      	beq.n	8005264 <HAL_SPI_TransmitReceive+0x1ac>
 8005236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005238:	2b01      	cmp	r3, #1
 800523a:	d113      	bne.n	8005264 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005240:	881a      	ldrh	r2, [r3, #0]
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800524c:	1c9a      	adds	r2, r3, #2
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005256:	b29b      	uxth	r3, r3
 8005258:	3b01      	subs	r3, #1
 800525a:	b29a      	uxth	r2, r3
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005260:	2300      	movs	r3, #0
 8005262:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f003 0301 	and.w	r3, r3, #1
 800526e:	2b01      	cmp	r3, #1
 8005270:	d11c      	bne.n	80052ac <HAL_SPI_TransmitReceive+0x1f4>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005278:	b29b      	uxth	r3, r3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d016      	beq.n	80052ac <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	68da      	ldr	r2, [r3, #12]
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005288:	b292      	uxth	r2, r2
 800528a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005290:	1c9a      	adds	r2, r3, #2
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800529c:	b29b      	uxth	r3, r3
 800529e:	3b01      	subs	r3, #1
 80052a0:	b29a      	uxth	r2, r3
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052a8:	2301      	movs	r3, #1
 80052aa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80052ac:	f7fd fed8 	bl	8003060 <HAL_GetTick>
 80052b0:	4602      	mov	r2, r0
 80052b2:	69fb      	ldr	r3, [r7, #28]
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d80b      	bhi.n	80052d4 <HAL_SPI_TransmitReceive+0x21c>
 80052bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c2:	d007      	beq.n	80052d4 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80052c4:	2303      	movs	r3, #3
 80052c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80052d2:	e109      	b.n	80054e8 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80052d8:	b29b      	uxth	r3, r3
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d19f      	bne.n	800521e <HAL_SPI_TransmitReceive+0x166>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d199      	bne.n	800521e <HAL_SPI_TransmitReceive+0x166>
 80052ea:	e0e3      	b.n	80054b4 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d003      	beq.n	80052fc <HAL_SPI_TransmitReceive+0x244>
 80052f4:	8a7b      	ldrh	r3, [r7, #18]
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	f040 80cf 	bne.w	800549a <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005300:	b29b      	uxth	r3, r3
 8005302:	2b01      	cmp	r3, #1
 8005304:	d912      	bls.n	800532c <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800530a:	881a      	ldrh	r2, [r3, #0]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005316:	1c9a      	adds	r2, r3, #2
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005320:	b29b      	uxth	r3, r3
 8005322:	3b02      	subs	r3, #2
 8005324:	b29a      	uxth	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	87da      	strh	r2, [r3, #62]	; 0x3e
 800532a:	e0b6      	b.n	800549a <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	330c      	adds	r3, #12
 8005336:	7812      	ldrb	r2, [r2, #0]
 8005338:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800533e:	1c5a      	adds	r2, r3, #1
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005348:	b29b      	uxth	r3, r3
 800534a:	3b01      	subs	r3, #1
 800534c:	b29a      	uxth	r2, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005352:	e0a2      	b.n	800549a <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b02      	cmp	r3, #2
 8005360:	d134      	bne.n	80053cc <HAL_SPI_TransmitReceive+0x314>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005366:	b29b      	uxth	r3, r3
 8005368:	2b00      	cmp	r3, #0
 800536a:	d02f      	beq.n	80053cc <HAL_SPI_TransmitReceive+0x314>
 800536c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536e:	2b01      	cmp	r3, #1
 8005370:	d12c      	bne.n	80053cc <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005376:	b29b      	uxth	r3, r3
 8005378:	2b01      	cmp	r3, #1
 800537a:	d912      	bls.n	80053a2 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005380:	881a      	ldrh	r2, [r3, #0]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800538c:	1c9a      	adds	r2, r3, #2
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005396:	b29b      	uxth	r3, r3
 8005398:	3b02      	subs	r3, #2
 800539a:	b29a      	uxth	r2, r3
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	87da      	strh	r2, [r3, #62]	; 0x3e
 80053a0:	e012      	b.n	80053c8 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	330c      	adds	r3, #12
 80053ac:	7812      	ldrb	r2, [r2, #0]
 80053ae:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053be:	b29b      	uxth	r3, r3
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80053c8:	2300      	movs	r3, #0
 80053ca:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f003 0301 	and.w	r3, r3, #1
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d148      	bne.n	800546c <HAL_SPI_TransmitReceive+0x3b4>
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d042      	beq.n	800546c <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d923      	bls.n	800543a <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68da      	ldr	r2, [r3, #12]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fc:	b292      	uxth	r2, r2
 80053fe:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005404:	1c9a      	adds	r2, r3, #2
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005410:	b29b      	uxth	r3, r3
 8005412:	3b02      	subs	r3, #2
 8005414:	b29a      	uxth	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005422:	b29b      	uxth	r3, r3
 8005424:	2b01      	cmp	r3, #1
 8005426:	d81f      	bhi.n	8005468 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005436:	605a      	str	r2, [r3, #4]
 8005438:	e016      	b.n	8005468 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f103 020c 	add.w	r2, r3, #12
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005446:	7812      	ldrb	r2, [r2, #0]
 8005448:	b2d2      	uxtb	r2, r2
 800544a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005450:	1c5a      	adds	r2, r3, #1
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800545c:	b29b      	uxth	r3, r3
 800545e:	3b01      	subs	r3, #1
 8005460:	b29a      	uxth	r2, r3
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005468:	2301      	movs	r3, #1
 800546a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800546c:	f7fd fdf8 	bl	8003060 <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005478:	429a      	cmp	r2, r3
 800547a:	d803      	bhi.n	8005484 <HAL_SPI_TransmitReceive+0x3cc>
 800547c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800547e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005482:	d102      	bne.n	800548a <HAL_SPI_TransmitReceive+0x3d2>
 8005484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005486:	2b00      	cmp	r3, #0
 8005488:	d107      	bne.n	800549a <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8005498:	e026      	b.n	80054e8 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800549e:	b29b      	uxth	r3, r3
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	f47f af57 	bne.w	8005354 <HAL_SPI_TransmitReceive+0x29c>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80054ac:	b29b      	uxth	r3, r3
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	f47f af50 	bne.w	8005354 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054b4:	69fa      	ldr	r2, [r7, #28]
 80054b6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 f93d 	bl	8005738 <SPI_EndRxTxTransaction>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d005      	beq.n	80054d0 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2220      	movs	r2, #32
 80054ce:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d003      	beq.n	80054e0 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80054de:	e003      	b.n	80054e8 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80054f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	3728      	adds	r7, #40	; 0x28
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bd80      	pop	{r7, pc}

080054fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b088      	sub	sp, #32
 8005500:	af00      	add	r7, sp, #0
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	603b      	str	r3, [r7, #0]
 8005508:	4613      	mov	r3, r2
 800550a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800550c:	f7fd fda8 	bl	8003060 <HAL_GetTick>
 8005510:	4602      	mov	r2, r0
 8005512:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005514:	1a9b      	subs	r3, r3, r2
 8005516:	683a      	ldr	r2, [r7, #0]
 8005518:	4413      	add	r3, r2
 800551a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800551c:	f7fd fda0 	bl	8003060 <HAL_GetTick>
 8005520:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005522:	4b39      	ldr	r3, [pc, #228]	; (8005608 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	015b      	lsls	r3, r3, #5
 8005528:	0d1b      	lsrs	r3, r3, #20
 800552a:	69fa      	ldr	r2, [r7, #28]
 800552c:	fb02 f303 	mul.w	r3, r2, r3
 8005530:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005532:	e054      	b.n	80055de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553a:	d050      	beq.n	80055de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800553c:	f7fd fd90 	bl	8003060 <HAL_GetTick>
 8005540:	4602      	mov	r2, r0
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	69fa      	ldr	r2, [r7, #28]
 8005548:	429a      	cmp	r2, r3
 800554a:	d902      	bls.n	8005552 <SPI_WaitFlagStateUntilTimeout+0x56>
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d13d      	bne.n	80055ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005560:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800556a:	d111      	bne.n	8005590 <SPI_WaitFlagStateUntilTimeout+0x94>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005574:	d004      	beq.n	8005580 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	689b      	ldr	r3, [r3, #8]
 800557a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800557e:	d107      	bne.n	8005590 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800558e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005594:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005598:	d10f      	bne.n	80055ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055a8:	601a      	str	r2, [r3, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2201      	movs	r2, #1
 80055be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e017      	b.n	80055fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d101      	bne.n	80055d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80055d4:	2300      	movs	r3, #0
 80055d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	3b01      	subs	r3, #1
 80055dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689a      	ldr	r2, [r3, #8]
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	4013      	ands	r3, r2
 80055e8:	68ba      	ldr	r2, [r7, #8]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	bf0c      	ite	eq
 80055ee:	2301      	moveq	r3, #1
 80055f0:	2300      	movne	r3, #0
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	461a      	mov	r2, r3
 80055f6:	79fb      	ldrb	r3, [r7, #7]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d19b      	bne.n	8005534 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80055fc:	2300      	movs	r3, #0
}
 80055fe:	4618      	mov	r0, r3
 8005600:	3720      	adds	r7, #32
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
 8005606:	bf00      	nop
 8005608:	2000006c 	.word	0x2000006c

0800560c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b08a      	sub	sp, #40	; 0x28
 8005610:	af00      	add	r7, sp, #0
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	60b9      	str	r1, [r7, #8]
 8005616:	607a      	str	r2, [r7, #4]
 8005618:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800561a:	2300      	movs	r3, #0
 800561c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800561e:	f7fd fd1f 	bl	8003060 <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005626:	1a9b      	subs	r3, r3, r2
 8005628:	683a      	ldr	r2, [r7, #0]
 800562a:	4413      	add	r3, r2
 800562c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800562e:	f7fd fd17 	bl	8003060 <HAL_GetTick>
 8005632:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	330c      	adds	r3, #12
 800563a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800563c:	4b3d      	ldr	r3, [pc, #244]	; (8005734 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	4613      	mov	r3, r2
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4413      	add	r3, r2
 8005646:	00da      	lsls	r2, r3, #3
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	0d1b      	lsrs	r3, r3, #20
 800564c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800564e:	fb02 f303 	mul.w	r3, r2, r3
 8005652:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005654:	e060      	b.n	8005718 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800565c:	d107      	bne.n	800566e <SPI_WaitFifoStateUntilTimeout+0x62>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d104      	bne.n	800566e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	b2db      	uxtb	r3, r3
 800566a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800566c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005674:	d050      	beq.n	8005718 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005676:	f7fd fcf3 	bl	8003060 <HAL_GetTick>
 800567a:	4602      	mov	r2, r0
 800567c:	6a3b      	ldr	r3, [r7, #32]
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005682:	429a      	cmp	r2, r3
 8005684:	d902      	bls.n	800568c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005688:	2b00      	cmp	r3, #0
 800568a:	d13d      	bne.n	8005708 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685a      	ldr	r2, [r3, #4]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800569a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056a4:	d111      	bne.n	80056ca <SPI_WaitFifoStateUntilTimeout+0xbe>
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056ae:	d004      	beq.n	80056ba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056b8:	d107      	bne.n	80056ca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80056d2:	d10f      	bne.n	80056f4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056e2:	601a      	str	r2, [r3, #0]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681a      	ldr	r2, [r3, #0]
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e010      	b.n	800572a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005708:	69bb      	ldr	r3, [r7, #24]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d101      	bne.n	8005712 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800570e:	2300      	movs	r3, #0
 8005710:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005712:	69bb      	ldr	r3, [r7, #24]
 8005714:	3b01      	subs	r3, #1
 8005716:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689a      	ldr	r2, [r3, #8]
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	4013      	ands	r3, r2
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	429a      	cmp	r2, r3
 8005726:	d196      	bne.n	8005656 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3728      	adds	r7, #40	; 0x28
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	2000006c 	.word	0x2000006c

08005738 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b086      	sub	sp, #24
 800573c:	af02      	add	r7, sp, #8
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2200      	movs	r2, #0
 800574c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005750:	68f8      	ldr	r0, [r7, #12]
 8005752:	f7ff ff5b 	bl	800560c <SPI_WaitFifoStateUntilTimeout>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d007      	beq.n	800576c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005760:	f043 0220 	orr.w	r2, r3, #32
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005768:	2303      	movs	r3, #3
 800576a:	e027      	b.n	80057bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	9300      	str	r3, [sp, #0]
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	2200      	movs	r2, #0
 8005774:	2180      	movs	r1, #128	; 0x80
 8005776:	68f8      	ldr	r0, [r7, #12]
 8005778:	f7ff fec0 	bl	80054fc <SPI_WaitFlagStateUntilTimeout>
 800577c:	4603      	mov	r3, r0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d007      	beq.n	8005792 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005786:	f043 0220 	orr.w	r2, r3, #32
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e014      	b.n	80057bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	9300      	str	r3, [sp, #0]
 8005796:	68bb      	ldr	r3, [r7, #8]
 8005798:	2200      	movs	r2, #0
 800579a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800579e:	68f8      	ldr	r0, [r7, #12]
 80057a0:	f7ff ff34 	bl	800560c <SPI_WaitFifoStateUntilTimeout>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d007      	beq.n	80057ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057ae:	f043 0220 	orr.w	r2, r3, #32
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e000      	b.n	80057bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80057ba:	2300      	movs	r3, #0
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057d2:	2301      	movs	r3, #1
 80057d4:	e049      	b.n	800586a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d106      	bne.n	80057f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f841 	bl	8005872 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	3304      	adds	r3, #4
 8005800:	4619      	mov	r1, r3
 8005802:	4610      	mov	r0, r2
 8005804:	f000 f9be 	bl	8005b84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005868:	2300      	movs	r3, #0
}
 800586a:	4618      	mov	r0, r3
 800586c:	3708      	adds	r7, #8
 800586e:	46bd      	mov	sp, r7
 8005870:	bd80      	pop	{r7, pc}

08005872 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005872:	b480      	push	{r7}
 8005874:	b083      	sub	sp, #12
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800587a:	bf00      	nop
 800587c:	370c      	adds	r7, #12
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
	...

08005888 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005888:	b480      	push	{r7}
 800588a:	b085      	sub	sp, #20
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005896:	b2db      	uxtb	r3, r3
 8005898:	2b01      	cmp	r3, #1
 800589a:	d001      	beq.n	80058a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800589c:	2301      	movs	r3, #1
 800589e:	e03b      	b.n	8005918 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2202      	movs	r2, #2
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f042 0201 	orr.w	r2, r2, #1
 80058b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a19      	ldr	r2, [pc, #100]	; (8005924 <HAL_TIM_Base_Start_IT+0x9c>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d009      	beq.n	80058d6 <HAL_TIM_Base_Start_IT+0x4e>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ca:	d004      	beq.n	80058d6 <HAL_TIM_Base_Start_IT+0x4e>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a15      	ldr	r2, [pc, #84]	; (8005928 <HAL_TIM_Base_Start_IT+0xa0>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d115      	bne.n	8005902 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	689a      	ldr	r2, [r3, #8]
 80058dc:	4b13      	ldr	r3, [pc, #76]	; (800592c <HAL_TIM_Base_Start_IT+0xa4>)
 80058de:	4013      	ands	r3, r2
 80058e0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2b06      	cmp	r3, #6
 80058e6:	d015      	beq.n	8005914 <HAL_TIM_Base_Start_IT+0x8c>
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058ee:	d011      	beq.n	8005914 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f042 0201 	orr.w	r2, r2, #1
 80058fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005900:	e008      	b.n	8005914 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f042 0201 	orr.w	r2, r2, #1
 8005910:	601a      	str	r2, [r3, #0]
 8005912:	e000      	b.n	8005916 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005914:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005916:	2300      	movs	r3, #0
}
 8005918:	4618      	mov	r0, r3
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr
 8005924:	40012c00 	.word	0x40012c00
 8005928:	40014000 	.word	0x40014000
 800592c:	00010007 	.word	0x00010007

08005930 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	f003 0302 	and.w	r3, r3, #2
 800594e:	2b00      	cmp	r3, #0
 8005950:	d020      	beq.n	8005994 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f003 0302 	and.w	r3, r3, #2
 8005958:	2b00      	cmp	r3, #0
 800595a:	d01b      	beq.n	8005994 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f06f 0202 	mvn.w	r2, #2
 8005964:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2201      	movs	r2, #1
 800596a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699b      	ldr	r3, [r3, #24]
 8005972:	f003 0303 	and.w	r3, r3, #3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d003      	beq.n	8005982 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f8e4 	bl	8005b48 <HAL_TIM_IC_CaptureCallback>
 8005980:	e005      	b.n	800598e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 f8d6 	bl	8005b34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005988:	6878      	ldr	r0, [r7, #4]
 800598a:	f000 f8e7 	bl	8005b5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	f003 0304 	and.w	r3, r3, #4
 800599a:	2b00      	cmp	r3, #0
 800599c:	d020      	beq.n	80059e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f003 0304 	and.w	r3, r3, #4
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d01b      	beq.n	80059e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f06f 0204 	mvn.w	r2, #4
 80059b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2202      	movs	r2, #2
 80059b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d003      	beq.n	80059ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 f8be 	bl	8005b48 <HAL_TIM_IC_CaptureCallback>
 80059cc:	e005      	b.n	80059da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 f8b0 	bl	8005b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f000 f8c1 	bl	8005b5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2200      	movs	r2, #0
 80059de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	f003 0308 	and.w	r3, r3, #8
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d020      	beq.n	8005a2c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	f003 0308 	and.w	r3, r3, #8
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d01b      	beq.n	8005a2c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f06f 0208 	mvn.w	r2, #8
 80059fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2204      	movs	r2, #4
 8005a02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	f003 0303 	and.w	r3, r3, #3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d003      	beq.n	8005a1a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 f898 	bl	8005b48 <HAL_TIM_IC_CaptureCallback>
 8005a18:	e005      	b.n	8005a26 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 f88a 	bl	8005b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 f89b 	bl	8005b5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	f003 0310 	and.w	r3, r3, #16
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d020      	beq.n	8005a78 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f003 0310 	and.w	r3, r3, #16
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d01b      	beq.n	8005a78 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f06f 0210 	mvn.w	r2, #16
 8005a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2208      	movs	r2, #8
 8005a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	69db      	ldr	r3, [r3, #28]
 8005a56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d003      	beq.n	8005a66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f000 f872 	bl	8005b48 <HAL_TIM_IC_CaptureCallback>
 8005a64:	e005      	b.n	8005a72 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f000 f864 	bl	8005b34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f000 f875 	bl	8005b5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	f003 0301 	and.w	r3, r3, #1
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00c      	beq.n	8005a9c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	f003 0301 	and.w	r3, r3, #1
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d007      	beq.n	8005a9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f06f 0201 	mvn.w	r2, #1
 8005a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7fc ffa8 	bl	80029ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d00c      	beq.n	8005ac0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d007      	beq.n	8005ac0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 f8d0 	bl	8005c60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00c      	beq.n	8005ae4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d007      	beq.n	8005ae4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f000 f8c8 	bl	8005c74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00c      	beq.n	8005b08 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d007      	beq.n	8005b08 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f834 	bl	8005b70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f003 0320 	and.w	r3, r3, #32
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00c      	beq.n	8005b2c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f003 0320 	and.w	r3, r3, #32
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d007      	beq.n	8005b2c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f06f 0220 	mvn.w	r2, #32
 8005b24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 f890 	bl	8005c4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b2c:	bf00      	nop
 8005b2e:	3710      	adds	r7, #16
 8005b30:	46bd      	mov	sp, r7
 8005b32:	bd80      	pop	{r7, pc}

08005b34 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b083      	sub	sp, #12
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr

08005b48 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b78:	bf00      	nop
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b085      	sub	sp, #20
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	4a2a      	ldr	r2, [pc, #168]	; (8005c40 <TIM_Base_SetConfig+0xbc>)
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d003      	beq.n	8005ba4 <TIM_Base_SetConfig+0x20>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ba2:	d108      	bne.n	8005bb6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005baa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bac:	683b      	ldr	r3, [r7, #0]
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	4313      	orrs	r3, r2
 8005bb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a21      	ldr	r2, [pc, #132]	; (8005c40 <TIM_Base_SetConfig+0xbc>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d00b      	beq.n	8005bd6 <TIM_Base_SetConfig+0x52>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bc4:	d007      	beq.n	8005bd6 <TIM_Base_SetConfig+0x52>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a1e      	ldr	r2, [pc, #120]	; (8005c44 <TIM_Base_SetConfig+0xc0>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d003      	beq.n	8005bd6 <TIM_Base_SetConfig+0x52>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a1d      	ldr	r2, [pc, #116]	; (8005c48 <TIM_Base_SetConfig+0xc4>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d108      	bne.n	8005be8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	689a      	ldr	r2, [r3, #8]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a0c      	ldr	r2, [pc, #48]	; (8005c40 <TIM_Base_SetConfig+0xbc>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d007      	beq.n	8005c24 <TIM_Base_SetConfig+0xa0>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a0b      	ldr	r2, [pc, #44]	; (8005c44 <TIM_Base_SetConfig+0xc0>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d003      	beq.n	8005c24 <TIM_Base_SetConfig+0xa0>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a0a      	ldr	r2, [pc, #40]	; (8005c48 <TIM_Base_SetConfig+0xc4>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d103      	bne.n	8005c2c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	691a      	ldr	r2, [r3, #16]
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2201      	movs	r2, #1
 8005c30:	615a      	str	r2, [r3, #20]
}
 8005c32:	bf00      	nop
 8005c34:	3714      	adds	r7, #20
 8005c36:	46bd      	mov	sp, r7
 8005c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	40012c00 	.word	0x40012c00
 8005c44:	40014000 	.word	0x40014000
 8005c48:	40014400 	.word	0x40014400

08005c4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr

08005c88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b082      	sub	sp, #8
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d101      	bne.n	8005c9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e040      	b.n	8005d1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d106      	bne.n	8005cb0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2200      	movs	r2, #0
 8005ca6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f7fc ff7c 	bl	8002ba8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2224      	movs	r2, #36	; 0x24
 8005cb4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f022 0201 	bic.w	r2, r2, #1
 8005cc4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d002      	beq.n	8005cd4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 fdaa 	bl	8006828 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 fb7b 	bl	80063d0 <UART_SetConfig>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d101      	bne.n	8005ce4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e01b      	b.n	8005d1c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	685a      	ldr	r2, [r3, #4]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005cf2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	689a      	ldr	r2, [r3, #8]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005d02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f042 0201 	orr.w	r2, r2, #1
 8005d12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 fe29 	bl	800696c <UART_CheckIdleState>
 8005d1a:	4603      	mov	r3, r0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3708      	adds	r7, #8
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b08a      	sub	sp, #40	; 0x28
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	4613      	mov	r3, r2
 8005d30:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d38:	2b20      	cmp	r3, #32
 8005d3a:	d137      	bne.n	8005dac <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d002      	beq.n	8005d48 <HAL_UART_Receive_IT+0x24>
 8005d42:	88fb      	ldrh	r3, [r7, #6]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d101      	bne.n	8005d4c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e030      	b.n	8005dae <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a18      	ldr	r2, [pc, #96]	; (8005db8 <HAL_UART_Receive_IT+0x94>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d01f      	beq.n	8005d9c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d018      	beq.n	8005d9c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	e853 3f00 	ldrex	r3, [r3]
 8005d76:	613b      	str	r3, [r7, #16]
   return(result);
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005d7e:	627b      	str	r3, [r7, #36]	; 0x24
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	461a      	mov	r2, r3
 8005d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d88:	623b      	str	r3, [r7, #32]
 8005d8a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8c:	69f9      	ldr	r1, [r7, #28]
 8005d8e:	6a3a      	ldr	r2, [r7, #32]
 8005d90:	e841 2300 	strex	r3, r2, [r1]
 8005d94:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d96:	69bb      	ldr	r3, [r7, #24]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e6      	bne.n	8005d6a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005d9c:	88fb      	ldrh	r3, [r7, #6]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 fef2 	bl	8006b8c <UART_Start_Receive_IT>
 8005da8:	4603      	mov	r3, r0
 8005daa:	e000      	b.n	8005dae <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005dac:	2302      	movs	r3, #2
  }
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3728      	adds	r7, #40	; 0x28
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	40008000 	.word	0x40008000

08005dbc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b0ba      	sub	sp, #232	; 0xe8
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005de2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8005de6:	f640 030f 	movw	r3, #2063	; 0x80f
 8005dea:	4013      	ands	r3, r2
 8005dec:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8005df0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d115      	bne.n	8005e24 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dfc:	f003 0320 	and.w	r3, r3, #32
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00f      	beq.n	8005e24 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005e04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e08:	f003 0320 	and.w	r3, r3, #32
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d009      	beq.n	8005e24 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f000 82ae 	beq.w	8006376 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	4798      	blx	r3
      }
      return;
 8005e22:	e2a8      	b.n	8006376 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005e24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	f000 8117 	beq.w	800605c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005e2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e32:	f003 0301 	and.w	r3, r3, #1
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d106      	bne.n	8005e48 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005e3a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8005e3e:	4b85      	ldr	r3, [pc, #532]	; (8006054 <HAL_UART_IRQHandler+0x298>)
 8005e40:	4013      	ands	r3, r2
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f000 810a 	beq.w	800605c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e4c:	f003 0301 	and.w	r3, r3, #1
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d011      	beq.n	8005e78 <HAL_UART_IRQHandler+0xbc>
 8005e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00b      	beq.n	8005e78 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	2201      	movs	r2, #1
 8005e66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e6e:	f043 0201 	orr.w	r2, r3, #1
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e7c:	f003 0302 	and.w	r3, r3, #2
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d011      	beq.n	8005ea8 <HAL_UART_IRQHandler+0xec>
 8005e84:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e88:	f003 0301 	and.w	r3, r3, #1
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d00b      	beq.n	8005ea8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2202      	movs	r2, #2
 8005e96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e9e:	f043 0204 	orr.w	r2, r3, #4
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eac:	f003 0304 	and.w	r3, r3, #4
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d011      	beq.n	8005ed8 <HAL_UART_IRQHandler+0x11c>
 8005eb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005eb8:	f003 0301 	and.w	r3, r3, #1
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d00b      	beq.n	8005ed8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	2204      	movs	r2, #4
 8005ec6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ece:	f043 0202 	orr.w	r2, r3, #2
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005ed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005edc:	f003 0308 	and.w	r3, r3, #8
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d017      	beq.n	8005f14 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ee8:	f003 0320 	and.w	r3, r3, #32
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d105      	bne.n	8005efc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005ef0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ef4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00b      	beq.n	8005f14 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2208      	movs	r2, #8
 8005f02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f0a:	f043 0208 	orr.w	r2, r3, #8
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005f14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d012      	beq.n	8005f46 <HAL_UART_IRQHandler+0x18a>
 8005f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f24:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00c      	beq.n	8005f46 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f34:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f3c:	f043 0220 	orr.w	r2, r3, #32
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f000 8214 	beq.w	800637a <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f56:	f003 0320 	and.w	r3, r3, #32
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00d      	beq.n	8005f7a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f62:	f003 0320 	and.w	r3, r3, #32
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d007      	beq.n	8005f7a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d003      	beq.n	8005f7a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f80:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f8e:	2b40      	cmp	r3, #64	; 0x40
 8005f90:	d005      	beq.n	8005f9e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005f92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005f96:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d04f      	beq.n	800603e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f000 feba 	bl	8006d18 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fae:	2b40      	cmp	r3, #64	; 0x40
 8005fb0:	d141      	bne.n	8006036 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	3308      	adds	r3, #8
 8005fb8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005fc0:	e853 3f00 	ldrex	r3, [r3]
 8005fc4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005fc8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005fcc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fd0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	3308      	adds	r3, #8
 8005fda:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005fde:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005fe2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005fea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005fee:	e841 2300 	strex	r3, r2, [r1]
 8005ff2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005ff6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d1d9      	bne.n	8005fb2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006002:	2b00      	cmp	r3, #0
 8006004:	d013      	beq.n	800602e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800600a:	4a13      	ldr	r2, [pc, #76]	; (8006058 <HAL_UART_IRQHandler+0x29c>)
 800600c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006012:	4618      	mov	r0, r3
 8006014:	f7fd f981 	bl	800331a <HAL_DMA_Abort_IT>
 8006018:	4603      	mov	r3, r0
 800601a:	2b00      	cmp	r3, #0
 800601c:	d017      	beq.n	800604e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006028:	4610      	mov	r0, r2
 800602a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800602c:	e00f      	b.n	800604e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 f9b8 	bl	80063a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006034:	e00b      	b.n	800604e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 f9b4 	bl	80063a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800603c:	e007      	b.n	800604e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 f9b0 	bl	80063a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800604c:	e195      	b.n	800637a <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800604e:	bf00      	nop
    return;
 8006050:	e193      	b.n	800637a <HAL_UART_IRQHandler+0x5be>
 8006052:	bf00      	nop
 8006054:	04000120 	.word	0x04000120
 8006058:	08006de1 	.word	0x08006de1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006060:	2b01      	cmp	r3, #1
 8006062:	f040 814e 	bne.w	8006302 <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800606a:	f003 0310 	and.w	r3, r3, #16
 800606e:	2b00      	cmp	r3, #0
 8006070:	f000 8147 	beq.w	8006302 <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006074:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006078:	f003 0310 	and.w	r3, r3, #16
 800607c:	2b00      	cmp	r3, #0
 800607e:	f000 8140 	beq.w	8006302 <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	2210      	movs	r2, #16
 8006088:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006094:	2b40      	cmp	r3, #64	; 0x40
 8006096:	f040 80b8 	bne.w	800620a <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80060a6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	f000 8167 	beq.w	800637e <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80060b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80060ba:	429a      	cmp	r2, r3
 80060bc:	f080 815f 	bcs.w	800637e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80060c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 0320 	and.w	r3, r3, #32
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	f040 8086 	bne.w	80061e8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80060e8:	e853 3f00 	ldrex	r3, [r3]
 80060ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80060f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80060f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80060f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	461a      	mov	r2, r3
 8006102:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006106:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800610a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800610e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006112:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006116:	e841 2300 	strex	r3, r2, [r1]
 800611a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800611e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1da      	bne.n	80060dc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	3308      	adds	r3, #8
 800612c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006130:	e853 3f00 	ldrex	r3, [r3]
 8006134:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006136:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006138:	f023 0301 	bic.w	r3, r3, #1
 800613c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	3308      	adds	r3, #8
 8006146:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800614a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800614e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006150:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006152:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006156:	e841 2300 	strex	r3, r2, [r1]
 800615a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800615c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800615e:	2b00      	cmp	r3, #0
 8006160:	d1e1      	bne.n	8006126 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	3308      	adds	r3, #8
 8006168:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800616a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800616c:	e853 3f00 	ldrex	r3, [r3]
 8006170:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006172:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006174:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006178:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	3308      	adds	r3, #8
 8006182:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006186:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006188:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800618a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800618c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800618e:	e841 2300 	strex	r3, r2, [r1]
 8006192:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006194:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1e3      	bne.n	8006162 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2220      	movs	r2, #32
 800619e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061b0:	e853 3f00 	ldrex	r3, [r3]
 80061b4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80061b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80061b8:	f023 0310 	bic.w	r3, r3, #16
 80061bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	461a      	mov	r2, r3
 80061c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80061ca:	65bb      	str	r3, [r7, #88]	; 0x58
 80061cc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ce:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80061d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80061d2:	e841 2300 	strex	r3, r2, [r1]
 80061d6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80061d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d1e4      	bne.n	80061a8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7fd f85b 	bl	800329e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2202      	movs	r2, #2
 80061ec:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	b29b      	uxth	r3, r3
 8006200:	4619      	mov	r1, r3
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 f8d8 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006208:	e0b9      	b.n	800637e <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006216:	b29b      	uxth	r3, r3
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006224:	b29b      	uxth	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	f000 80ab 	beq.w	8006382 <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800622c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 80a6 	beq.w	8006382 <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800623e:	e853 3f00 	ldrex	r3, [r3]
 8006242:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006246:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800624a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	461a      	mov	r2, r3
 8006254:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006258:	647b      	str	r3, [r7, #68]	; 0x44
 800625a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800625e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006260:	e841 2300 	strex	r3, r2, [r1]
 8006264:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1e4      	bne.n	8006236 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	3308      	adds	r3, #8
 8006272:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006276:	e853 3f00 	ldrex	r3, [r3]
 800627a:	623b      	str	r3, [r7, #32]
   return(result);
 800627c:	6a3b      	ldr	r3, [r7, #32]
 800627e:	f023 0301 	bic.w	r3, r3, #1
 8006282:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	3308      	adds	r3, #8
 800628c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006290:	633a      	str	r2, [r7, #48]	; 0x30
 8006292:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006294:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006296:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006298:	e841 2300 	strex	r3, r2, [r1]
 800629c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800629e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1e3      	bne.n	800626c <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2220      	movs	r2, #32
 80062a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	e853 3f00 	ldrex	r3, [r3]
 80062c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f023 0310 	bic.w	r3, r3, #16
 80062cc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	461a      	mov	r2, r3
 80062d6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80062da:	61fb      	str	r3, [r7, #28]
 80062dc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062de:	69b9      	ldr	r1, [r7, #24]
 80062e0:	69fa      	ldr	r2, [r7, #28]
 80062e2:	e841 2300 	strex	r3, r2, [r1]
 80062e6:	617b      	str	r3, [r7, #20]
   return(result);
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1e4      	bne.n	80062b8 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2202      	movs	r2, #2
 80062f2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80062f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80062f8:	4619      	mov	r1, r3
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 f85c 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006300:	e03f      	b.n	8006382 <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006302:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d00e      	beq.n	800632c <HAL_UART_IRQHandler+0x570>
 800630e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006312:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006316:	2b00      	cmp	r3, #0
 8006318:	d008      	beq.n	800632c <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006322:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f000 ff57 	bl	80071d8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800632a:	e02d      	b.n	8006388 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800632c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006330:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006334:	2b00      	cmp	r3, #0
 8006336:	d00e      	beq.n	8006356 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006338:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800633c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006340:	2b00      	cmp	r3, #0
 8006342:	d008      	beq.n	8006356 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006348:	2b00      	cmp	r3, #0
 800634a:	d01c      	beq.n	8006386 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	4798      	blx	r3
    }
    return;
 8006354:	e017      	b.n	8006386 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800635a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800635e:	2b00      	cmp	r3, #0
 8006360:	d012      	beq.n	8006388 <HAL_UART_IRQHandler+0x5cc>
 8006362:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00c      	beq.n	8006388 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 fd4c 	bl	8006e0c <UART_EndTransmit_IT>
    return;
 8006374:	e008      	b.n	8006388 <HAL_UART_IRQHandler+0x5cc>
      return;
 8006376:	bf00      	nop
 8006378:	e006      	b.n	8006388 <HAL_UART_IRQHandler+0x5cc>
    return;
 800637a:	bf00      	nop
 800637c:	e004      	b.n	8006388 <HAL_UART_IRQHandler+0x5cc>
      return;
 800637e:	bf00      	nop
 8006380:	e002      	b.n	8006388 <HAL_UART_IRQHandler+0x5cc>
      return;
 8006382:	bf00      	nop
 8006384:	e000      	b.n	8006388 <HAL_UART_IRQHandler+0x5cc>
    return;
 8006386:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006388:	37e8      	adds	r7, #232	; 0xe8
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop

08006390 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006398:	bf00      	nop
 800639a:	370c      	adds	r7, #12
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80063ac:	bf00      	nop
 80063ae:	370c      	adds	r7, #12
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr

080063b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b083      	sub	sp, #12
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	460b      	mov	r3, r1
 80063c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80063d4:	b08a      	sub	sp, #40	; 0x28
 80063d6:	af00      	add	r7, sp, #0
 80063d8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80063da:	2300      	movs	r3, #0
 80063dc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	689a      	ldr	r2, [r3, #8]
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	691b      	ldr	r3, [r3, #16]
 80063e8:	431a      	orrs	r2, r3
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	695b      	ldr	r3, [r3, #20]
 80063ee:	431a      	orrs	r2, r3
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	69db      	ldr	r3, [r3, #28]
 80063f4:	4313      	orrs	r3, r2
 80063f6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	4bb4      	ldr	r3, [pc, #720]	; (80066d0 <UART_SetConfig+0x300>)
 8006400:	4013      	ands	r3, r2
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	6812      	ldr	r2, [r2, #0]
 8006406:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006408:	430b      	orrs	r3, r1
 800640a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	68da      	ldr	r2, [r3, #12]
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	430a      	orrs	r2, r1
 8006420:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	699b      	ldr	r3, [r3, #24]
 8006426:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4aa9      	ldr	r2, [pc, #676]	; (80066d4 <UART_SetConfig+0x304>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d004      	beq.n	800643c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006438:	4313      	orrs	r3, r2
 800643a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	689b      	ldr	r3, [r3, #8]
 8006442:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800644c:	430a      	orrs	r2, r1
 800644e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4aa0      	ldr	r2, [pc, #640]	; (80066d8 <UART_SetConfig+0x308>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d126      	bne.n	80064a8 <UART_SetConfig+0xd8>
 800645a:	4ba0      	ldr	r3, [pc, #640]	; (80066dc <UART_SetConfig+0x30c>)
 800645c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006460:	f003 0303 	and.w	r3, r3, #3
 8006464:	2b03      	cmp	r3, #3
 8006466:	d81b      	bhi.n	80064a0 <UART_SetConfig+0xd0>
 8006468:	a201      	add	r2, pc, #4	; (adr r2, 8006470 <UART_SetConfig+0xa0>)
 800646a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800646e:	bf00      	nop
 8006470:	08006481 	.word	0x08006481
 8006474:	08006491 	.word	0x08006491
 8006478:	08006489 	.word	0x08006489
 800647c:	08006499 	.word	0x08006499
 8006480:	2301      	movs	r3, #1
 8006482:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006486:	e080      	b.n	800658a <UART_SetConfig+0x1ba>
 8006488:	2302      	movs	r3, #2
 800648a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800648e:	e07c      	b.n	800658a <UART_SetConfig+0x1ba>
 8006490:	2304      	movs	r3, #4
 8006492:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006496:	e078      	b.n	800658a <UART_SetConfig+0x1ba>
 8006498:	2308      	movs	r3, #8
 800649a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800649e:	e074      	b.n	800658a <UART_SetConfig+0x1ba>
 80064a0:	2310      	movs	r3, #16
 80064a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80064a6:	e070      	b.n	800658a <UART_SetConfig+0x1ba>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a8c      	ldr	r2, [pc, #560]	; (80066e0 <UART_SetConfig+0x310>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d138      	bne.n	8006524 <UART_SetConfig+0x154>
 80064b2:	4b8a      	ldr	r3, [pc, #552]	; (80066dc <UART_SetConfig+0x30c>)
 80064b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064b8:	f003 030c 	and.w	r3, r3, #12
 80064bc:	2b0c      	cmp	r3, #12
 80064be:	d82d      	bhi.n	800651c <UART_SetConfig+0x14c>
 80064c0:	a201      	add	r2, pc, #4	; (adr r2, 80064c8 <UART_SetConfig+0xf8>)
 80064c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064c6:	bf00      	nop
 80064c8:	080064fd 	.word	0x080064fd
 80064cc:	0800651d 	.word	0x0800651d
 80064d0:	0800651d 	.word	0x0800651d
 80064d4:	0800651d 	.word	0x0800651d
 80064d8:	0800650d 	.word	0x0800650d
 80064dc:	0800651d 	.word	0x0800651d
 80064e0:	0800651d 	.word	0x0800651d
 80064e4:	0800651d 	.word	0x0800651d
 80064e8:	08006505 	.word	0x08006505
 80064ec:	0800651d 	.word	0x0800651d
 80064f0:	0800651d 	.word	0x0800651d
 80064f4:	0800651d 	.word	0x0800651d
 80064f8:	08006515 	.word	0x08006515
 80064fc:	2300      	movs	r3, #0
 80064fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006502:	e042      	b.n	800658a <UART_SetConfig+0x1ba>
 8006504:	2302      	movs	r3, #2
 8006506:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800650a:	e03e      	b.n	800658a <UART_SetConfig+0x1ba>
 800650c:	2304      	movs	r3, #4
 800650e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006512:	e03a      	b.n	800658a <UART_SetConfig+0x1ba>
 8006514:	2308      	movs	r3, #8
 8006516:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800651a:	e036      	b.n	800658a <UART_SetConfig+0x1ba>
 800651c:	2310      	movs	r3, #16
 800651e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006522:	e032      	b.n	800658a <UART_SetConfig+0x1ba>
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a6a      	ldr	r2, [pc, #424]	; (80066d4 <UART_SetConfig+0x304>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d12a      	bne.n	8006584 <UART_SetConfig+0x1b4>
 800652e:	4b6b      	ldr	r3, [pc, #428]	; (80066dc <UART_SetConfig+0x30c>)
 8006530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006534:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006538:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800653c:	d01a      	beq.n	8006574 <UART_SetConfig+0x1a4>
 800653e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006542:	d81b      	bhi.n	800657c <UART_SetConfig+0x1ac>
 8006544:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006548:	d00c      	beq.n	8006564 <UART_SetConfig+0x194>
 800654a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800654e:	d815      	bhi.n	800657c <UART_SetConfig+0x1ac>
 8006550:	2b00      	cmp	r3, #0
 8006552:	d003      	beq.n	800655c <UART_SetConfig+0x18c>
 8006554:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006558:	d008      	beq.n	800656c <UART_SetConfig+0x19c>
 800655a:	e00f      	b.n	800657c <UART_SetConfig+0x1ac>
 800655c:	2300      	movs	r3, #0
 800655e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006562:	e012      	b.n	800658a <UART_SetConfig+0x1ba>
 8006564:	2302      	movs	r3, #2
 8006566:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800656a:	e00e      	b.n	800658a <UART_SetConfig+0x1ba>
 800656c:	2304      	movs	r3, #4
 800656e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006572:	e00a      	b.n	800658a <UART_SetConfig+0x1ba>
 8006574:	2308      	movs	r3, #8
 8006576:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800657a:	e006      	b.n	800658a <UART_SetConfig+0x1ba>
 800657c:	2310      	movs	r3, #16
 800657e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006582:	e002      	b.n	800658a <UART_SetConfig+0x1ba>
 8006584:	2310      	movs	r3, #16
 8006586:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a51      	ldr	r2, [pc, #324]	; (80066d4 <UART_SetConfig+0x304>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d17a      	bne.n	800668a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006594:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006598:	2b08      	cmp	r3, #8
 800659a:	d824      	bhi.n	80065e6 <UART_SetConfig+0x216>
 800659c:	a201      	add	r2, pc, #4	; (adr r2, 80065a4 <UART_SetConfig+0x1d4>)
 800659e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a2:	bf00      	nop
 80065a4:	080065c9 	.word	0x080065c9
 80065a8:	080065e7 	.word	0x080065e7
 80065ac:	080065d1 	.word	0x080065d1
 80065b0:	080065e7 	.word	0x080065e7
 80065b4:	080065d7 	.word	0x080065d7
 80065b8:	080065e7 	.word	0x080065e7
 80065bc:	080065e7 	.word	0x080065e7
 80065c0:	080065e7 	.word	0x080065e7
 80065c4:	080065df 	.word	0x080065df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065c8:	f7fd fe8a 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 80065cc:	61f8      	str	r0, [r7, #28]
        break;
 80065ce:	e010      	b.n	80065f2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065d0:	4b44      	ldr	r3, [pc, #272]	; (80066e4 <UART_SetConfig+0x314>)
 80065d2:	61fb      	str	r3, [r7, #28]
        break;
 80065d4:	e00d      	b.n	80065f2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065d6:	f7fd fdeb 	bl	80041b0 <HAL_RCC_GetSysClockFreq>
 80065da:	61f8      	str	r0, [r7, #28]
        break;
 80065dc:	e009      	b.n	80065f2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065e2:	61fb      	str	r3, [r7, #28]
        break;
 80065e4:	e005      	b.n	80065f2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80065e6:	2300      	movs	r3, #0
 80065e8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80065f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	f000 8107 	beq.w	8006808 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	685a      	ldr	r2, [r3, #4]
 80065fe:	4613      	mov	r3, r2
 8006600:	005b      	lsls	r3, r3, #1
 8006602:	4413      	add	r3, r2
 8006604:	69fa      	ldr	r2, [r7, #28]
 8006606:	429a      	cmp	r2, r3
 8006608:	d305      	bcc.n	8006616 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006610:	69fa      	ldr	r2, [r7, #28]
 8006612:	429a      	cmp	r2, r3
 8006614:	d903      	bls.n	800661e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8006616:	2301      	movs	r3, #1
 8006618:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800661c:	e0f4      	b.n	8006808 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800661e:	69fb      	ldr	r3, [r7, #28]
 8006620:	2200      	movs	r2, #0
 8006622:	461c      	mov	r4, r3
 8006624:	4615      	mov	r5, r2
 8006626:	f04f 0200 	mov.w	r2, #0
 800662a:	f04f 0300 	mov.w	r3, #0
 800662e:	022b      	lsls	r3, r5, #8
 8006630:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006634:	0222      	lsls	r2, r4, #8
 8006636:	68f9      	ldr	r1, [r7, #12]
 8006638:	6849      	ldr	r1, [r1, #4]
 800663a:	0849      	lsrs	r1, r1, #1
 800663c:	2000      	movs	r0, #0
 800663e:	4688      	mov	r8, r1
 8006640:	4681      	mov	r9, r0
 8006642:	eb12 0a08 	adds.w	sl, r2, r8
 8006646:	eb43 0b09 	adc.w	fp, r3, r9
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2200      	movs	r2, #0
 8006650:	603b      	str	r3, [r7, #0]
 8006652:	607a      	str	r2, [r7, #4]
 8006654:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006658:	4650      	mov	r0, sl
 800665a:	4659      	mov	r1, fp
 800665c:	f7fa faa4 	bl	8000ba8 <__aeabi_uldivmod>
 8006660:	4602      	mov	r2, r0
 8006662:	460b      	mov	r3, r1
 8006664:	4613      	mov	r3, r2
 8006666:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800666e:	d308      	bcc.n	8006682 <UART_SetConfig+0x2b2>
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006676:	d204      	bcs.n	8006682 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	69ba      	ldr	r2, [r7, #24]
 800667e:	60da      	str	r2, [r3, #12]
 8006680:	e0c2      	b.n	8006808 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006688:	e0be      	b.n	8006808 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	69db      	ldr	r3, [r3, #28]
 800668e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006692:	d16a      	bne.n	800676a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8006694:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006698:	2b08      	cmp	r3, #8
 800669a:	d834      	bhi.n	8006706 <UART_SetConfig+0x336>
 800669c:	a201      	add	r2, pc, #4	; (adr r2, 80066a4 <UART_SetConfig+0x2d4>)
 800669e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a2:	bf00      	nop
 80066a4:	080066c9 	.word	0x080066c9
 80066a8:	080066e9 	.word	0x080066e9
 80066ac:	080066f1 	.word	0x080066f1
 80066b0:	08006707 	.word	0x08006707
 80066b4:	080066f7 	.word	0x080066f7
 80066b8:	08006707 	.word	0x08006707
 80066bc:	08006707 	.word	0x08006707
 80066c0:	08006707 	.word	0x08006707
 80066c4:	080066ff 	.word	0x080066ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066c8:	f7fd fe0a 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 80066cc:	61f8      	str	r0, [r7, #28]
        break;
 80066ce:	e020      	b.n	8006712 <UART_SetConfig+0x342>
 80066d0:	efff69f3 	.word	0xefff69f3
 80066d4:	40008000 	.word	0x40008000
 80066d8:	40013800 	.word	0x40013800
 80066dc:	40021000 	.word	0x40021000
 80066e0:	40004400 	.word	0x40004400
 80066e4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066e8:	f7fd fe10 	bl	800430c <HAL_RCC_GetPCLK2Freq>
 80066ec:	61f8      	str	r0, [r7, #28]
        break;
 80066ee:	e010      	b.n	8006712 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066f0:	4b4c      	ldr	r3, [pc, #304]	; (8006824 <UART_SetConfig+0x454>)
 80066f2:	61fb      	str	r3, [r7, #28]
        break;
 80066f4:	e00d      	b.n	8006712 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066f6:	f7fd fd5b 	bl	80041b0 <HAL_RCC_GetSysClockFreq>
 80066fa:	61f8      	str	r0, [r7, #28]
        break;
 80066fc:	e009      	b.n	8006712 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006702:	61fb      	str	r3, [r7, #28]
        break;
 8006704:	e005      	b.n	8006712 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8006706:	2300      	movs	r3, #0
 8006708:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006710:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	2b00      	cmp	r3, #0
 8006716:	d077      	beq.n	8006808 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	005a      	lsls	r2, r3, #1
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	085b      	lsrs	r3, r3, #1
 8006722:	441a      	add	r2, r3
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	fbb2 f3f3 	udiv	r3, r2, r3
 800672c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	2b0f      	cmp	r3, #15
 8006732:	d916      	bls.n	8006762 <UART_SetConfig+0x392>
 8006734:	69bb      	ldr	r3, [r7, #24]
 8006736:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800673a:	d212      	bcs.n	8006762 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800673c:	69bb      	ldr	r3, [r7, #24]
 800673e:	b29b      	uxth	r3, r3
 8006740:	f023 030f 	bic.w	r3, r3, #15
 8006744:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006746:	69bb      	ldr	r3, [r7, #24]
 8006748:	085b      	lsrs	r3, r3, #1
 800674a:	b29b      	uxth	r3, r3
 800674c:	f003 0307 	and.w	r3, r3, #7
 8006750:	b29a      	uxth	r2, r3
 8006752:	8afb      	ldrh	r3, [r7, #22]
 8006754:	4313      	orrs	r3, r2
 8006756:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	8afa      	ldrh	r2, [r7, #22]
 800675e:	60da      	str	r2, [r3, #12]
 8006760:	e052      	b.n	8006808 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006762:	2301      	movs	r3, #1
 8006764:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006768:	e04e      	b.n	8006808 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800676a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800676e:	2b08      	cmp	r3, #8
 8006770:	d827      	bhi.n	80067c2 <UART_SetConfig+0x3f2>
 8006772:	a201      	add	r2, pc, #4	; (adr r2, 8006778 <UART_SetConfig+0x3a8>)
 8006774:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006778:	0800679d 	.word	0x0800679d
 800677c:	080067a5 	.word	0x080067a5
 8006780:	080067ad 	.word	0x080067ad
 8006784:	080067c3 	.word	0x080067c3
 8006788:	080067b3 	.word	0x080067b3
 800678c:	080067c3 	.word	0x080067c3
 8006790:	080067c3 	.word	0x080067c3
 8006794:	080067c3 	.word	0x080067c3
 8006798:	080067bb 	.word	0x080067bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800679c:	f7fd fda0 	bl	80042e0 <HAL_RCC_GetPCLK1Freq>
 80067a0:	61f8      	str	r0, [r7, #28]
        break;
 80067a2:	e014      	b.n	80067ce <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067a4:	f7fd fdb2 	bl	800430c <HAL_RCC_GetPCLK2Freq>
 80067a8:	61f8      	str	r0, [r7, #28]
        break;
 80067aa:	e010      	b.n	80067ce <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067ac:	4b1d      	ldr	r3, [pc, #116]	; (8006824 <UART_SetConfig+0x454>)
 80067ae:	61fb      	str	r3, [r7, #28]
        break;
 80067b0:	e00d      	b.n	80067ce <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067b2:	f7fd fcfd 	bl	80041b0 <HAL_RCC_GetSysClockFreq>
 80067b6:	61f8      	str	r0, [r7, #28]
        break;
 80067b8:	e009      	b.n	80067ce <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067be:	61fb      	str	r3, [r7, #28]
        break;
 80067c0:	e005      	b.n	80067ce <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 80067c2:	2300      	movs	r3, #0
 80067c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80067c6:	2301      	movs	r3, #1
 80067c8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80067cc:	bf00      	nop
    }

    if (pclk != 0U)
 80067ce:	69fb      	ldr	r3, [r7, #28]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d019      	beq.n	8006808 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	085a      	lsrs	r2, r3, #1
 80067da:	69fb      	ldr	r3, [r7, #28]
 80067dc:	441a      	add	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067e6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80067e8:	69bb      	ldr	r3, [r7, #24]
 80067ea:	2b0f      	cmp	r3, #15
 80067ec:	d909      	bls.n	8006802 <UART_SetConfig+0x432>
 80067ee:	69bb      	ldr	r3, [r7, #24]
 80067f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80067f4:	d205      	bcs.n	8006802 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80067f6:	69bb      	ldr	r3, [r7, #24]
 80067f8:	b29a      	uxth	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	60da      	str	r2, [r3, #12]
 8006800:	e002      	b.n	8006808 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2200      	movs	r2, #0
 800680c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006814:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006818:	4618      	mov	r0, r3
 800681a:	3728      	adds	r7, #40	; 0x28
 800681c:	46bd      	mov	sp, r7
 800681e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006822:	bf00      	nop
 8006824:	00f42400 	.word	0x00f42400

08006828 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006828:	b480      	push	{r7}
 800682a:	b083      	sub	sp, #12
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006834:	f003 0308 	and.w	r3, r3, #8
 8006838:	2b00      	cmp	r3, #0
 800683a:	d00a      	beq.n	8006852 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	430a      	orrs	r2, r1
 8006850:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	2b00      	cmp	r3, #0
 800685c:	d00a      	beq.n	8006874 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	430a      	orrs	r2, r1
 8006872:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006878:	f003 0302 	and.w	r3, r3, #2
 800687c:	2b00      	cmp	r3, #0
 800687e:	d00a      	beq.n	8006896 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	430a      	orrs	r2, r1
 8006894:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689a:	f003 0304 	and.w	r3, r3, #4
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d00a      	beq.n	80068b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	430a      	orrs	r2, r1
 80068b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068bc:	f003 0310 	and.w	r3, r3, #16
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d00a      	beq.n	80068da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	430a      	orrs	r2, r1
 80068d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068de:	f003 0320 	and.w	r3, r3, #32
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d00a      	beq.n	80068fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	430a      	orrs	r2, r1
 80068fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006904:	2b00      	cmp	r3, #0
 8006906:	d01a      	beq.n	800693e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	430a      	orrs	r2, r1
 800691c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006922:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006926:	d10a      	bne.n	800693e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	430a      	orrs	r2, r1
 800693c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00a      	beq.n	8006960 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	430a      	orrs	r2, r1
 800695e:	605a      	str	r2, [r3, #4]
  }
}
 8006960:	bf00      	nop
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696a:	4770      	bx	lr

0800696c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b098      	sub	sp, #96	; 0x60
 8006970:	af02      	add	r7, sp, #8
 8006972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2200      	movs	r2, #0
 8006978:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800697c:	f7fc fb70 	bl	8003060 <HAL_GetTick>
 8006980:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 0308 	and.w	r3, r3, #8
 800698c:	2b08      	cmp	r3, #8
 800698e:	d12e      	bne.n	80069ee <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006990:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006994:	9300      	str	r3, [sp, #0]
 8006996:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006998:	2200      	movs	r2, #0
 800699a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 f88c 	bl	8006abc <UART_WaitOnFlagUntilTimeout>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d021      	beq.n	80069ee <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b2:	e853 3f00 	ldrex	r3, [r3]
 80069b6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80069b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069be:	653b      	str	r3, [r7, #80]	; 0x50
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	461a      	mov	r2, r3
 80069c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069c8:	647b      	str	r3, [r7, #68]	; 0x44
 80069ca:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069cc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80069ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80069d0:	e841 2300 	strex	r3, r2, [r1]
 80069d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80069d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1e6      	bne.n	80069aa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2220      	movs	r2, #32
 80069e0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e062      	b.n	8006ab4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f003 0304 	and.w	r3, r3, #4
 80069f8:	2b04      	cmp	r3, #4
 80069fa:	d149      	bne.n	8006a90 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069fc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006a00:	9300      	str	r3, [sp, #0]
 8006a02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006a04:	2200      	movs	r2, #0
 8006a06:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f856 	bl	8006abc <UART_WaitOnFlagUntilTimeout>
 8006a10:	4603      	mov	r3, r0
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d03c      	beq.n	8006a90 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a1e:	e853 3f00 	ldrex	r3, [r3]
 8006a22:	623b      	str	r3, [r7, #32]
   return(result);
 8006a24:	6a3b      	ldr	r3, [r7, #32]
 8006a26:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	461a      	mov	r2, r3
 8006a32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a34:	633b      	str	r3, [r7, #48]	; 0x30
 8006a36:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a38:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006a3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a3c:	e841 2300 	strex	r3, r2, [r1]
 8006a40:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006a42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d1e6      	bne.n	8006a16 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	3308      	adds	r3, #8
 8006a4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	e853 3f00 	ldrex	r3, [r3]
 8006a56:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f023 0301 	bic.w	r3, r3, #1
 8006a5e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	3308      	adds	r3, #8
 8006a66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006a68:	61fa      	str	r2, [r7, #28]
 8006a6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6c:	69b9      	ldr	r1, [r7, #24]
 8006a6e:	69fa      	ldr	r2, [r7, #28]
 8006a70:	e841 2300 	strex	r3, r2, [r1]
 8006a74:	617b      	str	r3, [r7, #20]
   return(result);
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1e5      	bne.n	8006a48 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2220      	movs	r2, #32
 8006a80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	e011      	b.n	8006ab4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2220      	movs	r2, #32
 8006a94:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2220      	movs	r2, #32
 8006a9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006ab2:	2300      	movs	r3, #0
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3758      	adds	r7, #88	; 0x58
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b084      	sub	sp, #16
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	603b      	str	r3, [r7, #0]
 8006ac8:	4613      	mov	r3, r2
 8006aca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006acc:	e049      	b.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ace:	69bb      	ldr	r3, [r7, #24]
 8006ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ad4:	d045      	beq.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ad6:	f7fc fac3 	bl	8003060 <HAL_GetTick>
 8006ada:	4602      	mov	r2, r0
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	69ba      	ldr	r2, [r7, #24]
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d302      	bcc.n	8006aec <UART_WaitOnFlagUntilTimeout+0x30>
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d101      	bne.n	8006af0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006aec:	2303      	movs	r3, #3
 8006aee:	e048      	b.n	8006b82 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f003 0304 	and.w	r3, r3, #4
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d031      	beq.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	69db      	ldr	r3, [r3, #28]
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	d110      	bne.n	8006b2e <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2208      	movs	r2, #8
 8006b12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b14:	68f8      	ldr	r0, [r7, #12]
 8006b16:	f000 f8ff 	bl	8006d18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2208      	movs	r2, #8
 8006b1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e029      	b.n	8006b82 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	69db      	ldr	r3, [r3, #28]
 8006b34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b3c:	d111      	bne.n	8006b62 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b48:	68f8      	ldr	r0, [r7, #12]
 8006b4a:	f000 f8e5 	bl	8006d18 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2220      	movs	r2, #32
 8006b52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2200      	movs	r2, #0
 8006b5a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006b5e:	2303      	movs	r3, #3
 8006b60:	e00f      	b.n	8006b82 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	69da      	ldr	r2, [r3, #28]
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	bf0c      	ite	eq
 8006b72:	2301      	moveq	r3, #1
 8006b74:	2300      	movne	r3, #0
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	461a      	mov	r2, r3
 8006b7a:	79fb      	ldrb	r3, [r7, #7]
 8006b7c:	429a      	cmp	r2, r3
 8006b7e:	d0a6      	beq.n	8006ace <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006b80:	2300      	movs	r3, #0
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	3710      	adds	r7, #16
 8006b86:	46bd      	mov	sp, r7
 8006b88:	bd80      	pop	{r7, pc}
	...

08006b8c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b097      	sub	sp, #92	; 0x5c
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	60f8      	str	r0, [r7, #12]
 8006b94:	60b9      	str	r1, [r7, #8]
 8006b96:	4613      	mov	r3, r2
 8006b98:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	68ba      	ldr	r2, [r7, #8]
 8006b9e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	88fa      	ldrh	r2, [r7, #6]
 8006ba4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	88fa      	ldrh	r2, [r7, #6]
 8006bac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bbe:	d10e      	bne.n	8006bde <UART_Start_Receive_IT+0x52>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d105      	bne.n	8006bd4 <UART_Start_Receive_IT+0x48>
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006bce:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006bd2:	e02d      	b.n	8006c30 <UART_Start_Receive_IT+0xa4>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	22ff      	movs	r2, #255	; 0xff
 8006bd8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006bdc:	e028      	b.n	8006c30 <UART_Start_Receive_IT+0xa4>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	689b      	ldr	r3, [r3, #8]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d10d      	bne.n	8006c02 <UART_Start_Receive_IT+0x76>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	691b      	ldr	r3, [r3, #16]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d104      	bne.n	8006bf8 <UART_Start_Receive_IT+0x6c>
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	22ff      	movs	r2, #255	; 0xff
 8006bf2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006bf6:	e01b      	b.n	8006c30 <UART_Start_Receive_IT+0xa4>
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	227f      	movs	r2, #127	; 0x7f
 8006bfc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006c00:	e016      	b.n	8006c30 <UART_Start_Receive_IT+0xa4>
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006c0a:	d10d      	bne.n	8006c28 <UART_Start_Receive_IT+0x9c>
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d104      	bne.n	8006c1e <UART_Start_Receive_IT+0x92>
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	227f      	movs	r2, #127	; 0x7f
 8006c18:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006c1c:	e008      	b.n	8006c30 <UART_Start_Receive_IT+0xa4>
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	223f      	movs	r2, #63	; 0x3f
 8006c22:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006c26:	e003      	b.n	8006c30 <UART_Start_Receive_IT+0xa4>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2200      	movs	r2, #0
 8006c34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2222      	movs	r2, #34	; 0x22
 8006c3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	3308      	adds	r3, #8
 8006c46:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c4a:	e853 3f00 	ldrex	r3, [r3]
 8006c4e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c52:	f043 0301 	orr.w	r3, r3, #1
 8006c56:	657b      	str	r3, [r7, #84]	; 0x54
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	3308      	adds	r3, #8
 8006c5e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006c60:	64ba      	str	r2, [r7, #72]	; 0x48
 8006c62:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c64:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006c66:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006c68:	e841 2300 	strex	r3, r2, [r1]
 8006c6c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006c6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1e5      	bne.n	8006c40 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	689b      	ldr	r3, [r3, #8]
 8006c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c7c:	d107      	bne.n	8006c8e <UART_Start_Receive_IT+0x102>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d103      	bne.n	8006c8e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	4a21      	ldr	r2, [pc, #132]	; (8006d10 <UART_Start_Receive_IT+0x184>)
 8006c8a:	669a      	str	r2, [r3, #104]	; 0x68
 8006c8c:	e002      	b.n	8006c94 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	4a20      	ldr	r2, [pc, #128]	; (8006d14 <UART_Start_Receive_IT+0x188>)
 8006c92:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	691b      	ldr	r3, [r3, #16]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d019      	beq.n	8006cd0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca4:	e853 3f00 	ldrex	r3, [r3]
 8006ca8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cac:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006cb0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	461a      	mov	r2, r3
 8006cb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cba:	637b      	str	r3, [r7, #52]	; 0x34
 8006cbc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cbe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006cc0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006cc2:	e841 2300 	strex	r3, r2, [r1]
 8006cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1e6      	bne.n	8006c9c <UART_Start_Receive_IT+0x110>
 8006cce:	e018      	b.n	8006d02 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd6:	697b      	ldr	r3, [r7, #20]
 8006cd8:	e853 3f00 	ldrex	r3, [r3]
 8006cdc:	613b      	str	r3, [r7, #16]
   return(result);
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	f043 0320 	orr.w	r3, r3, #32
 8006ce4:	653b      	str	r3, [r7, #80]	; 0x50
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	461a      	mov	r2, r3
 8006cec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006cee:	623b      	str	r3, [r7, #32]
 8006cf0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf2:	69f9      	ldr	r1, [r7, #28]
 8006cf4:	6a3a      	ldr	r2, [r7, #32]
 8006cf6:	e841 2300 	strex	r3, r2, [r1]
 8006cfa:	61bb      	str	r3, [r7, #24]
   return(result);
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d1e6      	bne.n	8006cd0 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006d02:	2300      	movs	r3, #0
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	375c      	adds	r7, #92	; 0x5c
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr
 8006d10:	0800701d 	.word	0x0800701d
 8006d14:	08006e61 	.word	0x08006e61

08006d18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b095      	sub	sp, #84	; 0x54
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d28:	e853 3f00 	ldrex	r3, [r3]
 8006d2c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006d34:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d3e:	643b      	str	r3, [r7, #64]	; 0x40
 8006d40:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d42:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006d44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006d46:	e841 2300 	strex	r3, r2, [r1]
 8006d4a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1e6      	bne.n	8006d20 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	3308      	adds	r3, #8
 8006d58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d5a:	6a3b      	ldr	r3, [r7, #32]
 8006d5c:	e853 3f00 	ldrex	r3, [r3]
 8006d60:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	f023 0301 	bic.w	r3, r3, #1
 8006d68:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	3308      	adds	r3, #8
 8006d70:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d74:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d76:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d7a:	e841 2300 	strex	r3, r2, [r1]
 8006d7e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d1e5      	bne.n	8006d52 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d8a:	2b01      	cmp	r3, #1
 8006d8c:	d118      	bne.n	8006dc0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	e853 3f00 	ldrex	r3, [r3]
 8006d9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	f023 0310 	bic.w	r3, r3, #16
 8006da2:	647b      	str	r3, [r7, #68]	; 0x44
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	461a      	mov	r2, r3
 8006daa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dac:	61bb      	str	r3, [r7, #24]
 8006dae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006db0:	6979      	ldr	r1, [r7, #20]
 8006db2:	69ba      	ldr	r2, [r7, #24]
 8006db4:	e841 2300 	strex	r3, r2, [r1]
 8006db8:	613b      	str	r3, [r7, #16]
   return(result);
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d1e6      	bne.n	8006d8e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2220      	movs	r2, #32
 8006dc4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	669a      	str	r2, [r3, #104]	; 0x68
}
 8006dd4:	bf00      	nop
 8006dd6:	3754      	adds	r7, #84	; 0x54
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dec:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2200      	movs	r2, #0
 8006dfa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006dfe:	68f8      	ldr	r0, [r7, #12]
 8006e00:	f7ff fad0 	bl	80063a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e04:	bf00      	nop
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b088      	sub	sp, #32
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	e853 3f00 	ldrex	r3, [r3]
 8006e20:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e28:	61fb      	str	r3, [r7, #28]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	461a      	mov	r2, r3
 8006e30:	69fb      	ldr	r3, [r7, #28]
 8006e32:	61bb      	str	r3, [r7, #24]
 8006e34:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e36:	6979      	ldr	r1, [r7, #20]
 8006e38:	69ba      	ldr	r2, [r7, #24]
 8006e3a:	e841 2300 	strex	r3, r2, [r1]
 8006e3e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d1e6      	bne.n	8006e14 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2220      	movs	r2, #32
 8006e4a:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2200      	movs	r2, #0
 8006e50:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e52:	6878      	ldr	r0, [r7, #4]
 8006e54:	f7ff fa9c 	bl	8006390 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e58:	bf00      	nop
 8006e5a:	3720      	adds	r7, #32
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}

08006e60 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b09c      	sub	sp, #112	; 0x70
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006e6e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e78:	2b22      	cmp	r3, #34	; 0x22
 8006e7a:	f040 80be 	bne.w	8006ffa <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006e84:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006e88:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8006e8c:	b2d9      	uxtb	r1, r3
 8006e8e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8006e92:	b2da      	uxtb	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e98:	400a      	ands	r2, r1
 8006e9a:	b2d2      	uxtb	r2, r2
 8006e9c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ea2:	1c5a      	adds	r2, r3, #1
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	3b01      	subs	r3, #1
 8006eb2:	b29a      	uxth	r2, r3
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	f040 80a3 	bne.w	800700e <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ece:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ed0:	e853 3f00 	ldrex	r3, [r3]
 8006ed4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006ed6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ed8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006edc:	66bb      	str	r3, [r7, #104]	; 0x68
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006ee6:	65bb      	str	r3, [r7, #88]	; 0x58
 8006ee8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eea:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006eec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006eee:	e841 2300 	strex	r3, r2, [r1]
 8006ef2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006ef4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d1e6      	bne.n	8006ec8 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	3308      	adds	r3, #8
 8006f00:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f04:	e853 3f00 	ldrex	r3, [r3]
 8006f08:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006f0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f0c:	f023 0301 	bic.w	r3, r3, #1
 8006f10:	667b      	str	r3, [r7, #100]	; 0x64
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	3308      	adds	r3, #8
 8006f18:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006f1a:	647a      	str	r2, [r7, #68]	; 0x44
 8006f1c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f1e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006f20:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f22:	e841 2300 	strex	r3, r2, [r1]
 8006f26:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006f28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d1e5      	bne.n	8006efa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2220      	movs	r2, #32
 8006f32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a34      	ldr	r2, [pc, #208]	; (8007018 <UART_RxISR_8BIT+0x1b8>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d01f      	beq.n	8006f8c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d018      	beq.n	8006f8c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f62:	e853 3f00 	ldrex	r3, [r3]
 8006f66:	623b      	str	r3, [r7, #32]
   return(result);
 8006f68:	6a3b      	ldr	r3, [r7, #32]
 8006f6a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006f6e:	663b      	str	r3, [r7, #96]	; 0x60
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	461a      	mov	r2, r3
 8006f76:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006f78:	633b      	str	r3, [r7, #48]	; 0x30
 8006f7a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006f7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f80:	e841 2300 	strex	r3, r2, [r1]
 8006f84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d1e6      	bne.n	8006f5a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d12e      	bne.n	8006ff2 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	e853 3f00 	ldrex	r3, [r3]
 8006fa6:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f023 0310 	bic.w	r3, r3, #16
 8006fae:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fb8:	61fb      	str	r3, [r7, #28]
 8006fba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fbc:	69b9      	ldr	r1, [r7, #24]
 8006fbe:	69fa      	ldr	r2, [r7, #28]
 8006fc0:	e841 2300 	strex	r3, r2, [r1]
 8006fc4:	617b      	str	r3, [r7, #20]
   return(result);
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1e6      	bne.n	8006f9a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	69db      	ldr	r3, [r3, #28]
 8006fd2:	f003 0310 	and.w	r3, r3, #16
 8006fd6:	2b10      	cmp	r3, #16
 8006fd8:	d103      	bne.n	8006fe2 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2210      	movs	r2, #16
 8006fe0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006fe8:	4619      	mov	r1, r3
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f7ff f9e4 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006ff0:	e00d      	b.n	800700e <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f7fb fc78 	bl	80028e8 <HAL_UART_RxCpltCallback>
}
 8006ff8:	e009      	b.n	800700e <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	8b1b      	ldrh	r3, [r3, #24]
 8007000:	b29a      	uxth	r2, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f042 0208 	orr.w	r2, r2, #8
 800700a:	b292      	uxth	r2, r2
 800700c:	831a      	strh	r2, [r3, #24]
}
 800700e:	bf00      	nop
 8007010:	3770      	adds	r7, #112	; 0x70
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}
 8007016:	bf00      	nop
 8007018:	40008000 	.word	0x40008000

0800701c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b09c      	sub	sp, #112	; 0x70
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800702a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007034:	2b22      	cmp	r3, #34	; 0x22
 8007036:	f040 80be 	bne.w	80071b6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007040:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007048:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800704a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800704e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8007052:	4013      	ands	r3, r2
 8007054:	b29a      	uxth	r2, r3
 8007056:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007058:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800705e:	1c9a      	adds	r2, r3, #2
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800706a:	b29b      	uxth	r3, r3
 800706c:	3b01      	subs	r3, #1
 800706e:	b29a      	uxth	r2, r3
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800707c:	b29b      	uxth	r3, r3
 800707e:	2b00      	cmp	r3, #0
 8007080:	f040 80a3 	bne.w	80071ca <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800708c:	e853 3f00 	ldrex	r3, [r3]
 8007090:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007092:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007094:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007098:	667b      	str	r3, [r7, #100]	; 0x64
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80070a2:	657b      	str	r3, [r7, #84]	; 0x54
 80070a4:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80070a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80070aa:	e841 2300 	strex	r3, r2, [r1]
 80070ae:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80070b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1e6      	bne.n	8007084 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	3308      	adds	r3, #8
 80070bc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070c0:	e853 3f00 	ldrex	r3, [r3]
 80070c4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80070c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070c8:	f023 0301 	bic.w	r3, r3, #1
 80070cc:	663b      	str	r3, [r7, #96]	; 0x60
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	3308      	adds	r3, #8
 80070d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80070d6:	643a      	str	r2, [r7, #64]	; 0x40
 80070d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80070dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80070de:	e841 2300 	strex	r3, r2, [r1]
 80070e2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80070e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d1e5      	bne.n	80070b6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2220      	movs	r2, #32
 80070ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a34      	ldr	r2, [pc, #208]	; (80071d4 <UART_RxISR_16BIT+0x1b8>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d01f      	beq.n	8007148 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d018      	beq.n	8007148 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800711c:	6a3b      	ldr	r3, [r7, #32]
 800711e:	e853 3f00 	ldrex	r3, [r3]
 8007122:	61fb      	str	r3, [r7, #28]
   return(result);
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800712a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	461a      	mov	r2, r3
 8007132:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007134:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007136:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007138:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800713a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800713c:	e841 2300 	strex	r3, r2, [r1]
 8007140:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1e6      	bne.n	8007116 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800714c:	2b01      	cmp	r3, #1
 800714e:	d12e      	bne.n	80071ae <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2200      	movs	r2, #0
 8007154:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	e853 3f00 	ldrex	r3, [r3]
 8007162:	60bb      	str	r3, [r7, #8]
   return(result);
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	f023 0310 	bic.w	r3, r3, #16
 800716a:	65bb      	str	r3, [r7, #88]	; 0x58
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	461a      	mov	r2, r3
 8007172:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007174:	61bb      	str	r3, [r7, #24]
 8007176:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007178:	6979      	ldr	r1, [r7, #20]
 800717a:	69ba      	ldr	r2, [r7, #24]
 800717c:	e841 2300 	strex	r3, r2, [r1]
 8007180:	613b      	str	r3, [r7, #16]
   return(result);
 8007182:	693b      	ldr	r3, [r7, #16]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1e6      	bne.n	8007156 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	69db      	ldr	r3, [r3, #28]
 800718e:	f003 0310 	and.w	r3, r3, #16
 8007192:	2b10      	cmp	r3, #16
 8007194:	d103      	bne.n	800719e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	2210      	movs	r2, #16
 800719c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80071a4:	4619      	mov	r1, r3
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f7ff f906 	bl	80063b8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80071ac:	e00d      	b.n	80071ca <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f7fb fb9a 	bl	80028e8 <HAL_UART_RxCpltCallback>
}
 80071b4:	e009      	b.n	80071ca <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	8b1b      	ldrh	r3, [r3, #24]
 80071bc:	b29a      	uxth	r2, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f042 0208 	orr.w	r2, r2, #8
 80071c6:	b292      	uxth	r2, r2
 80071c8:	831a      	strh	r2, [r3, #24]
}
 80071ca:	bf00      	nop
 80071cc:	3770      	adds	r7, #112	; 0x70
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	40008000 	.word	0x40008000

080071d8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80071d8:	b480      	push	{r7}
 80071da:	b083      	sub	sp, #12
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80071e0:	bf00      	nop
 80071e2:	370c      	adds	r7, #12
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr

080071ec <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80071f0:	4904      	ldr	r1, [pc, #16]	; (8007204 <MX_FATFS_Init+0x18>)
 80071f2:	4805      	ldr	r0, [pc, #20]	; (8007208 <MX_FATFS_Init+0x1c>)
 80071f4:	f002 ff78 	bl	800a0e8 <FATFS_LinkDriver>
 80071f8:	4603      	mov	r3, r0
 80071fa:	461a      	mov	r2, r3
 80071fc:	4b03      	ldr	r3, [pc, #12]	; (800720c <MX_FATFS_Init+0x20>)
 80071fe:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007200:	bf00      	nop
 8007202:	bd80      	pop	{r7, pc}
 8007204:	200024ec 	.word	0x200024ec
 8007208:	20000078 	.word	0x20000078
 800720c:	200024e8 	.word	0x200024e8

08007210 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007210:	b480      	push	{r7}
 8007212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007214:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007216:	4618      	mov	r0, r3
 8007218:	46bd      	mov	sp, r7
 800721a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721e:	4770      	bx	lr

08007220 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
 8007226:	4603      	mov	r3, r0
 8007228:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize ( pdrv);
 800722a:	79fb      	ldrb	r3, [r7, #7]
 800722c:	4618      	mov	r0, r3
 800722e:	f7f9 ffed 	bl	800120c <SD_disk_initialize>
 8007232:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8007234:	4618      	mov	r0, r3
 8007236:	3708      	adds	r7, #8
 8007238:	46bd      	mov	sp, r7
 800723a:	bd80      	pop	{r7, pc}

0800723c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b082      	sub	sp, #8
 8007240:	af00      	add	r7, sp, #0
 8007242:	4603      	mov	r3, r0
 8007244:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status ( pdrv);
 8007246:	79fb      	ldrb	r3, [r7, #7]
 8007248:	4618      	mov	r0, r3
 800724a:	f7fa f8c5 	bl	80013d8 <SD_disk_status>
 800724e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8007250:	4618      	mov	r0, r3
 8007252:	3708      	adds	r7, #8
 8007254:	46bd      	mov	sp, r7
 8007256:	bd80      	pop	{r7, pc}

08007258 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b084      	sub	sp, #16
 800725c:	af00      	add	r7, sp, #0
 800725e:	60b9      	str	r1, [r7, #8]
 8007260:	607a      	str	r2, [r7, #4]
 8007262:	603b      	str	r3, [r7, #0]
 8007264:	4603      	mov	r3, r0
 8007266:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read ( pdrv, buff,  sector,  count);
 8007268:	7bf8      	ldrb	r0, [r7, #15]
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	68b9      	ldr	r1, [r7, #8]
 8007270:	f7fa f8c8 	bl	8001404 <SD_disk_read>
 8007274:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8007276:	4618      	mov	r0, r3
 8007278:	3710      	adds	r7, #16
 800727a:	46bd      	mov	sp, r7
 800727c:	bd80      	pop	{r7, pc}

0800727e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800727e:	b580      	push	{r7, lr}
 8007280:	b084      	sub	sp, #16
 8007282:	af00      	add	r7, sp, #0
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	607a      	str	r2, [r7, #4]
 8007288:	603b      	str	r3, [r7, #0]
 800728a:	4603      	mov	r3, r0
 800728c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write ( pdrv, buff,  sector,  count);
 800728e:	7bf8      	ldrb	r0, [r7, #15]
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	68b9      	ldr	r1, [r7, #8]
 8007296:	f7fa f91f 	bl	80014d8 <SD_disk_write>
 800729a:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800729c:	4618      	mov	r0, r3
 800729e:	3710      	adds	r7, #16
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}

080072a4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b082      	sub	sp, #8
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	4603      	mov	r3, r0
 80072ac:	603a      	str	r2, [r7, #0]
 80072ae:	71fb      	strb	r3, [r7, #7]
 80072b0:	460b      	mov	r3, r1
 80072b2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl ( pdrv,  cmd, buff);
 80072b4:	79b9      	ldrb	r1, [r7, #6]
 80072b6:	79fb      	ldrb	r3, [r7, #7]
 80072b8:	683a      	ldr	r2, [r7, #0]
 80072ba:	4618      	mov	r0, r3
 80072bc:	f7fa f990 	bl	80015e0 <SD_disk_ioctl>
 80072c0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3708      	adds	r7, #8
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
	...

080072cc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	4603      	mov	r3, r0
 80072d4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 80072d6:	79fb      	ldrb	r3, [r7, #7]
 80072d8:	4a08      	ldr	r2, [pc, #32]	; (80072fc <disk_status+0x30>)
 80072da:	009b      	lsls	r3, r3, #2
 80072dc:	4413      	add	r3, r2
 80072de:	685b      	ldr	r3, [r3, #4]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	79fa      	ldrb	r2, [r7, #7]
 80072e4:	4905      	ldr	r1, [pc, #20]	; (80072fc <disk_status+0x30>)
 80072e6:	440a      	add	r2, r1
 80072e8:	7a12      	ldrb	r2, [r2, #8]
 80072ea:	4610      	mov	r0, r2
 80072ec:	4798      	blx	r3
 80072ee:	4603      	mov	r3, r0
 80072f0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80072f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80072f4:	4618      	mov	r0, r3
 80072f6:	3710      	adds	r7, #16
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}
 80072fc:	20002718 	.word	0x20002718

08007300 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	4603      	mov	r3, r0
 8007308:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800730a:	2300      	movs	r3, #0
 800730c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800730e:	79fb      	ldrb	r3, [r7, #7]
 8007310:	4a0d      	ldr	r2, [pc, #52]	; (8007348 <disk_initialize+0x48>)
 8007312:	5cd3      	ldrb	r3, [r2, r3]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d111      	bne.n	800733c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007318:	79fb      	ldrb	r3, [r7, #7]
 800731a:	4a0b      	ldr	r2, [pc, #44]	; (8007348 <disk_initialize+0x48>)
 800731c:	2101      	movs	r1, #1
 800731e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007320:	79fb      	ldrb	r3, [r7, #7]
 8007322:	4a09      	ldr	r2, [pc, #36]	; (8007348 <disk_initialize+0x48>)
 8007324:	009b      	lsls	r3, r3, #2
 8007326:	4413      	add	r3, r2
 8007328:	685b      	ldr	r3, [r3, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	79fa      	ldrb	r2, [r7, #7]
 800732e:	4906      	ldr	r1, [pc, #24]	; (8007348 <disk_initialize+0x48>)
 8007330:	440a      	add	r2, r1
 8007332:	7a12      	ldrb	r2, [r2, #8]
 8007334:	4610      	mov	r0, r2
 8007336:	4798      	blx	r3
 8007338:	4603      	mov	r3, r0
 800733a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800733c:	7bfb      	ldrb	r3, [r7, #15]
}
 800733e:	4618      	mov	r0, r3
 8007340:	3710      	adds	r7, #16
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	20002718 	.word	0x20002718

0800734c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800734c:	b590      	push	{r4, r7, lr}
 800734e:	b087      	sub	sp, #28
 8007350:	af00      	add	r7, sp, #0
 8007352:	60b9      	str	r1, [r7, #8]
 8007354:	607a      	str	r2, [r7, #4]
 8007356:	603b      	str	r3, [r7, #0]
 8007358:	4603      	mov	r3, r0
 800735a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800735c:	7bfb      	ldrb	r3, [r7, #15]
 800735e:	4a0a      	ldr	r2, [pc, #40]	; (8007388 <disk_read+0x3c>)
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	4413      	add	r3, r2
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	689c      	ldr	r4, [r3, #8]
 8007368:	7bfb      	ldrb	r3, [r7, #15]
 800736a:	4a07      	ldr	r2, [pc, #28]	; (8007388 <disk_read+0x3c>)
 800736c:	4413      	add	r3, r2
 800736e:	7a18      	ldrb	r0, [r3, #8]
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	68b9      	ldr	r1, [r7, #8]
 8007376:	47a0      	blx	r4
 8007378:	4603      	mov	r3, r0
 800737a:	75fb      	strb	r3, [r7, #23]
  return res;
 800737c:	7dfb      	ldrb	r3, [r7, #23]
}
 800737e:	4618      	mov	r0, r3
 8007380:	371c      	adds	r7, #28
 8007382:	46bd      	mov	sp, r7
 8007384:	bd90      	pop	{r4, r7, pc}
 8007386:	bf00      	nop
 8007388:	20002718 	.word	0x20002718

0800738c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800738c:	b590      	push	{r4, r7, lr}
 800738e:	b087      	sub	sp, #28
 8007390:	af00      	add	r7, sp, #0
 8007392:	60b9      	str	r1, [r7, #8]
 8007394:	607a      	str	r2, [r7, #4]
 8007396:	603b      	str	r3, [r7, #0]
 8007398:	4603      	mov	r3, r0
 800739a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800739c:	7bfb      	ldrb	r3, [r7, #15]
 800739e:	4a0a      	ldr	r2, [pc, #40]	; (80073c8 <disk_write+0x3c>)
 80073a0:	009b      	lsls	r3, r3, #2
 80073a2:	4413      	add	r3, r2
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	68dc      	ldr	r4, [r3, #12]
 80073a8:	7bfb      	ldrb	r3, [r7, #15]
 80073aa:	4a07      	ldr	r2, [pc, #28]	; (80073c8 <disk_write+0x3c>)
 80073ac:	4413      	add	r3, r2
 80073ae:	7a18      	ldrb	r0, [r3, #8]
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	68b9      	ldr	r1, [r7, #8]
 80073b6:	47a0      	blx	r4
 80073b8:	4603      	mov	r3, r0
 80073ba:	75fb      	strb	r3, [r7, #23]
  return res;
 80073bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80073be:	4618      	mov	r0, r3
 80073c0:	371c      	adds	r7, #28
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd90      	pop	{r4, r7, pc}
 80073c6:	bf00      	nop
 80073c8:	20002718 	.word	0x20002718

080073cc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b084      	sub	sp, #16
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	4603      	mov	r3, r0
 80073d4:	603a      	str	r2, [r7, #0]
 80073d6:	71fb      	strb	r3, [r7, #7]
 80073d8:	460b      	mov	r3, r1
 80073da:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80073dc:	79fb      	ldrb	r3, [r7, #7]
 80073de:	4a09      	ldr	r2, [pc, #36]	; (8007404 <disk_ioctl+0x38>)
 80073e0:	009b      	lsls	r3, r3, #2
 80073e2:	4413      	add	r3, r2
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	691b      	ldr	r3, [r3, #16]
 80073e8:	79fa      	ldrb	r2, [r7, #7]
 80073ea:	4906      	ldr	r1, [pc, #24]	; (8007404 <disk_ioctl+0x38>)
 80073ec:	440a      	add	r2, r1
 80073ee:	7a10      	ldrb	r0, [r2, #8]
 80073f0:	79b9      	ldrb	r1, [r7, #6]
 80073f2:	683a      	ldr	r2, [r7, #0]
 80073f4:	4798      	blx	r3
 80073f6:	4603      	mov	r3, r0
 80073f8:	73fb      	strb	r3, [r7, #15]
  return res;
 80073fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073fc:	4618      	mov	r0, r3
 80073fe:	3710      	adds	r7, #16
 8007400:	46bd      	mov	sp, r7
 8007402:	bd80      	pop	{r7, pc}
 8007404:	20002718 	.word	0x20002718

08007408 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007408:	b480      	push	{r7}
 800740a:	b085      	sub	sp, #20
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	3301      	adds	r3, #1
 8007414:	781b      	ldrb	r3, [r3, #0]
 8007416:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007418:	89fb      	ldrh	r3, [r7, #14]
 800741a:	021b      	lsls	r3, r3, #8
 800741c:	b21a      	sxth	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	b21b      	sxth	r3, r3
 8007424:	4313      	orrs	r3, r2
 8007426:	b21b      	sxth	r3, r3
 8007428:	81fb      	strh	r3, [r7, #14]
	return rv;
 800742a:	89fb      	ldrh	r3, [r7, #14]
}
 800742c:	4618      	mov	r0, r3
 800742e:	3714      	adds	r7, #20
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr

08007438 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007438:	b480      	push	{r7}
 800743a:	b085      	sub	sp, #20
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	3303      	adds	r3, #3
 8007444:	781b      	ldrb	r3, [r3, #0]
 8007446:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	021b      	lsls	r3, r3, #8
 800744c:	687a      	ldr	r2, [r7, #4]
 800744e:	3202      	adds	r2, #2
 8007450:	7812      	ldrb	r2, [r2, #0]
 8007452:	4313      	orrs	r3, r2
 8007454:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	021b      	lsls	r3, r3, #8
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	3201      	adds	r2, #1
 800745e:	7812      	ldrb	r2, [r2, #0]
 8007460:	4313      	orrs	r3, r2
 8007462:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	021b      	lsls	r3, r3, #8
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	7812      	ldrb	r2, [r2, #0]
 800746c:	4313      	orrs	r3, r2
 800746e:	60fb      	str	r3, [r7, #12]
	return rv;
 8007470:	68fb      	ldr	r3, [r7, #12]
}
 8007472:	4618      	mov	r0, r3
 8007474:	3714      	adds	r7, #20
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr

0800747e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800747e:	b480      	push	{r7}
 8007480:	b083      	sub	sp, #12
 8007482:	af00      	add	r7, sp, #0
 8007484:	6078      	str	r0, [r7, #4]
 8007486:	460b      	mov	r3, r1
 8007488:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	1c5a      	adds	r2, r3, #1
 800748e:	607a      	str	r2, [r7, #4]
 8007490:	887a      	ldrh	r2, [r7, #2]
 8007492:	b2d2      	uxtb	r2, r2
 8007494:	701a      	strb	r2, [r3, #0]
 8007496:	887b      	ldrh	r3, [r7, #2]
 8007498:	0a1b      	lsrs	r3, r3, #8
 800749a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	1c5a      	adds	r2, r3, #1
 80074a0:	607a      	str	r2, [r7, #4]
 80074a2:	887a      	ldrh	r2, [r7, #2]
 80074a4:	b2d2      	uxtb	r2, r2
 80074a6:	701a      	strb	r2, [r3, #0]
}
 80074a8:	bf00      	nop
 80074aa:	370c      	adds	r7, #12
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
 80074bc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	1c5a      	adds	r2, r3, #1
 80074c2:	607a      	str	r2, [r7, #4]
 80074c4:	683a      	ldr	r2, [r7, #0]
 80074c6:	b2d2      	uxtb	r2, r2
 80074c8:	701a      	strb	r2, [r3, #0]
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	0a1b      	lsrs	r3, r3, #8
 80074ce:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	1c5a      	adds	r2, r3, #1
 80074d4:	607a      	str	r2, [r7, #4]
 80074d6:	683a      	ldr	r2, [r7, #0]
 80074d8:	b2d2      	uxtb	r2, r2
 80074da:	701a      	strb	r2, [r3, #0]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	0a1b      	lsrs	r3, r3, #8
 80074e0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	1c5a      	adds	r2, r3, #1
 80074e6:	607a      	str	r2, [r7, #4]
 80074e8:	683a      	ldr	r2, [r7, #0]
 80074ea:	b2d2      	uxtb	r2, r2
 80074ec:	701a      	strb	r2, [r3, #0]
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	0a1b      	lsrs	r3, r3, #8
 80074f2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	1c5a      	adds	r2, r3, #1
 80074f8:	607a      	str	r2, [r7, #4]
 80074fa:	683a      	ldr	r2, [r7, #0]
 80074fc:	b2d2      	uxtb	r2, r2
 80074fe:	701a      	strb	r2, [r3, #0]
}
 8007500:	bf00      	nop
 8007502:	370c      	adds	r7, #12
 8007504:	46bd      	mov	sp, r7
 8007506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750a:	4770      	bx	lr

0800750c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800750c:	b480      	push	{r7}
 800750e:	b087      	sub	sp, #28
 8007510:	af00      	add	r7, sp, #0
 8007512:	60f8      	str	r0, [r7, #12]
 8007514:	60b9      	str	r1, [r7, #8]
 8007516:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d00d      	beq.n	8007542 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007526:	693a      	ldr	r2, [r7, #16]
 8007528:	1c53      	adds	r3, r2, #1
 800752a:	613b      	str	r3, [r7, #16]
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	1c59      	adds	r1, r3, #1
 8007530:	6179      	str	r1, [r7, #20]
 8007532:	7812      	ldrb	r2, [r2, #0]
 8007534:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	3b01      	subs	r3, #1
 800753a:	607b      	str	r3, [r7, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d1f1      	bne.n	8007526 <mem_cpy+0x1a>
	}
}
 8007542:	bf00      	nop
 8007544:	371c      	adds	r7, #28
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr

0800754e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800754e:	b480      	push	{r7}
 8007550:	b087      	sub	sp, #28
 8007552:	af00      	add	r7, sp, #0
 8007554:	60f8      	str	r0, [r7, #12]
 8007556:	60b9      	str	r1, [r7, #8]
 8007558:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	1c5a      	adds	r2, r3, #1
 8007562:	617a      	str	r2, [r7, #20]
 8007564:	68ba      	ldr	r2, [r7, #8]
 8007566:	b2d2      	uxtb	r2, r2
 8007568:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	3b01      	subs	r3, #1
 800756e:	607b      	str	r3, [r7, #4]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1f3      	bne.n	800755e <mem_set+0x10>
}
 8007576:	bf00      	nop
 8007578:	bf00      	nop
 800757a:	371c      	adds	r7, #28
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007584:	b480      	push	{r7}
 8007586:	b089      	sub	sp, #36	; 0x24
 8007588:	af00      	add	r7, sp, #0
 800758a:	60f8      	str	r0, [r7, #12]
 800758c:	60b9      	str	r1, [r7, #8]
 800758e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	61fb      	str	r3, [r7, #28]
 8007594:	68bb      	ldr	r3, [r7, #8]
 8007596:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007598:	2300      	movs	r3, #0
 800759a:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800759c:	69fb      	ldr	r3, [r7, #28]
 800759e:	1c5a      	adds	r2, r3, #1
 80075a0:	61fa      	str	r2, [r7, #28]
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	4619      	mov	r1, r3
 80075a6:	69bb      	ldr	r3, [r7, #24]
 80075a8:	1c5a      	adds	r2, r3, #1
 80075aa:	61ba      	str	r2, [r7, #24]
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	1acb      	subs	r3, r1, r3
 80075b0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	3b01      	subs	r3, #1
 80075b6:	607b      	str	r3, [r7, #4]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d002      	beq.n	80075c4 <mem_cmp+0x40>
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d0eb      	beq.n	800759c <mem_cmp+0x18>

	return r;
 80075c4:	697b      	ldr	r3, [r7, #20]
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3724      	adds	r7, #36	; 0x24
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr

080075d2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80075d2:	b480      	push	{r7}
 80075d4:	b083      	sub	sp, #12
 80075d6:	af00      	add	r7, sp, #0
 80075d8:	6078      	str	r0, [r7, #4]
 80075da:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80075dc:	e002      	b.n	80075e4 <chk_chr+0x12>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	3301      	adds	r3, #1
 80075e2:	607b      	str	r3, [r7, #4]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d005      	beq.n	80075f8 <chk_chr+0x26>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	781b      	ldrb	r3, [r3, #0]
 80075f0:	461a      	mov	r2, r3
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d1f2      	bne.n	80075de <chk_chr+0xc>
	return *str;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	781b      	ldrb	r3, [r3, #0]
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007612:	2300      	movs	r3, #0
 8007614:	60bb      	str	r3, [r7, #8]
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	60fb      	str	r3, [r7, #12]
 800761a:	e029      	b.n	8007670 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800761c:	4a27      	ldr	r2, [pc, #156]	; (80076bc <chk_lock+0xb4>)
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	011b      	lsls	r3, r3, #4
 8007622:	4413      	add	r3, r2
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d01d      	beq.n	8007666 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800762a:	4a24      	ldr	r2, [pc, #144]	; (80076bc <chk_lock+0xb4>)
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	011b      	lsls	r3, r3, #4
 8007630:	4413      	add	r3, r2
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	429a      	cmp	r2, r3
 800763a:	d116      	bne.n	800766a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800763c:	4a1f      	ldr	r2, [pc, #124]	; (80076bc <chk_lock+0xb4>)
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	011b      	lsls	r3, r3, #4
 8007642:	4413      	add	r3, r2
 8007644:	3304      	adds	r3, #4
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800764c:	429a      	cmp	r2, r3
 800764e:	d10c      	bne.n	800766a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007650:	4a1a      	ldr	r2, [pc, #104]	; (80076bc <chk_lock+0xb4>)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	011b      	lsls	r3, r3, #4
 8007656:	4413      	add	r3, r2
 8007658:	3308      	adds	r3, #8
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007660:	429a      	cmp	r2, r3
 8007662:	d102      	bne.n	800766a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007664:	e007      	b.n	8007676 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8007666:	2301      	movs	r3, #1
 8007668:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	3301      	adds	r3, #1
 800766e:	60fb      	str	r3, [r7, #12]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2b01      	cmp	r3, #1
 8007674:	d9d2      	bls.n	800761c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2b02      	cmp	r3, #2
 800767a:	d109      	bne.n	8007690 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	2b00      	cmp	r3, #0
 8007680:	d102      	bne.n	8007688 <chk_lock+0x80>
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	2b02      	cmp	r3, #2
 8007686:	d101      	bne.n	800768c <chk_lock+0x84>
 8007688:	2300      	movs	r3, #0
 800768a:	e010      	b.n	80076ae <chk_lock+0xa6>
 800768c:	2312      	movs	r3, #18
 800768e:	e00e      	b.n	80076ae <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d108      	bne.n	80076a8 <chk_lock+0xa0>
 8007696:	4a09      	ldr	r2, [pc, #36]	; (80076bc <chk_lock+0xb4>)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	011b      	lsls	r3, r3, #4
 800769c:	4413      	add	r3, r2
 800769e:	330c      	adds	r3, #12
 80076a0:	881b      	ldrh	r3, [r3, #0]
 80076a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076a6:	d101      	bne.n	80076ac <chk_lock+0xa4>
 80076a8:	2310      	movs	r3, #16
 80076aa:	e000      	b.n	80076ae <chk_lock+0xa6>
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3714      	adds	r7, #20
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	200024f8 	.word	0x200024f8

080076c0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80076c0:	b480      	push	{r7}
 80076c2:	b083      	sub	sp, #12
 80076c4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80076c6:	2300      	movs	r3, #0
 80076c8:	607b      	str	r3, [r7, #4]
 80076ca:	e002      	b.n	80076d2 <enq_lock+0x12>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	3301      	adds	r3, #1
 80076d0:	607b      	str	r3, [r7, #4]
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d806      	bhi.n	80076e6 <enq_lock+0x26>
 80076d8:	4a09      	ldr	r2, [pc, #36]	; (8007700 <enq_lock+0x40>)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	011b      	lsls	r3, r3, #4
 80076de:	4413      	add	r3, r2
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1f2      	bne.n	80076cc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	bf14      	ite	ne
 80076ec:	2301      	movne	r3, #1
 80076ee:	2300      	moveq	r3, #0
 80076f0:	b2db      	uxtb	r3, r3
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	370c      	adds	r7, #12
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop
 8007700:	200024f8 	.word	0x200024f8

08007704 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007704:	b480      	push	{r7}
 8007706:	b085      	sub	sp, #20
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800770e:	2300      	movs	r3, #0
 8007710:	60fb      	str	r3, [r7, #12]
 8007712:	e01f      	b.n	8007754 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007714:	4a41      	ldr	r2, [pc, #260]	; (800781c <inc_lock+0x118>)
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	011b      	lsls	r3, r3, #4
 800771a:	4413      	add	r3, r2
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	429a      	cmp	r2, r3
 8007724:	d113      	bne.n	800774e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007726:	4a3d      	ldr	r2, [pc, #244]	; (800781c <inc_lock+0x118>)
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	011b      	lsls	r3, r3, #4
 800772c:	4413      	add	r3, r2
 800772e:	3304      	adds	r3, #4
 8007730:	681a      	ldr	r2, [r3, #0]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007736:	429a      	cmp	r2, r3
 8007738:	d109      	bne.n	800774e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800773a:	4a38      	ldr	r2, [pc, #224]	; (800781c <inc_lock+0x118>)
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	011b      	lsls	r3, r3, #4
 8007740:	4413      	add	r3, r2
 8007742:	3308      	adds	r3, #8
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800774a:	429a      	cmp	r2, r3
 800774c:	d006      	beq.n	800775c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	3301      	adds	r3, #1
 8007752:	60fb      	str	r3, [r7, #12]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	2b01      	cmp	r3, #1
 8007758:	d9dc      	bls.n	8007714 <inc_lock+0x10>
 800775a:	e000      	b.n	800775e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800775c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2b02      	cmp	r3, #2
 8007762:	d132      	bne.n	80077ca <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007764:	2300      	movs	r3, #0
 8007766:	60fb      	str	r3, [r7, #12]
 8007768:	e002      	b.n	8007770 <inc_lock+0x6c>
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	3301      	adds	r3, #1
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2b01      	cmp	r3, #1
 8007774:	d806      	bhi.n	8007784 <inc_lock+0x80>
 8007776:	4a29      	ldr	r2, [pc, #164]	; (800781c <inc_lock+0x118>)
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	011b      	lsls	r3, r3, #4
 800777c:	4413      	add	r3, r2
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d1f2      	bne.n	800776a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2b02      	cmp	r3, #2
 8007788:	d101      	bne.n	800778e <inc_lock+0x8a>
 800778a:	2300      	movs	r3, #0
 800778c:	e040      	b.n	8007810 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	4922      	ldr	r1, [pc, #136]	; (800781c <inc_lock+0x118>)
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	011b      	lsls	r3, r3, #4
 8007798:	440b      	add	r3, r1
 800779a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	689a      	ldr	r2, [r3, #8]
 80077a0:	491e      	ldr	r1, [pc, #120]	; (800781c <inc_lock+0x118>)
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	011b      	lsls	r3, r3, #4
 80077a6:	440b      	add	r3, r1
 80077a8:	3304      	adds	r3, #4
 80077aa:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	695a      	ldr	r2, [r3, #20]
 80077b0:	491a      	ldr	r1, [pc, #104]	; (800781c <inc_lock+0x118>)
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	011b      	lsls	r3, r3, #4
 80077b6:	440b      	add	r3, r1
 80077b8:	3308      	adds	r3, #8
 80077ba:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80077bc:	4a17      	ldr	r2, [pc, #92]	; (800781c <inc_lock+0x118>)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	011b      	lsls	r3, r3, #4
 80077c2:	4413      	add	r3, r2
 80077c4:	330c      	adds	r3, #12
 80077c6:	2200      	movs	r2, #0
 80077c8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d009      	beq.n	80077e4 <inc_lock+0xe0>
 80077d0:	4a12      	ldr	r2, [pc, #72]	; (800781c <inc_lock+0x118>)
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	011b      	lsls	r3, r3, #4
 80077d6:	4413      	add	r3, r2
 80077d8:	330c      	adds	r3, #12
 80077da:	881b      	ldrh	r3, [r3, #0]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d001      	beq.n	80077e4 <inc_lock+0xe0>
 80077e0:	2300      	movs	r3, #0
 80077e2:	e015      	b.n	8007810 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d108      	bne.n	80077fc <inc_lock+0xf8>
 80077ea:	4a0c      	ldr	r2, [pc, #48]	; (800781c <inc_lock+0x118>)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	011b      	lsls	r3, r3, #4
 80077f0:	4413      	add	r3, r2
 80077f2:	330c      	adds	r3, #12
 80077f4:	881b      	ldrh	r3, [r3, #0]
 80077f6:	3301      	adds	r3, #1
 80077f8:	b29a      	uxth	r2, r3
 80077fa:	e001      	b.n	8007800 <inc_lock+0xfc>
 80077fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007800:	4906      	ldr	r1, [pc, #24]	; (800781c <inc_lock+0x118>)
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	011b      	lsls	r3, r3, #4
 8007806:	440b      	add	r3, r1
 8007808:	330c      	adds	r3, #12
 800780a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	3301      	adds	r3, #1
}
 8007810:	4618      	mov	r0, r3
 8007812:	3714      	adds	r7, #20
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr
 800781c:	200024f8 	.word	0x200024f8

08007820 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007820:	b480      	push	{r7}
 8007822:	b085      	sub	sp, #20
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	3b01      	subs	r3, #1
 800782c:	607b      	str	r3, [r7, #4]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2b01      	cmp	r3, #1
 8007832:	d825      	bhi.n	8007880 <dec_lock+0x60>
		n = Files[i].ctr;
 8007834:	4a17      	ldr	r2, [pc, #92]	; (8007894 <dec_lock+0x74>)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	011b      	lsls	r3, r3, #4
 800783a:	4413      	add	r3, r2
 800783c:	330c      	adds	r3, #12
 800783e:	881b      	ldrh	r3, [r3, #0]
 8007840:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007842:	89fb      	ldrh	r3, [r7, #14]
 8007844:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007848:	d101      	bne.n	800784e <dec_lock+0x2e>
 800784a:	2300      	movs	r3, #0
 800784c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800784e:	89fb      	ldrh	r3, [r7, #14]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d002      	beq.n	800785a <dec_lock+0x3a>
 8007854:	89fb      	ldrh	r3, [r7, #14]
 8007856:	3b01      	subs	r3, #1
 8007858:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800785a:	4a0e      	ldr	r2, [pc, #56]	; (8007894 <dec_lock+0x74>)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	011b      	lsls	r3, r3, #4
 8007860:	4413      	add	r3, r2
 8007862:	330c      	adds	r3, #12
 8007864:	89fa      	ldrh	r2, [r7, #14]
 8007866:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007868:	89fb      	ldrh	r3, [r7, #14]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d105      	bne.n	800787a <dec_lock+0x5a>
 800786e:	4a09      	ldr	r2, [pc, #36]	; (8007894 <dec_lock+0x74>)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	011b      	lsls	r3, r3, #4
 8007874:	4413      	add	r3, r2
 8007876:	2200      	movs	r2, #0
 8007878:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800787a:	2300      	movs	r3, #0
 800787c:	737b      	strb	r3, [r7, #13]
 800787e:	e001      	b.n	8007884 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007880:	2302      	movs	r3, #2
 8007882:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007884:	7b7b      	ldrb	r3, [r7, #13]
}
 8007886:	4618      	mov	r0, r3
 8007888:	3714      	adds	r7, #20
 800788a:	46bd      	mov	sp, r7
 800788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007890:	4770      	bx	lr
 8007892:	bf00      	nop
 8007894:	200024f8 	.word	0x200024f8

08007898 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007898:	b480      	push	{r7}
 800789a:	b085      	sub	sp, #20
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80078a0:	2300      	movs	r3, #0
 80078a2:	60fb      	str	r3, [r7, #12]
 80078a4:	e010      	b.n	80078c8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80078a6:	4a0d      	ldr	r2, [pc, #52]	; (80078dc <clear_lock+0x44>)
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	011b      	lsls	r3, r3, #4
 80078ac:	4413      	add	r3, r2
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	687a      	ldr	r2, [r7, #4]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d105      	bne.n	80078c2 <clear_lock+0x2a>
 80078b6:	4a09      	ldr	r2, [pc, #36]	; (80078dc <clear_lock+0x44>)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	011b      	lsls	r3, r3, #4
 80078bc:	4413      	add	r3, r2
 80078be:	2200      	movs	r2, #0
 80078c0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	3301      	adds	r3, #1
 80078c6:	60fb      	str	r3, [r7, #12]
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	d9eb      	bls.n	80078a6 <clear_lock+0xe>
	}
}
 80078ce:	bf00      	nop
 80078d0:	bf00      	nop
 80078d2:	3714      	adds	r7, #20
 80078d4:	46bd      	mov	sp, r7
 80078d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078da:	4770      	bx	lr
 80078dc:	200024f8 	.word	0x200024f8

080078e0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b086      	sub	sp, #24
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80078e8:	2300      	movs	r3, #0
 80078ea:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	78db      	ldrb	r3, [r3, #3]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d034      	beq.n	800795e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078f8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	7858      	ldrb	r0, [r3, #1]
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007904:	2301      	movs	r3, #1
 8007906:	697a      	ldr	r2, [r7, #20]
 8007908:	f7ff fd40 	bl	800738c <disk_write>
 800790c:	4603      	mov	r3, r0
 800790e:	2b00      	cmp	r3, #0
 8007910:	d002      	beq.n	8007918 <sync_window+0x38>
			res = FR_DISK_ERR;
 8007912:	2301      	movs	r3, #1
 8007914:	73fb      	strb	r3, [r7, #15]
 8007916:	e022      	b.n	800795e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2200      	movs	r2, #0
 800791c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007922:	697a      	ldr	r2, [r7, #20]
 8007924:	1ad2      	subs	r2, r2, r3
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6a1b      	ldr	r3, [r3, #32]
 800792a:	429a      	cmp	r2, r3
 800792c:	d217      	bcs.n	800795e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	789b      	ldrb	r3, [r3, #2]
 8007932:	613b      	str	r3, [r7, #16]
 8007934:	e010      	b.n	8007958 <sync_window+0x78>
					wsect += fs->fsize;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6a1b      	ldr	r3, [r3, #32]
 800793a:	697a      	ldr	r2, [r7, #20]
 800793c:	4413      	add	r3, r2
 800793e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	7858      	ldrb	r0, [r3, #1]
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800794a:	2301      	movs	r3, #1
 800794c:	697a      	ldr	r2, [r7, #20]
 800794e:	f7ff fd1d 	bl	800738c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	3b01      	subs	r3, #1
 8007956:	613b      	str	r3, [r7, #16]
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	2b01      	cmp	r3, #1
 800795c:	d8eb      	bhi.n	8007936 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800795e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007960:	4618      	mov	r0, r3
 8007962:	3718      	adds	r7, #24
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007972:	2300      	movs	r3, #0
 8007974:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800797a:	683a      	ldr	r2, [r7, #0]
 800797c:	429a      	cmp	r2, r3
 800797e:	d01b      	beq.n	80079b8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f7ff ffad 	bl	80078e0 <sync_window>
 8007986:	4603      	mov	r3, r0
 8007988:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800798a:	7bfb      	ldrb	r3, [r7, #15]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d113      	bne.n	80079b8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	7858      	ldrb	r0, [r3, #1]
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800799a:	2301      	movs	r3, #1
 800799c:	683a      	ldr	r2, [r7, #0]
 800799e:	f7ff fcd5 	bl	800734c <disk_read>
 80079a2:	4603      	mov	r3, r0
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d004      	beq.n	80079b2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80079a8:	f04f 33ff 	mov.w	r3, #4294967295
 80079ac:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	683a      	ldr	r2, [r7, #0]
 80079b6:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 80079b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
	...

080079c4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b084      	sub	sp, #16
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f7ff ff87 	bl	80078e0 <sync_window>
 80079d2:	4603      	mov	r3, r0
 80079d4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80079d6:	7bfb      	ldrb	r3, [r7, #15]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d159      	bne.n	8007a90 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	2b03      	cmp	r3, #3
 80079e2:	d149      	bne.n	8007a78 <sync_fs+0xb4>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	791b      	ldrb	r3, [r3, #4]
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d145      	bne.n	8007a78 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f103 0038 	add.w	r0, r3, #56	; 0x38
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	899b      	ldrh	r3, [r3, #12]
 80079f6:	461a      	mov	r2, r3
 80079f8:	2100      	movs	r1, #0
 80079fa:	f7ff fda8 	bl	800754e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	3338      	adds	r3, #56	; 0x38
 8007a02:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007a06:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f7ff fd37 	bl	800747e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	3338      	adds	r3, #56	; 0x38
 8007a14:	4921      	ldr	r1, [pc, #132]	; (8007a9c <sync_fs+0xd8>)
 8007a16:	4618      	mov	r0, r3
 8007a18:	f7ff fd4c 	bl	80074b4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	3338      	adds	r3, #56	; 0x38
 8007a20:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007a24:	491e      	ldr	r1, [pc, #120]	; (8007aa0 <sync_fs+0xdc>)
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7ff fd44 	bl	80074b4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	3338      	adds	r3, #56	; 0x38
 8007a30:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	699b      	ldr	r3, [r3, #24]
 8007a38:	4619      	mov	r1, r3
 8007a3a:	4610      	mov	r0, r2
 8007a3c:	f7ff fd3a 	bl	80074b4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	3338      	adds	r3, #56	; 0x38
 8007a44:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	695b      	ldr	r3, [r3, #20]
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	4610      	mov	r0, r2
 8007a50:	f7ff fd30 	bl	80074b4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a58:	1c5a      	adds	r2, r3, #1
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	7858      	ldrb	r0, [r3, #1]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	f7ff fc8d 	bl	800738c <disk_write>
			fs->fsi_flag = 0;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2200      	movs	r2, #0
 8007a76:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	785b      	ldrb	r3, [r3, #1]
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	2100      	movs	r1, #0
 8007a80:	4618      	mov	r0, r3
 8007a82:	f7ff fca3 	bl	80073cc <disk_ioctl>
 8007a86:	4603      	mov	r3, r0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d001      	beq.n	8007a90 <sync_fs+0xcc>
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	bf00      	nop
 8007a9c:	41615252 	.word	0x41615252
 8007aa0:	61417272 	.word	0x61417272

08007aa4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	3b02      	subs	r3, #2
 8007ab2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	69db      	ldr	r3, [r3, #28]
 8007ab8:	3b02      	subs	r3, #2
 8007aba:	683a      	ldr	r2, [r7, #0]
 8007abc:	429a      	cmp	r2, r3
 8007abe:	d301      	bcc.n	8007ac4 <clust2sect+0x20>
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	e008      	b.n	8007ad6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	895b      	ldrh	r3, [r3, #10]
 8007ac8:	461a      	mov	r2, r3
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	fb03 f202 	mul.w	r2, r3, r2
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ad4:	4413      	add	r3, r2
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	370c      	adds	r7, #12
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr

08007ae2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007ae2:	b580      	push	{r7, lr}
 8007ae4:	b086      	sub	sp, #24
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
 8007aea:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d904      	bls.n	8007b02 <get_fat+0x20>
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	69db      	ldr	r3, [r3, #28]
 8007afc:	683a      	ldr	r2, [r7, #0]
 8007afe:	429a      	cmp	r2, r3
 8007b00:	d302      	bcc.n	8007b08 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007b02:	2301      	movs	r3, #1
 8007b04:	617b      	str	r3, [r7, #20]
 8007b06:	e0bb      	b.n	8007c80 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007b08:	f04f 33ff 	mov.w	r3, #4294967295
 8007b0c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	781b      	ldrb	r3, [r3, #0]
 8007b12:	2b03      	cmp	r3, #3
 8007b14:	f000 8083 	beq.w	8007c1e <get_fat+0x13c>
 8007b18:	2b03      	cmp	r3, #3
 8007b1a:	f300 80a7 	bgt.w	8007c6c <get_fat+0x18a>
 8007b1e:	2b01      	cmp	r3, #1
 8007b20:	d002      	beq.n	8007b28 <get_fat+0x46>
 8007b22:	2b02      	cmp	r3, #2
 8007b24:	d056      	beq.n	8007bd4 <get_fat+0xf2>
 8007b26:	e0a1      	b.n	8007c6c <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	60fb      	str	r3, [r7, #12]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	085b      	lsrs	r3, r3, #1
 8007b30:	68fa      	ldr	r2, [r7, #12]
 8007b32:	4413      	add	r3, r2
 8007b34:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	899b      	ldrh	r3, [r3, #12]
 8007b3e:	4619      	mov	r1, r3
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b46:	4413      	add	r3, r2
 8007b48:	4619      	mov	r1, r3
 8007b4a:	6938      	ldr	r0, [r7, #16]
 8007b4c:	f7ff ff0c 	bl	8007968 <move_window>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f040 808d 	bne.w	8007c72 <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	1c5a      	adds	r2, r3, #1
 8007b5c:	60fa      	str	r2, [r7, #12]
 8007b5e:	693a      	ldr	r2, [r7, #16]
 8007b60:	8992      	ldrh	r2, [r2, #12]
 8007b62:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b66:	fb01 f202 	mul.w	r2, r1, r2
 8007b6a:	1a9b      	subs	r3, r3, r2
 8007b6c:	693a      	ldr	r2, [r7, #16]
 8007b6e:	4413      	add	r3, r2
 8007b70:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007b74:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007b76:	693b      	ldr	r3, [r7, #16]
 8007b78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	899b      	ldrh	r3, [r3, #12]
 8007b7e:	4619      	mov	r1, r3
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b86:	4413      	add	r3, r2
 8007b88:	4619      	mov	r1, r3
 8007b8a:	6938      	ldr	r0, [r7, #16]
 8007b8c:	f7ff feec 	bl	8007968 <move_window>
 8007b90:	4603      	mov	r3, r0
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d16f      	bne.n	8007c76 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	899b      	ldrh	r3, [r3, #12]
 8007b9a:	461a      	mov	r2, r3
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ba2:	fb01 f202 	mul.w	r2, r1, r2
 8007ba6:	1a9b      	subs	r3, r3, r2
 8007ba8:	693a      	ldr	r2, [r7, #16]
 8007baa:	4413      	add	r3, r2
 8007bac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007bb0:	021b      	lsls	r3, r3, #8
 8007bb2:	461a      	mov	r2, r3
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	f003 0301 	and.w	r3, r3, #1
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d002      	beq.n	8007bca <get_fat+0xe8>
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	091b      	lsrs	r3, r3, #4
 8007bc8:	e002      	b.n	8007bd0 <get_fat+0xee>
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bd0:	617b      	str	r3, [r7, #20]
			break;
 8007bd2:	e055      	b.n	8007c80 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	899b      	ldrh	r3, [r3, #12]
 8007bdc:	085b      	lsrs	r3, r3, #1
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	4619      	mov	r1, r3
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	fbb3 f3f1 	udiv	r3, r3, r1
 8007be8:	4413      	add	r3, r2
 8007bea:	4619      	mov	r1, r3
 8007bec:	6938      	ldr	r0, [r7, #16]
 8007bee:	f7ff febb 	bl	8007968 <move_window>
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d140      	bne.n	8007c7a <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	005b      	lsls	r3, r3, #1
 8007c02:	693a      	ldr	r2, [r7, #16]
 8007c04:	8992      	ldrh	r2, [r2, #12]
 8007c06:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c0a:	fb00 f202 	mul.w	r2, r0, r2
 8007c0e:	1a9b      	subs	r3, r3, r2
 8007c10:	440b      	add	r3, r1
 8007c12:	4618      	mov	r0, r3
 8007c14:	f7ff fbf8 	bl	8007408 <ld_word>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	617b      	str	r3, [r7, #20]
			break;
 8007c1c:	e030      	b.n	8007c80 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	899b      	ldrh	r3, [r3, #12]
 8007c26:	089b      	lsrs	r3, r3, #2
 8007c28:	b29b      	uxth	r3, r3
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c32:	4413      	add	r3, r2
 8007c34:	4619      	mov	r1, r3
 8007c36:	6938      	ldr	r0, [r7, #16]
 8007c38:	f7ff fe96 	bl	8007968 <move_window>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d11d      	bne.n	8007c7e <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007c42:	693b      	ldr	r3, [r7, #16]
 8007c44:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	693a      	ldr	r2, [r7, #16]
 8007c4e:	8992      	ldrh	r2, [r2, #12]
 8007c50:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c54:	fb00 f202 	mul.w	r2, r0, r2
 8007c58:	1a9b      	subs	r3, r3, r2
 8007c5a:	440b      	add	r3, r1
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f7ff fbeb 	bl	8007438 <ld_dword>
 8007c62:	4603      	mov	r3, r0
 8007c64:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007c68:	617b      	str	r3, [r7, #20]
			break;
 8007c6a:	e009      	b.n	8007c80 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	617b      	str	r3, [r7, #20]
 8007c70:	e006      	b.n	8007c80 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c72:	bf00      	nop
 8007c74:	e004      	b.n	8007c80 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007c76:	bf00      	nop
 8007c78:	e002      	b.n	8007c80 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007c7a:	bf00      	nop
 8007c7c:	e000      	b.n	8007c80 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007c7e:	bf00      	nop
		}
	}

	return val;
 8007c80:	697b      	ldr	r3, [r7, #20]
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3718      	adds	r7, #24
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007c8a:	b590      	push	{r4, r7, lr}
 8007c8c:	b089      	sub	sp, #36	; 0x24
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	60f8      	str	r0, [r7, #12]
 8007c92:	60b9      	str	r1, [r7, #8]
 8007c94:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007c96:	2302      	movs	r3, #2
 8007c98:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	f240 8109 	bls.w	8007eb4 <put_fat+0x22a>
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	69db      	ldr	r3, [r3, #28]
 8007ca6:	68ba      	ldr	r2, [r7, #8]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	f080 8103 	bcs.w	8007eb4 <put_fat+0x22a>
		switch (fs->fs_type) {
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	2b03      	cmp	r3, #3
 8007cb4:	f000 80b6 	beq.w	8007e24 <put_fat+0x19a>
 8007cb8:	2b03      	cmp	r3, #3
 8007cba:	f300 80fb 	bgt.w	8007eb4 <put_fat+0x22a>
 8007cbe:	2b01      	cmp	r3, #1
 8007cc0:	d003      	beq.n	8007cca <put_fat+0x40>
 8007cc2:	2b02      	cmp	r3, #2
 8007cc4:	f000 8083 	beq.w	8007dce <put_fat+0x144>
 8007cc8:	e0f4      	b.n	8007eb4 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	61bb      	str	r3, [r7, #24]
 8007cce:	69bb      	ldr	r3, [r7, #24]
 8007cd0:	085b      	lsrs	r3, r3, #1
 8007cd2:	69ba      	ldr	r2, [r7, #24]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	899b      	ldrh	r3, [r3, #12]
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	69bb      	ldr	r3, [r7, #24]
 8007ce4:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ce8:	4413      	add	r3, r2
 8007cea:	4619      	mov	r1, r3
 8007cec:	68f8      	ldr	r0, [r7, #12]
 8007cee:	f7ff fe3b 	bl	8007968 <move_window>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007cf6:	7ffb      	ldrb	r3, [r7, #31]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	f040 80d4 	bne.w	8007ea6 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007d04:	69bb      	ldr	r3, [r7, #24]
 8007d06:	1c5a      	adds	r2, r3, #1
 8007d08:	61ba      	str	r2, [r7, #24]
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	8992      	ldrh	r2, [r2, #12]
 8007d0e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d12:	fb00 f202 	mul.w	r2, r0, r2
 8007d16:	1a9b      	subs	r3, r3, r2
 8007d18:	440b      	add	r3, r1
 8007d1a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	f003 0301 	and.w	r3, r3, #1
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d00d      	beq.n	8007d42 <put_fat+0xb8>
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	781b      	ldrb	r3, [r3, #0]
 8007d2a:	b25b      	sxtb	r3, r3
 8007d2c:	f003 030f 	and.w	r3, r3, #15
 8007d30:	b25a      	sxtb	r2, r3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	b2db      	uxtb	r3, r3
 8007d36:	011b      	lsls	r3, r3, #4
 8007d38:	b25b      	sxtb	r3, r3
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	b25b      	sxtb	r3, r3
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	e001      	b.n	8007d46 <put_fat+0xbc>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	697a      	ldr	r2, [r7, #20]
 8007d48:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	899b      	ldrh	r3, [r3, #12]
 8007d58:	4619      	mov	r1, r3
 8007d5a:	69bb      	ldr	r3, [r7, #24]
 8007d5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d60:	4413      	add	r3, r2
 8007d62:	4619      	mov	r1, r3
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	f7ff fdff 	bl	8007968 <move_window>
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007d6e:	7ffb      	ldrb	r3, [r7, #31]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f040 809a 	bne.w	8007eaa <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	899b      	ldrh	r3, [r3, #12]
 8007d80:	461a      	mov	r2, r3
 8007d82:	69bb      	ldr	r3, [r7, #24]
 8007d84:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d88:	fb00 f202 	mul.w	r2, r0, r2
 8007d8c:	1a9b      	subs	r3, r3, r2
 8007d8e:	440b      	add	r3, r1
 8007d90:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	f003 0301 	and.w	r3, r3, #1
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d003      	beq.n	8007da4 <put_fat+0x11a>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	091b      	lsrs	r3, r3, #4
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	e00e      	b.n	8007dc2 <put_fat+0x138>
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	b25b      	sxtb	r3, r3
 8007daa:	f023 030f 	bic.w	r3, r3, #15
 8007dae:	b25a      	sxtb	r2, r3
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	0a1b      	lsrs	r3, r3, #8
 8007db4:	b25b      	sxtb	r3, r3
 8007db6:	f003 030f 	and.w	r3, r3, #15
 8007dba:	b25b      	sxtb	r3, r3
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	b25b      	sxtb	r3, r3
 8007dc0:	b2db      	uxtb	r3, r3
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	2201      	movs	r2, #1
 8007dca:	70da      	strb	r2, [r3, #3]
			break;
 8007dcc:	e072      	b.n	8007eb4 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	899b      	ldrh	r3, [r3, #12]
 8007dd6:	085b      	lsrs	r3, r3, #1
 8007dd8:	b29b      	uxth	r3, r3
 8007dda:	4619      	mov	r1, r3
 8007ddc:	68bb      	ldr	r3, [r7, #8]
 8007dde:	fbb3 f3f1 	udiv	r3, r3, r1
 8007de2:	4413      	add	r3, r2
 8007de4:	4619      	mov	r1, r3
 8007de6:	68f8      	ldr	r0, [r7, #12]
 8007de8:	f7ff fdbe 	bl	8007968 <move_window>
 8007dec:	4603      	mov	r3, r0
 8007dee:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007df0:	7ffb      	ldrb	r3, [r7, #31]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d15b      	bne.n	8007eae <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	005b      	lsls	r3, r3, #1
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	8992      	ldrh	r2, [r2, #12]
 8007e04:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e08:	fb00 f202 	mul.w	r2, r0, r2
 8007e0c:	1a9b      	subs	r3, r3, r2
 8007e0e:	440b      	add	r3, r1
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	b292      	uxth	r2, r2
 8007e14:	4611      	mov	r1, r2
 8007e16:	4618      	mov	r0, r3
 8007e18:	f7ff fb31 	bl	800747e <st_word>
			fs->wflag = 1;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	70da      	strb	r2, [r3, #3]
			break;
 8007e22:	e047      	b.n	8007eb4 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	899b      	ldrh	r3, [r3, #12]
 8007e2c:	089b      	lsrs	r3, r3, #2
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	4619      	mov	r1, r3
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	fbb3 f3f1 	udiv	r3, r3, r1
 8007e38:	4413      	add	r3, r2
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	68f8      	ldr	r0, [r7, #12]
 8007e3e:	f7ff fd93 	bl	8007968 <move_window>
 8007e42:	4603      	mov	r3, r0
 8007e44:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007e46:	7ffb      	ldrb	r3, [r7, #31]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d132      	bne.n	8007eb2 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007e58:	68bb      	ldr	r3, [r7, #8]
 8007e5a:	009b      	lsls	r3, r3, #2
 8007e5c:	68fa      	ldr	r2, [r7, #12]
 8007e5e:	8992      	ldrh	r2, [r2, #12]
 8007e60:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e64:	fb00 f202 	mul.w	r2, r0, r2
 8007e68:	1a9b      	subs	r3, r3, r2
 8007e6a:	440b      	add	r3, r1
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	f7ff fae3 	bl	8007438 <ld_dword>
 8007e72:	4603      	mov	r3, r0
 8007e74:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007e78:	4323      	orrs	r3, r4
 8007e7a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007e82:	68bb      	ldr	r3, [r7, #8]
 8007e84:	009b      	lsls	r3, r3, #2
 8007e86:	68fa      	ldr	r2, [r7, #12]
 8007e88:	8992      	ldrh	r2, [r2, #12]
 8007e8a:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e8e:	fb00 f202 	mul.w	r2, r0, r2
 8007e92:	1a9b      	subs	r3, r3, r2
 8007e94:	440b      	add	r3, r1
 8007e96:	6879      	ldr	r1, [r7, #4]
 8007e98:	4618      	mov	r0, r3
 8007e9a:	f7ff fb0b 	bl	80074b4 <st_dword>
			fs->wflag = 1;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	2201      	movs	r2, #1
 8007ea2:	70da      	strb	r2, [r3, #3]
			break;
 8007ea4:	e006      	b.n	8007eb4 <put_fat+0x22a>
			if (res != FR_OK) break;
 8007ea6:	bf00      	nop
 8007ea8:	e004      	b.n	8007eb4 <put_fat+0x22a>
			if (res != FR_OK) break;
 8007eaa:	bf00      	nop
 8007eac:	e002      	b.n	8007eb4 <put_fat+0x22a>
			if (res != FR_OK) break;
 8007eae:	bf00      	nop
 8007eb0:	e000      	b.n	8007eb4 <put_fat+0x22a>
			if (res != FR_OK) break;
 8007eb2:	bf00      	nop
		}
	}
	return res;
 8007eb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3724      	adds	r7, #36	; 0x24
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd90      	pop	{r4, r7, pc}

08007ebe <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b088      	sub	sp, #32
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	60f8      	str	r0, [r7, #12]
 8007ec6:	60b9      	str	r1, [r7, #8]
 8007ec8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007eca:	2300      	movs	r3, #0
 8007ecc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d904      	bls.n	8007ee4 <remove_chain+0x26>
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	69db      	ldr	r3, [r3, #28]
 8007ede:	68ba      	ldr	r2, [r7, #8]
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d301      	bcc.n	8007ee8 <remove_chain+0x2a>
 8007ee4:	2302      	movs	r3, #2
 8007ee6:	e04b      	b.n	8007f80 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d00c      	beq.n	8007f08 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007eee:	f04f 32ff 	mov.w	r2, #4294967295
 8007ef2:	6879      	ldr	r1, [r7, #4]
 8007ef4:	69b8      	ldr	r0, [r7, #24]
 8007ef6:	f7ff fec8 	bl	8007c8a <put_fat>
 8007efa:	4603      	mov	r3, r0
 8007efc:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007efe:	7ffb      	ldrb	r3, [r7, #31]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d001      	beq.n	8007f08 <remove_chain+0x4a>
 8007f04:	7ffb      	ldrb	r3, [r7, #31]
 8007f06:	e03b      	b.n	8007f80 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007f08:	68b9      	ldr	r1, [r7, #8]
 8007f0a:	68f8      	ldr	r0, [r7, #12]
 8007f0c:	f7ff fde9 	bl	8007ae2 <get_fat>
 8007f10:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d031      	beq.n	8007f7c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	2b01      	cmp	r3, #1
 8007f1c:	d101      	bne.n	8007f22 <remove_chain+0x64>
 8007f1e:	2302      	movs	r3, #2
 8007f20:	e02e      	b.n	8007f80 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007f22:	697b      	ldr	r3, [r7, #20]
 8007f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f28:	d101      	bne.n	8007f2e <remove_chain+0x70>
 8007f2a:	2301      	movs	r3, #1
 8007f2c:	e028      	b.n	8007f80 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007f2e:	2200      	movs	r2, #0
 8007f30:	68b9      	ldr	r1, [r7, #8]
 8007f32:	69b8      	ldr	r0, [r7, #24]
 8007f34:	f7ff fea9 	bl	8007c8a <put_fat>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007f3c:	7ffb      	ldrb	r3, [r7, #31]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d001      	beq.n	8007f46 <remove_chain+0x88>
 8007f42:	7ffb      	ldrb	r3, [r7, #31]
 8007f44:	e01c      	b.n	8007f80 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007f46:	69bb      	ldr	r3, [r7, #24]
 8007f48:	699a      	ldr	r2, [r3, #24]
 8007f4a:	69bb      	ldr	r3, [r7, #24]
 8007f4c:	69db      	ldr	r3, [r3, #28]
 8007f4e:	3b02      	subs	r3, #2
 8007f50:	429a      	cmp	r2, r3
 8007f52:	d20b      	bcs.n	8007f6c <remove_chain+0xae>
			fs->free_clst++;
 8007f54:	69bb      	ldr	r3, [r7, #24]
 8007f56:	699b      	ldr	r3, [r3, #24]
 8007f58:	1c5a      	adds	r2, r3, #1
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8007f5e:	69bb      	ldr	r3, [r7, #24]
 8007f60:	791b      	ldrb	r3, [r3, #4]
 8007f62:	f043 0301 	orr.w	r3, r3, #1
 8007f66:	b2da      	uxtb	r2, r3
 8007f68:	69bb      	ldr	r3, [r7, #24]
 8007f6a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007f70:	69bb      	ldr	r3, [r7, #24]
 8007f72:	69db      	ldr	r3, [r3, #28]
 8007f74:	68ba      	ldr	r2, [r7, #8]
 8007f76:	429a      	cmp	r2, r3
 8007f78:	d3c6      	bcc.n	8007f08 <remove_chain+0x4a>
 8007f7a:	e000      	b.n	8007f7e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007f7c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007f7e:	2300      	movs	r3, #0
}
 8007f80:	4618      	mov	r0, r3
 8007f82:	3720      	adds	r7, #32
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}

08007f88 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b088      	sub	sp, #32
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
 8007f90:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10d      	bne.n	8007fba <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	695b      	ldr	r3, [r3, #20]
 8007fa2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d004      	beq.n	8007fb4 <create_chain+0x2c>
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	69db      	ldr	r3, [r3, #28]
 8007fae:	69ba      	ldr	r2, [r7, #24]
 8007fb0:	429a      	cmp	r2, r3
 8007fb2:	d31b      	bcc.n	8007fec <create_chain+0x64>
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	61bb      	str	r3, [r7, #24]
 8007fb8:	e018      	b.n	8007fec <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007fba:	6839      	ldr	r1, [r7, #0]
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f7ff fd90 	bl	8007ae2 <get_fat>
 8007fc2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2b01      	cmp	r3, #1
 8007fc8:	d801      	bhi.n	8007fce <create_chain+0x46>
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e070      	b.n	80080b0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd4:	d101      	bne.n	8007fda <create_chain+0x52>
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	e06a      	b.n	80080b0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007fda:	693b      	ldr	r3, [r7, #16]
 8007fdc:	69db      	ldr	r3, [r3, #28]
 8007fde:	68fa      	ldr	r2, [r7, #12]
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	d201      	bcs.n	8007fe8 <create_chain+0x60>
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	e063      	b.n	80080b0 <create_chain+0x128>
		scl = clst;
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007fec:	69bb      	ldr	r3, [r7, #24]
 8007fee:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	69db      	ldr	r3, [r3, #28]
 8007ffa:	69fa      	ldr	r2, [r7, #28]
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d307      	bcc.n	8008010 <create_chain+0x88>
				ncl = 2;
 8008000:	2302      	movs	r3, #2
 8008002:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008004:	69fa      	ldr	r2, [r7, #28]
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	429a      	cmp	r2, r3
 800800a:	d901      	bls.n	8008010 <create_chain+0x88>
 800800c:	2300      	movs	r3, #0
 800800e:	e04f      	b.n	80080b0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008010:	69f9      	ldr	r1, [r7, #28]
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f7ff fd65 	bl	8007ae2 <get_fat>
 8008018:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d00e      	beq.n	800803e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	2b01      	cmp	r3, #1
 8008024:	d003      	beq.n	800802e <create_chain+0xa6>
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800802c:	d101      	bne.n	8008032 <create_chain+0xaa>
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	e03e      	b.n	80080b0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008032:	69fa      	ldr	r2, [r7, #28]
 8008034:	69bb      	ldr	r3, [r7, #24]
 8008036:	429a      	cmp	r2, r3
 8008038:	d1da      	bne.n	8007ff0 <create_chain+0x68>
 800803a:	2300      	movs	r3, #0
 800803c:	e038      	b.n	80080b0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800803e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008040:	f04f 32ff 	mov.w	r2, #4294967295
 8008044:	69f9      	ldr	r1, [r7, #28]
 8008046:	6938      	ldr	r0, [r7, #16]
 8008048:	f7ff fe1f 	bl	8007c8a <put_fat>
 800804c:	4603      	mov	r3, r0
 800804e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008050:	7dfb      	ldrb	r3, [r7, #23]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d109      	bne.n	800806a <create_chain+0xe2>
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d006      	beq.n	800806a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800805c:	69fa      	ldr	r2, [r7, #28]
 800805e:	6839      	ldr	r1, [r7, #0]
 8008060:	6938      	ldr	r0, [r7, #16]
 8008062:	f7ff fe12 	bl	8007c8a <put_fat>
 8008066:	4603      	mov	r3, r0
 8008068:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800806a:	7dfb      	ldrb	r3, [r7, #23]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d116      	bne.n	800809e <create_chain+0x116>
		fs->last_clst = ncl;
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	69fa      	ldr	r2, [r7, #28]
 8008074:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008076:	693b      	ldr	r3, [r7, #16]
 8008078:	699a      	ldr	r2, [r3, #24]
 800807a:	693b      	ldr	r3, [r7, #16]
 800807c:	69db      	ldr	r3, [r3, #28]
 800807e:	3b02      	subs	r3, #2
 8008080:	429a      	cmp	r2, r3
 8008082:	d804      	bhi.n	800808e <create_chain+0x106>
 8008084:	693b      	ldr	r3, [r7, #16]
 8008086:	699b      	ldr	r3, [r3, #24]
 8008088:	1e5a      	subs	r2, r3, #1
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	791b      	ldrb	r3, [r3, #4]
 8008092:	f043 0301 	orr.w	r3, r3, #1
 8008096:	b2da      	uxtb	r2, r3
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	711a      	strb	r2, [r3, #4]
 800809c:	e007      	b.n	80080ae <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800809e:	7dfb      	ldrb	r3, [r7, #23]
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d102      	bne.n	80080aa <create_chain+0x122>
 80080a4:	f04f 33ff 	mov.w	r3, #4294967295
 80080a8:	e000      	b.n	80080ac <create_chain+0x124>
 80080aa:	2301      	movs	r3, #1
 80080ac:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80080ae:	69fb      	ldr	r3, [r7, #28]
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3720      	adds	r7, #32
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80080b8:	b480      	push	{r7}
 80080ba:	b087      	sub	sp, #28
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080cc:	3304      	adds	r3, #4
 80080ce:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	899b      	ldrh	r3, [r3, #12]
 80080d4:	461a      	mov	r2, r3
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80080dc:	68fa      	ldr	r2, [r7, #12]
 80080de:	8952      	ldrh	r2, [r2, #10]
 80080e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80080e4:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80080e6:	693b      	ldr	r3, [r7, #16]
 80080e8:	1d1a      	adds	r2, r3, #4
 80080ea:	613a      	str	r2, [r7, #16]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <clmt_clust+0x42>
 80080f6:	2300      	movs	r3, #0
 80080f8:	e010      	b.n	800811c <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d307      	bcc.n	8008112 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	1ad3      	subs	r3, r2, r3
 8008108:	617b      	str	r3, [r7, #20]
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	3304      	adds	r3, #4
 800810e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008110:	e7e9      	b.n	80080e6 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8008112:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	697b      	ldr	r3, [r7, #20]
 800811a:	4413      	add	r3, r2
}
 800811c:	4618      	mov	r0, r3
 800811e:	371c      	adds	r7, #28
 8008120:	46bd      	mov	sp, r7
 8008122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008126:	4770      	bx	lr

08008128 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008128:	b580      	push	{r7, lr}
 800812a:	b086      	sub	sp, #24
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800813e:	d204      	bcs.n	800814a <dir_sdi+0x22>
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	f003 031f 	and.w	r3, r3, #31
 8008146:	2b00      	cmp	r3, #0
 8008148:	d001      	beq.n	800814e <dir_sdi+0x26>
		return FR_INT_ERR;
 800814a:	2302      	movs	r3, #2
 800814c:	e071      	b.n	8008232 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	683a      	ldr	r2, [r7, #0]
 8008152:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	689b      	ldr	r3, [r3, #8]
 8008158:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d106      	bne.n	800816e <dir_sdi+0x46>
 8008160:	693b      	ldr	r3, [r7, #16]
 8008162:	781b      	ldrb	r3, [r3, #0]
 8008164:	2b02      	cmp	r3, #2
 8008166:	d902      	bls.n	800816e <dir_sdi+0x46>
		clst = fs->dirbase;
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800816c:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d10c      	bne.n	800818e <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008174:	683b      	ldr	r3, [r7, #0]
 8008176:	095b      	lsrs	r3, r3, #5
 8008178:	693a      	ldr	r2, [r7, #16]
 800817a:	8912      	ldrh	r2, [r2, #8]
 800817c:	4293      	cmp	r3, r2
 800817e:	d301      	bcc.n	8008184 <dir_sdi+0x5c>
 8008180:	2302      	movs	r3, #2
 8008182:	e056      	b.n	8008232 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	61da      	str	r2, [r3, #28]
 800818c:	e02d      	b.n	80081ea <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	895b      	ldrh	r3, [r3, #10]
 8008192:	461a      	mov	r2, r3
 8008194:	693b      	ldr	r3, [r7, #16]
 8008196:	899b      	ldrh	r3, [r3, #12]
 8008198:	fb02 f303 	mul.w	r3, r2, r3
 800819c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800819e:	e019      	b.n	80081d4 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6979      	ldr	r1, [r7, #20]
 80081a4:	4618      	mov	r0, r3
 80081a6:	f7ff fc9c 	bl	8007ae2 <get_fat>
 80081aa:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081b2:	d101      	bne.n	80081b8 <dir_sdi+0x90>
 80081b4:	2301      	movs	r3, #1
 80081b6:	e03c      	b.n	8008232 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80081b8:	697b      	ldr	r3, [r7, #20]
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d904      	bls.n	80081c8 <dir_sdi+0xa0>
 80081be:	693b      	ldr	r3, [r7, #16]
 80081c0:	69db      	ldr	r3, [r3, #28]
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d301      	bcc.n	80081cc <dir_sdi+0xa4>
 80081c8:	2302      	movs	r3, #2
 80081ca:	e032      	b.n	8008232 <dir_sdi+0x10a>
			ofs -= csz;
 80081cc:	683a      	ldr	r2, [r7, #0]
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	1ad3      	subs	r3, r2, r3
 80081d2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80081d4:	683a      	ldr	r2, [r7, #0]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	429a      	cmp	r2, r3
 80081da:	d2e1      	bcs.n	80081a0 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 80081dc:	6979      	ldr	r1, [r7, #20]
 80081de:	6938      	ldr	r0, [r7, #16]
 80081e0:	f7ff fc60 	bl	8007aa4 <clust2sect>
 80081e4:	4602      	mov	r2, r0
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	697a      	ldr	r2, [r7, #20]
 80081ee:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	69db      	ldr	r3, [r3, #28]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d101      	bne.n	80081fc <dir_sdi+0xd4>
 80081f8:	2302      	movs	r3, #2
 80081fa:	e01a      	b.n	8008232 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	69da      	ldr	r2, [r3, #28]
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	899b      	ldrh	r3, [r3, #12]
 8008204:	4619      	mov	r1, r3
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	fbb3 f3f1 	udiv	r3, r3, r1
 800820c:	441a      	add	r2, r3
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008212:	693b      	ldr	r3, [r7, #16]
 8008214:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	899b      	ldrh	r3, [r3, #12]
 800821c:	461a      	mov	r2, r3
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	fbb3 f0f2 	udiv	r0, r3, r2
 8008224:	fb00 f202 	mul.w	r2, r0, r2
 8008228:	1a9b      	subs	r3, r3, r2
 800822a:	18ca      	adds	r2, r1, r3
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008230:	2300      	movs	r3, #0
}
 8008232:	4618      	mov	r0, r3
 8008234:	3718      	adds	r7, #24
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}

0800823a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800823a:	b580      	push	{r7, lr}
 800823c:	b086      	sub	sp, #24
 800823e:	af00      	add	r7, sp, #0
 8008240:	6078      	str	r0, [r7, #4]
 8008242:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	695b      	ldr	r3, [r3, #20]
 800824e:	3320      	adds	r3, #32
 8008250:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	69db      	ldr	r3, [r3, #28]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d003      	beq.n	8008262 <dir_next+0x28>
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008260:	d301      	bcc.n	8008266 <dir_next+0x2c>
 8008262:	2304      	movs	r3, #4
 8008264:	e0bb      	b.n	80083de <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	899b      	ldrh	r3, [r3, #12]
 800826a:	461a      	mov	r2, r3
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008272:	fb01 f202 	mul.w	r2, r1, r2
 8008276:	1a9b      	subs	r3, r3, r2
 8008278:	2b00      	cmp	r3, #0
 800827a:	f040 809d 	bne.w	80083b8 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	69db      	ldr	r3, [r3, #28]
 8008282:	1c5a      	adds	r2, r3, #1
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	699b      	ldr	r3, [r3, #24]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d10b      	bne.n	80082a8 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	095b      	lsrs	r3, r3, #5
 8008294:	68fa      	ldr	r2, [r7, #12]
 8008296:	8912      	ldrh	r2, [r2, #8]
 8008298:	4293      	cmp	r3, r2
 800829a:	f0c0 808d 	bcc.w	80083b8 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	61da      	str	r2, [r3, #28]
 80082a4:	2304      	movs	r3, #4
 80082a6:	e09a      	b.n	80083de <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	899b      	ldrh	r3, [r3, #12]
 80082ac:	461a      	mov	r2, r3
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80082b4:	68fa      	ldr	r2, [r7, #12]
 80082b6:	8952      	ldrh	r2, [r2, #10]
 80082b8:	3a01      	subs	r2, #1
 80082ba:	4013      	ands	r3, r2
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d17b      	bne.n	80083b8 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	699b      	ldr	r3, [r3, #24]
 80082c6:	4619      	mov	r1, r3
 80082c8:	4610      	mov	r0, r2
 80082ca:	f7ff fc0a 	bl	8007ae2 <get_fat>
 80082ce:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d801      	bhi.n	80082da <dir_next+0xa0>
 80082d6:	2302      	movs	r3, #2
 80082d8:	e081      	b.n	80083de <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082e0:	d101      	bne.n	80082e6 <dir_next+0xac>
 80082e2:	2301      	movs	r3, #1
 80082e4:	e07b      	b.n	80083de <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	69db      	ldr	r3, [r3, #28]
 80082ea:	697a      	ldr	r2, [r7, #20]
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d359      	bcc.n	80083a4 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80082f0:	683b      	ldr	r3, [r7, #0]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d104      	bne.n	8008300 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	61da      	str	r2, [r3, #28]
 80082fc:	2304      	movs	r3, #4
 80082fe:	e06e      	b.n	80083de <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	699b      	ldr	r3, [r3, #24]
 8008306:	4619      	mov	r1, r3
 8008308:	4610      	mov	r0, r2
 800830a:	f7ff fe3d 	bl	8007f88 <create_chain>
 800830e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d101      	bne.n	800831a <dir_next+0xe0>
 8008316:	2307      	movs	r3, #7
 8008318:	e061      	b.n	80083de <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800831a:	697b      	ldr	r3, [r7, #20]
 800831c:	2b01      	cmp	r3, #1
 800831e:	d101      	bne.n	8008324 <dir_next+0xea>
 8008320:	2302      	movs	r3, #2
 8008322:	e05c      	b.n	80083de <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800832a:	d101      	bne.n	8008330 <dir_next+0xf6>
 800832c:	2301      	movs	r3, #1
 800832e:	e056      	b.n	80083de <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f7ff fad5 	bl	80078e0 <sync_window>
 8008336:	4603      	mov	r3, r0
 8008338:	2b00      	cmp	r3, #0
 800833a:	d001      	beq.n	8008340 <dir_next+0x106>
 800833c:	2301      	movs	r3, #1
 800833e:	e04e      	b.n	80083de <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	899b      	ldrh	r3, [r3, #12]
 800834a:	461a      	mov	r2, r3
 800834c:	2100      	movs	r1, #0
 800834e:	f7ff f8fe 	bl	800754e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008352:	2300      	movs	r3, #0
 8008354:	613b      	str	r3, [r7, #16]
 8008356:	6979      	ldr	r1, [r7, #20]
 8008358:	68f8      	ldr	r0, [r7, #12]
 800835a:	f7ff fba3 	bl	8007aa4 <clust2sect>
 800835e:	4602      	mov	r2, r0
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	635a      	str	r2, [r3, #52]	; 0x34
 8008364:	e012      	b.n	800838c <dir_next+0x152>
						fs->wflag = 1;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2201      	movs	r2, #1
 800836a:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f7ff fab7 	bl	80078e0 <sync_window>
 8008372:	4603      	mov	r3, r0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d001      	beq.n	800837c <dir_next+0x142>
 8008378:	2301      	movs	r3, #1
 800837a:	e030      	b.n	80083de <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800837c:	693b      	ldr	r3, [r7, #16]
 800837e:	3301      	adds	r3, #1
 8008380:	613b      	str	r3, [r7, #16]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008386:	1c5a      	adds	r2, r3, #1
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	635a      	str	r2, [r3, #52]	; 0x34
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	895b      	ldrh	r3, [r3, #10]
 8008390:	461a      	mov	r2, r3
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	4293      	cmp	r3, r2
 8008396:	d3e6      	bcc.n	8008366 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	1ad2      	subs	r2, r2, r3
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	697a      	ldr	r2, [r7, #20]
 80083a8:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80083aa:	6979      	ldr	r1, [r7, #20]
 80083ac:	68f8      	ldr	r0, [r7, #12]
 80083ae:	f7ff fb79 	bl	8007aa4 <clust2sect>
 80083b2:	4602      	mov	r2, r0
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	68ba      	ldr	r2, [r7, #8]
 80083bc:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	899b      	ldrh	r3, [r3, #12]
 80083c8:	461a      	mov	r2, r3
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	fbb3 f0f2 	udiv	r0, r3, r2
 80083d0:	fb00 f202 	mul.w	r2, r0, r2
 80083d4:	1a9b      	subs	r3, r3, r2
 80083d6:	18ca      	adds	r2, r1, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80083dc:	2300      	movs	r3, #0
}
 80083de:	4618      	mov	r0, r3
 80083e0:	3718      	adds	r7, #24
 80083e2:	46bd      	mov	sp, r7
 80083e4:	bd80      	pop	{r7, pc}

080083e6 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80083e6:	b580      	push	{r7, lr}
 80083e8:	b086      	sub	sp, #24
 80083ea:	af00      	add	r7, sp, #0
 80083ec:	6078      	str	r0, [r7, #4]
 80083ee:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80083f6:	2100      	movs	r1, #0
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f7ff fe95 	bl	8008128 <dir_sdi>
 80083fe:	4603      	mov	r3, r0
 8008400:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008402:	7dfb      	ldrb	r3, [r7, #23]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d12b      	bne.n	8008460 <dir_alloc+0x7a>
		n = 0;
 8008408:	2300      	movs	r3, #0
 800840a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	69db      	ldr	r3, [r3, #28]
 8008410:	4619      	mov	r1, r3
 8008412:	68f8      	ldr	r0, [r7, #12]
 8008414:	f7ff faa8 	bl	8007968 <move_window>
 8008418:	4603      	mov	r3, r0
 800841a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800841c:	7dfb      	ldrb	r3, [r7, #23]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d11d      	bne.n	800845e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6a1b      	ldr	r3, [r3, #32]
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	2be5      	cmp	r3, #229	; 0xe5
 800842a:	d004      	beq.n	8008436 <dir_alloc+0x50>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	6a1b      	ldr	r3, [r3, #32]
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d107      	bne.n	8008446 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	3301      	adds	r3, #1
 800843a:	613b      	str	r3, [r7, #16]
 800843c:	693a      	ldr	r2, [r7, #16]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	429a      	cmp	r2, r3
 8008442:	d102      	bne.n	800844a <dir_alloc+0x64>
 8008444:	e00c      	b.n	8008460 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008446:	2300      	movs	r3, #0
 8008448:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800844a:	2101      	movs	r1, #1
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f7ff fef4 	bl	800823a <dir_next>
 8008452:	4603      	mov	r3, r0
 8008454:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008456:	7dfb      	ldrb	r3, [r7, #23]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d0d7      	beq.n	800840c <dir_alloc+0x26>
 800845c:	e000      	b.n	8008460 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800845e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008460:	7dfb      	ldrb	r3, [r7, #23]
 8008462:	2b04      	cmp	r3, #4
 8008464:	d101      	bne.n	800846a <dir_alloc+0x84>
 8008466:	2307      	movs	r3, #7
 8008468:	75fb      	strb	r3, [r7, #23]
	return res;
 800846a:	7dfb      	ldrb	r3, [r7, #23]
}
 800846c:	4618      	mov	r0, r3
 800846e:	3718      	adds	r7, #24
 8008470:	46bd      	mov	sp, r7
 8008472:	bd80      	pop	{r7, pc}

08008474 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008474:	b580      	push	{r7, lr}
 8008476:	b084      	sub	sp, #16
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
 800847c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	331a      	adds	r3, #26
 8008482:	4618      	mov	r0, r3
 8008484:	f7fe ffc0 	bl	8007408 <ld_word>
 8008488:	4603      	mov	r3, r0
 800848a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	781b      	ldrb	r3, [r3, #0]
 8008490:	2b03      	cmp	r3, #3
 8008492:	d109      	bne.n	80084a8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	3314      	adds	r3, #20
 8008498:	4618      	mov	r0, r3
 800849a:	f7fe ffb5 	bl	8007408 <ld_word>
 800849e:	4603      	mov	r3, r0
 80084a0:	041b      	lsls	r3, r3, #16
 80084a2:	68fa      	ldr	r2, [r7, #12]
 80084a4:	4313      	orrs	r3, r2
 80084a6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80084a8:	68fb      	ldr	r3, [r7, #12]
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}

080084b2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80084b2:	b580      	push	{r7, lr}
 80084b4:	b084      	sub	sp, #16
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	60f8      	str	r0, [r7, #12]
 80084ba:	60b9      	str	r1, [r7, #8]
 80084bc:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	331a      	adds	r3, #26
 80084c2:	687a      	ldr	r2, [r7, #4]
 80084c4:	b292      	uxth	r2, r2
 80084c6:	4611      	mov	r1, r2
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7fe ffd8 	bl	800747e <st_word>
	if (fs->fs_type == FS_FAT32) {
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	781b      	ldrb	r3, [r3, #0]
 80084d2:	2b03      	cmp	r3, #3
 80084d4:	d109      	bne.n	80084ea <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80084d6:	68bb      	ldr	r3, [r7, #8]
 80084d8:	f103 0214 	add.w	r2, r3, #20
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	0c1b      	lsrs	r3, r3, #16
 80084e0:	b29b      	uxth	r3, r3
 80084e2:	4619      	mov	r1, r3
 80084e4:	4610      	mov	r0, r2
 80084e6:	f7fe ffca 	bl	800747e <st_word>
	}
}
 80084ea:	bf00      	nop
 80084ec:	3710      	adds	r7, #16
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
	...

080084f4 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80084f4:	b590      	push	{r4, r7, lr}
 80084f6:	b087      	sub	sp, #28
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	331a      	adds	r3, #26
 8008502:	4618      	mov	r0, r3
 8008504:	f7fe ff80 	bl	8007408 <ld_word>
 8008508:	4603      	mov	r3, r0
 800850a:	2b00      	cmp	r3, #0
 800850c:	d001      	beq.n	8008512 <cmp_lfn+0x1e>
 800850e:	2300      	movs	r3, #0
 8008510:	e059      	b.n	80085c6 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800851a:	1e5a      	subs	r2, r3, #1
 800851c:	4613      	mov	r3, r2
 800851e:	005b      	lsls	r3, r3, #1
 8008520:	4413      	add	r3, r2
 8008522:	009b      	lsls	r3, r3, #2
 8008524:	4413      	add	r3, r2
 8008526:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008528:	2301      	movs	r3, #1
 800852a:	81fb      	strh	r3, [r7, #14]
 800852c:	2300      	movs	r3, #0
 800852e:	613b      	str	r3, [r7, #16]
 8008530:	e033      	b.n	800859a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8008532:	4a27      	ldr	r2, [pc, #156]	; (80085d0 <cmp_lfn+0xdc>)
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	4413      	add	r3, r2
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	461a      	mov	r2, r3
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	4413      	add	r3, r2
 8008540:	4618      	mov	r0, r3
 8008542:	f7fe ff61 	bl	8007408 <ld_word>
 8008546:	4603      	mov	r3, r0
 8008548:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800854a:	89fb      	ldrh	r3, [r7, #14]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d01a      	beq.n	8008586 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	2bfe      	cmp	r3, #254	; 0xfe
 8008554:	d812      	bhi.n	800857c <cmp_lfn+0x88>
 8008556:	89bb      	ldrh	r3, [r7, #12]
 8008558:	4618      	mov	r0, r3
 800855a:	f001 fe11 	bl	800a180 <ff_wtoupper>
 800855e:	4603      	mov	r3, r0
 8008560:	461c      	mov	r4, r3
 8008562:	697b      	ldr	r3, [r7, #20]
 8008564:	1c5a      	adds	r2, r3, #1
 8008566:	617a      	str	r2, [r7, #20]
 8008568:	005b      	lsls	r3, r3, #1
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	4413      	add	r3, r2
 800856e:	881b      	ldrh	r3, [r3, #0]
 8008570:	4618      	mov	r0, r3
 8008572:	f001 fe05 	bl	800a180 <ff_wtoupper>
 8008576:	4603      	mov	r3, r0
 8008578:	429c      	cmp	r4, r3
 800857a:	d001      	beq.n	8008580 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800857c:	2300      	movs	r3, #0
 800857e:	e022      	b.n	80085c6 <cmp_lfn+0xd2>
			}
			wc = uc;
 8008580:	89bb      	ldrh	r3, [r7, #12]
 8008582:	81fb      	strh	r3, [r7, #14]
 8008584:	e006      	b.n	8008594 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8008586:	89bb      	ldrh	r3, [r7, #12]
 8008588:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800858c:	4293      	cmp	r3, r2
 800858e:	d001      	beq.n	8008594 <cmp_lfn+0xa0>
 8008590:	2300      	movs	r3, #0
 8008592:	e018      	b.n	80085c6 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008594:	693b      	ldr	r3, [r7, #16]
 8008596:	3301      	adds	r3, #1
 8008598:	613b      	str	r3, [r7, #16]
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	2b0c      	cmp	r3, #12
 800859e:	d9c8      	bls.n	8008532 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d00b      	beq.n	80085c4 <cmp_lfn+0xd0>
 80085ac:	89fb      	ldrh	r3, [r7, #14]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d008      	beq.n	80085c4 <cmp_lfn+0xd0>
 80085b2:	697b      	ldr	r3, [r7, #20]
 80085b4:	005b      	lsls	r3, r3, #1
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	4413      	add	r3, r2
 80085ba:	881b      	ldrh	r3, [r3, #0]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d001      	beq.n	80085c4 <cmp_lfn+0xd0>
 80085c0:	2300      	movs	r3, #0
 80085c2:	e000      	b.n	80085c6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80085c4:	2301      	movs	r3, #1
}
 80085c6:	4618      	mov	r0, r3
 80085c8:	371c      	adds	r7, #28
 80085ca:	46bd      	mov	sp, r7
 80085cc:	bd90      	pop	{r4, r7, pc}
 80085ce:	bf00      	nop
 80085d0:	0800d4e8 	.word	0x0800d4e8

080085d4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b088      	sub	sp, #32
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	4611      	mov	r1, r2
 80085e0:	461a      	mov	r2, r3
 80085e2:	460b      	mov	r3, r1
 80085e4:	71fb      	strb	r3, [r7, #7]
 80085e6:	4613      	mov	r3, r2
 80085e8:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	330d      	adds	r3, #13
 80085ee:	79ba      	ldrb	r2, [r7, #6]
 80085f0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	330b      	adds	r3, #11
 80085f6:	220f      	movs	r2, #15
 80085f8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	330c      	adds	r3, #12
 80085fe:	2200      	movs	r2, #0
 8008600:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	331a      	adds	r3, #26
 8008606:	2100      	movs	r1, #0
 8008608:	4618      	mov	r0, r3
 800860a:	f7fe ff38 	bl	800747e <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800860e:	79fb      	ldrb	r3, [r7, #7]
 8008610:	1e5a      	subs	r2, r3, #1
 8008612:	4613      	mov	r3, r2
 8008614:	005b      	lsls	r3, r3, #1
 8008616:	4413      	add	r3, r2
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	4413      	add	r3, r2
 800861c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800861e:	2300      	movs	r3, #0
 8008620:	82fb      	strh	r3, [r7, #22]
 8008622:	2300      	movs	r3, #0
 8008624:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8008626:	8afb      	ldrh	r3, [r7, #22]
 8008628:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800862c:	4293      	cmp	r3, r2
 800862e:	d007      	beq.n	8008640 <put_lfn+0x6c>
 8008630:	69fb      	ldr	r3, [r7, #28]
 8008632:	1c5a      	adds	r2, r3, #1
 8008634:	61fa      	str	r2, [r7, #28]
 8008636:	005b      	lsls	r3, r3, #1
 8008638:	68fa      	ldr	r2, [r7, #12]
 800863a:	4413      	add	r3, r2
 800863c:	881b      	ldrh	r3, [r3, #0]
 800863e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8008640:	4a17      	ldr	r2, [pc, #92]	; (80086a0 <put_lfn+0xcc>)
 8008642:	69bb      	ldr	r3, [r7, #24]
 8008644:	4413      	add	r3, r2
 8008646:	781b      	ldrb	r3, [r3, #0]
 8008648:	461a      	mov	r2, r3
 800864a:	68bb      	ldr	r3, [r7, #8]
 800864c:	4413      	add	r3, r2
 800864e:	8afa      	ldrh	r2, [r7, #22]
 8008650:	4611      	mov	r1, r2
 8008652:	4618      	mov	r0, r3
 8008654:	f7fe ff13 	bl	800747e <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8008658:	8afb      	ldrh	r3, [r7, #22]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d102      	bne.n	8008664 <put_lfn+0x90>
 800865e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008662:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008664:	69bb      	ldr	r3, [r7, #24]
 8008666:	3301      	adds	r3, #1
 8008668:	61bb      	str	r3, [r7, #24]
 800866a:	69bb      	ldr	r3, [r7, #24]
 800866c:	2b0c      	cmp	r3, #12
 800866e:	d9da      	bls.n	8008626 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8008670:	8afb      	ldrh	r3, [r7, #22]
 8008672:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008676:	4293      	cmp	r3, r2
 8008678:	d006      	beq.n	8008688 <put_lfn+0xb4>
 800867a:	69fb      	ldr	r3, [r7, #28]
 800867c:	005b      	lsls	r3, r3, #1
 800867e:	68fa      	ldr	r2, [r7, #12]
 8008680:	4413      	add	r3, r2
 8008682:	881b      	ldrh	r3, [r3, #0]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d103      	bne.n	8008690 <put_lfn+0xbc>
 8008688:	79fb      	ldrb	r3, [r7, #7]
 800868a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800868e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	79fa      	ldrb	r2, [r7, #7]
 8008694:	701a      	strb	r2, [r3, #0]
}
 8008696:	bf00      	nop
 8008698:	3720      	adds	r7, #32
 800869a:	46bd      	mov	sp, r7
 800869c:	bd80      	pop	{r7, pc}
 800869e:	bf00      	nop
 80086a0:	0800d4e8 	.word	0x0800d4e8

080086a4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b08c      	sub	sp, #48	; 0x30
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	60f8      	str	r0, [r7, #12]
 80086ac:	60b9      	str	r1, [r7, #8]
 80086ae:	607a      	str	r2, [r7, #4]
 80086b0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80086b2:	220b      	movs	r2, #11
 80086b4:	68b9      	ldr	r1, [r7, #8]
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	f7fe ff28 	bl	800750c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	2b05      	cmp	r3, #5
 80086c0:	d92b      	bls.n	800871a <gen_numname+0x76>
		sr = seq;
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80086c6:	e022      	b.n	800870e <gen_numname+0x6a>
			wc = *lfn++;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	1c9a      	adds	r2, r3, #2
 80086cc:	607a      	str	r2, [r7, #4]
 80086ce:	881b      	ldrh	r3, [r3, #0]
 80086d0:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80086d2:	2300      	movs	r3, #0
 80086d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80086d6:	e017      	b.n	8008708 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	005a      	lsls	r2, r3, #1
 80086dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80086de:	f003 0301 	and.w	r3, r3, #1
 80086e2:	4413      	add	r3, r2
 80086e4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80086e6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80086e8:	085b      	lsrs	r3, r3, #1
 80086ea:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80086ec:	69fb      	ldr	r3, [r7, #28]
 80086ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d005      	beq.n	8008702 <gen_numname+0x5e>
 80086f6:	69fb      	ldr	r3, [r7, #28]
 80086f8:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 80086fc:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 8008700:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8008702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008704:	3301      	adds	r3, #1
 8008706:	62bb      	str	r3, [r7, #40]	; 0x28
 8008708:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800870a:	2b0f      	cmp	r3, #15
 800870c:	d9e4      	bls.n	80086d8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	881b      	ldrh	r3, [r3, #0]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d1d8      	bne.n	80086c8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008716:	69fb      	ldr	r3, [r7, #28]
 8008718:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800871a:	2307      	movs	r3, #7
 800871c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	b2db      	uxtb	r3, r3
 8008722:	f003 030f 	and.w	r3, r3, #15
 8008726:	b2db      	uxtb	r3, r3
 8008728:	3330      	adds	r3, #48	; 0x30
 800872a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800872e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008732:	2b39      	cmp	r3, #57	; 0x39
 8008734:	d904      	bls.n	8008740 <gen_numname+0x9c>
 8008736:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800873a:	3307      	adds	r3, #7
 800873c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 8008740:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008742:	1e5a      	subs	r2, r3, #1
 8008744:	62ba      	str	r2, [r7, #40]	; 0x28
 8008746:	3330      	adds	r3, #48	; 0x30
 8008748:	443b      	add	r3, r7
 800874a:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800874e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	091b      	lsrs	r3, r3, #4
 8008756:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d1df      	bne.n	800871e <gen_numname+0x7a>
	ns[i] = '~';
 800875e:	f107 0214 	add.w	r2, r7, #20
 8008762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008764:	4413      	add	r3, r2
 8008766:	227e      	movs	r2, #126	; 0x7e
 8008768:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800876a:	2300      	movs	r3, #0
 800876c:	627b      	str	r3, [r7, #36]	; 0x24
 800876e:	e002      	b.n	8008776 <gen_numname+0xd2>
 8008770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008772:	3301      	adds	r3, #1
 8008774:	627b      	str	r3, [r7, #36]	; 0x24
 8008776:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800877a:	429a      	cmp	r2, r3
 800877c:	d205      	bcs.n	800878a <gen_numname+0xe6>
 800877e:	68fa      	ldr	r2, [r7, #12]
 8008780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008782:	4413      	add	r3, r2
 8008784:	781b      	ldrb	r3, [r3, #0]
 8008786:	2b20      	cmp	r3, #32
 8008788:	d1f2      	bne.n	8008770 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800878a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800878c:	2b07      	cmp	r3, #7
 800878e:	d807      	bhi.n	80087a0 <gen_numname+0xfc>
 8008790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008792:	1c5a      	adds	r2, r3, #1
 8008794:	62ba      	str	r2, [r7, #40]	; 0x28
 8008796:	3330      	adds	r3, #48	; 0x30
 8008798:	443b      	add	r3, r7
 800879a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800879e:	e000      	b.n	80087a2 <gen_numname+0xfe>
 80087a0:	2120      	movs	r1, #32
 80087a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a4:	1c5a      	adds	r2, r3, #1
 80087a6:	627a      	str	r2, [r7, #36]	; 0x24
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	4413      	add	r3, r2
 80087ac:	460a      	mov	r2, r1
 80087ae:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80087b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b2:	2b07      	cmp	r3, #7
 80087b4:	d9e9      	bls.n	800878a <gen_numname+0xe6>
}
 80087b6:	bf00      	nop
 80087b8:	bf00      	nop
 80087ba:	3730      	adds	r7, #48	; 0x30
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}

080087c0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80087c0:	b480      	push	{r7}
 80087c2:	b085      	sub	sp, #20
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80087c8:	2300      	movs	r3, #0
 80087ca:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80087cc:	230b      	movs	r3, #11
 80087ce:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80087d0:	7bfb      	ldrb	r3, [r7, #15]
 80087d2:	b2da      	uxtb	r2, r3
 80087d4:	0852      	lsrs	r2, r2, #1
 80087d6:	01db      	lsls	r3, r3, #7
 80087d8:	4313      	orrs	r3, r2
 80087da:	b2da      	uxtb	r2, r3
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	1c59      	adds	r1, r3, #1
 80087e0:	6079      	str	r1, [r7, #4]
 80087e2:	781b      	ldrb	r3, [r3, #0]
 80087e4:	4413      	add	r3, r2
 80087e6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	3b01      	subs	r3, #1
 80087ec:	60bb      	str	r3, [r7, #8]
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d1ed      	bne.n	80087d0 <sum_sfn+0x10>
	return sum;
 80087f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3714      	adds	r7, #20
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr

08008802 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008802:	b580      	push	{r7, lr}
 8008804:	b086      	sub	sp, #24
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008810:	2100      	movs	r1, #0
 8008812:	6878      	ldr	r0, [r7, #4]
 8008814:	f7ff fc88 	bl	8008128 <dir_sdi>
 8008818:	4603      	mov	r3, r0
 800881a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800881c:	7dfb      	ldrb	r3, [r7, #23]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d001      	beq.n	8008826 <dir_find+0x24>
 8008822:	7dfb      	ldrb	r3, [r7, #23]
 8008824:	e0a9      	b.n	800897a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008826:	23ff      	movs	r3, #255	; 0xff
 8008828:	753b      	strb	r3, [r7, #20]
 800882a:	7d3b      	ldrb	r3, [r7, #20]
 800882c:	757b      	strb	r3, [r7, #21]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	f04f 32ff 	mov.w	r2, #4294967295
 8008834:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	69db      	ldr	r3, [r3, #28]
 800883a:	4619      	mov	r1, r3
 800883c:	6938      	ldr	r0, [r7, #16]
 800883e:	f7ff f893 	bl	8007968 <move_window>
 8008842:	4603      	mov	r3, r0
 8008844:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008846:	7dfb      	ldrb	r3, [r7, #23]
 8008848:	2b00      	cmp	r3, #0
 800884a:	f040 8090 	bne.w	800896e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a1b      	ldr	r3, [r3, #32]
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008856:	7dbb      	ldrb	r3, [r7, #22]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d102      	bne.n	8008862 <dir_find+0x60>
 800885c:	2304      	movs	r3, #4
 800885e:	75fb      	strb	r3, [r7, #23]
 8008860:	e08a      	b.n	8008978 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6a1b      	ldr	r3, [r3, #32]
 8008866:	330b      	adds	r3, #11
 8008868:	781b      	ldrb	r3, [r3, #0]
 800886a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800886e:	73fb      	strb	r3, [r7, #15]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	7bfa      	ldrb	r2, [r7, #15]
 8008874:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8008876:	7dbb      	ldrb	r3, [r7, #22]
 8008878:	2be5      	cmp	r3, #229	; 0xe5
 800887a:	d007      	beq.n	800888c <dir_find+0x8a>
 800887c:	7bfb      	ldrb	r3, [r7, #15]
 800887e:	f003 0308 	and.w	r3, r3, #8
 8008882:	2b00      	cmp	r3, #0
 8008884:	d009      	beq.n	800889a <dir_find+0x98>
 8008886:	7bfb      	ldrb	r3, [r7, #15]
 8008888:	2b0f      	cmp	r3, #15
 800888a:	d006      	beq.n	800889a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800888c:	23ff      	movs	r3, #255	; 0xff
 800888e:	757b      	strb	r3, [r7, #21]
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f04f 32ff 	mov.w	r2, #4294967295
 8008896:	631a      	str	r2, [r3, #48]	; 0x30
 8008898:	e05e      	b.n	8008958 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800889a:	7bfb      	ldrb	r3, [r7, #15]
 800889c:	2b0f      	cmp	r3, #15
 800889e:	d136      	bne.n	800890e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80088a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d154      	bne.n	8008958 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80088ae:	7dbb      	ldrb	r3, [r7, #22]
 80088b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00d      	beq.n	80088d4 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6a1b      	ldr	r3, [r3, #32]
 80088bc:	7b5b      	ldrb	r3, [r3, #13]
 80088be:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80088c0:	7dbb      	ldrb	r3, [r7, #22]
 80088c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088c6:	75bb      	strb	r3, [r7, #22]
 80088c8:	7dbb      	ldrb	r3, [r7, #22]
 80088ca:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	695a      	ldr	r2, [r3, #20]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80088d4:	7dba      	ldrb	r2, [r7, #22]
 80088d6:	7d7b      	ldrb	r3, [r7, #21]
 80088d8:	429a      	cmp	r2, r3
 80088da:	d115      	bne.n	8008908 <dir_find+0x106>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6a1b      	ldr	r3, [r3, #32]
 80088e0:	330d      	adds	r3, #13
 80088e2:	781b      	ldrb	r3, [r3, #0]
 80088e4:	7d3a      	ldrb	r2, [r7, #20]
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d10e      	bne.n	8008908 <dir_find+0x106>
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	691a      	ldr	r2, [r3, #16]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6a1b      	ldr	r3, [r3, #32]
 80088f2:	4619      	mov	r1, r3
 80088f4:	4610      	mov	r0, r2
 80088f6:	f7ff fdfd 	bl	80084f4 <cmp_lfn>
 80088fa:	4603      	mov	r3, r0
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d003      	beq.n	8008908 <dir_find+0x106>
 8008900:	7d7b      	ldrb	r3, [r7, #21]
 8008902:	3b01      	subs	r3, #1
 8008904:	b2db      	uxtb	r3, r3
 8008906:	e000      	b.n	800890a <dir_find+0x108>
 8008908:	23ff      	movs	r3, #255	; 0xff
 800890a:	757b      	strb	r3, [r7, #21]
 800890c:	e024      	b.n	8008958 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800890e:	7d7b      	ldrb	r3, [r7, #21]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d109      	bne.n	8008928 <dir_find+0x126>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6a1b      	ldr	r3, [r3, #32]
 8008918:	4618      	mov	r0, r3
 800891a:	f7ff ff51 	bl	80087c0 <sum_sfn>
 800891e:	4603      	mov	r3, r0
 8008920:	461a      	mov	r2, r3
 8008922:	7d3b      	ldrb	r3, [r7, #20]
 8008924:	4293      	cmp	r3, r2
 8008926:	d024      	beq.n	8008972 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800892e:	f003 0301 	and.w	r3, r3, #1
 8008932:	2b00      	cmp	r3, #0
 8008934:	d10a      	bne.n	800894c <dir_find+0x14a>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6a18      	ldr	r0, [r3, #32]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	3324      	adds	r3, #36	; 0x24
 800893e:	220b      	movs	r2, #11
 8008940:	4619      	mov	r1, r3
 8008942:	f7fe fe1f 	bl	8007584 <mem_cmp>
 8008946:	4603      	mov	r3, r0
 8008948:	2b00      	cmp	r3, #0
 800894a:	d014      	beq.n	8008976 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800894c:	23ff      	movs	r3, #255	; 0xff
 800894e:	757b      	strb	r3, [r7, #21]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f04f 32ff 	mov.w	r2, #4294967295
 8008956:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008958:	2100      	movs	r1, #0
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f7ff fc6d 	bl	800823a <dir_next>
 8008960:	4603      	mov	r3, r0
 8008962:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008964:	7dfb      	ldrb	r3, [r7, #23]
 8008966:	2b00      	cmp	r3, #0
 8008968:	f43f af65 	beq.w	8008836 <dir_find+0x34>
 800896c:	e004      	b.n	8008978 <dir_find+0x176>
		if (res != FR_OK) break;
 800896e:	bf00      	nop
 8008970:	e002      	b.n	8008978 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8008972:	bf00      	nop
 8008974:	e000      	b.n	8008978 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008976:	bf00      	nop

	return res;
 8008978:	7dfb      	ldrb	r3, [r7, #23]
}
 800897a:	4618      	mov	r0, r3
 800897c:	3718      	adds	r7, #24
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
	...

08008984 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b08c      	sub	sp, #48	; 0x30
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008998:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d001      	beq.n	80089a4 <dir_register+0x20>
 80089a0:	2306      	movs	r3, #6
 80089a2:	e0e0      	b.n	8008b66 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80089a4:	2300      	movs	r3, #0
 80089a6:	627b      	str	r3, [r7, #36]	; 0x24
 80089a8:	e002      	b.n	80089b0 <dir_register+0x2c>
 80089aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ac:	3301      	adds	r3, #1
 80089ae:	627b      	str	r3, [r7, #36]	; 0x24
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	691a      	ldr	r2, [r3, #16]
 80089b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b6:	005b      	lsls	r3, r3, #1
 80089b8:	4413      	add	r3, r2
 80089ba:	881b      	ldrh	r3, [r3, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d1f4      	bne.n	80089aa <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80089c6:	f107 030c 	add.w	r3, r7, #12
 80089ca:	220c      	movs	r2, #12
 80089cc:	4618      	mov	r0, r3
 80089ce:	f7fe fd9d 	bl	800750c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80089d2:	7dfb      	ldrb	r3, [r7, #23]
 80089d4:	f003 0301 	and.w	r3, r3, #1
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d032      	beq.n	8008a42 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2240      	movs	r2, #64	; 0x40
 80089e0:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 80089e4:	2301      	movs	r3, #1
 80089e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80089e8:	e016      	b.n	8008a18 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f103 0024 	add.w	r0, r3, #36	; 0x24
 80089f0:	69fb      	ldr	r3, [r7, #28]
 80089f2:	691a      	ldr	r2, [r3, #16]
 80089f4:	f107 010c 	add.w	r1, r7, #12
 80089f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089fa:	f7ff fe53 	bl	80086a4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f7ff feff 	bl	8008802 <dir_find>
 8008a04:	4603      	mov	r3, r0
 8008a06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8008a0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d106      	bne.n	8008a20 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8008a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a14:	3301      	adds	r3, #1
 8008a16:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a1a:	2b63      	cmp	r3, #99	; 0x63
 8008a1c:	d9e5      	bls.n	80089ea <dir_register+0x66>
 8008a1e:	e000      	b.n	8008a22 <dir_register+0x9e>
			if (res != FR_OK) break;
 8008a20:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8008a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a24:	2b64      	cmp	r3, #100	; 0x64
 8008a26:	d101      	bne.n	8008a2c <dir_register+0xa8>
 8008a28:	2307      	movs	r3, #7
 8008a2a:	e09c      	b.n	8008b66 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008a2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a30:	2b04      	cmp	r3, #4
 8008a32:	d002      	beq.n	8008a3a <dir_register+0xb6>
 8008a34:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a38:	e095      	b.n	8008b66 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8008a3a:	7dfa      	ldrb	r2, [r7, #23]
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8008a42:	7dfb      	ldrb	r3, [r7, #23]
 8008a44:	f003 0302 	and.w	r3, r3, #2
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d007      	beq.n	8008a5c <dir_register+0xd8>
 8008a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4e:	330c      	adds	r3, #12
 8008a50:	4a47      	ldr	r2, [pc, #284]	; (8008b70 <dir_register+0x1ec>)
 8008a52:	fba2 2303 	umull	r2, r3, r2, r3
 8008a56:	089b      	lsrs	r3, r3, #2
 8008a58:	3301      	adds	r3, #1
 8008a5a:	e000      	b.n	8008a5e <dir_register+0xda>
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8008a60:	6a39      	ldr	r1, [r7, #32]
 8008a62:	6878      	ldr	r0, [r7, #4]
 8008a64:	f7ff fcbf 	bl	80083e6 <dir_alloc>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8008a6e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d148      	bne.n	8008b08 <dir_register+0x184>
 8008a76:	6a3b      	ldr	r3, [r7, #32]
 8008a78:	3b01      	subs	r3, #1
 8008a7a:	623b      	str	r3, [r7, #32]
 8008a7c:	6a3b      	ldr	r3, [r7, #32]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d042      	beq.n	8008b08 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	695a      	ldr	r2, [r3, #20]
 8008a86:	6a3b      	ldr	r3, [r7, #32]
 8008a88:	015b      	lsls	r3, r3, #5
 8008a8a:	1ad3      	subs	r3, r2, r3
 8008a8c:	4619      	mov	r1, r3
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f7ff fb4a 	bl	8008128 <dir_sdi>
 8008a94:	4603      	mov	r3, r0
 8008a96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008a9a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d132      	bne.n	8008b08 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	3324      	adds	r3, #36	; 0x24
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f7ff fe8a 	bl	80087c0 <sum_sfn>
 8008aac:	4603      	mov	r3, r0
 8008aae:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	69db      	ldr	r3, [r3, #28]
 8008ab4:	4619      	mov	r1, r3
 8008ab6:	69f8      	ldr	r0, [r7, #28]
 8008ab8:	f7fe ff56 	bl	8007968 <move_window>
 8008abc:	4603      	mov	r3, r0
 8008abe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 8008ac2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d11d      	bne.n	8008b06 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8008aca:	69fb      	ldr	r3, [r7, #28]
 8008acc:	6918      	ldr	r0, [r3, #16]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6a19      	ldr	r1, [r3, #32]
 8008ad2:	6a3b      	ldr	r3, [r7, #32]
 8008ad4:	b2da      	uxtb	r2, r3
 8008ad6:	7efb      	ldrb	r3, [r7, #27]
 8008ad8:	f7ff fd7c 	bl	80085d4 <put_lfn>
				fs->wflag = 1;
 8008adc:	69fb      	ldr	r3, [r7, #28]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8008ae2:	2100      	movs	r1, #0
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f7ff fba8 	bl	800823a <dir_next>
 8008aea:	4603      	mov	r3, r0
 8008aec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8008af0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d107      	bne.n	8008b08 <dir_register+0x184>
 8008af8:	6a3b      	ldr	r3, [r7, #32]
 8008afa:	3b01      	subs	r3, #1
 8008afc:	623b      	str	r3, [r7, #32]
 8008afe:	6a3b      	ldr	r3, [r7, #32]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1d5      	bne.n	8008ab0 <dir_register+0x12c>
 8008b04:	e000      	b.n	8008b08 <dir_register+0x184>
				if (res != FR_OK) break;
 8008b06:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008b08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d128      	bne.n	8008b62 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	69db      	ldr	r3, [r3, #28]
 8008b14:	4619      	mov	r1, r3
 8008b16:	69f8      	ldr	r0, [r7, #28]
 8008b18:	f7fe ff26 	bl	8007968 <move_window>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008b22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d11b      	bne.n	8008b62 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6a1b      	ldr	r3, [r3, #32]
 8008b2e:	2220      	movs	r2, #32
 8008b30:	2100      	movs	r1, #0
 8008b32:	4618      	mov	r0, r3
 8008b34:	f7fe fd0b 	bl	800754e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6a18      	ldr	r0, [r3, #32]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	3324      	adds	r3, #36	; 0x24
 8008b40:	220b      	movs	r2, #11
 8008b42:	4619      	mov	r1, r3
 8008b44:	f7fe fce2 	bl	800750c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	330c      	adds	r3, #12
 8008b54:	f002 0218 	and.w	r2, r2, #24
 8008b58:	b2d2      	uxtb	r2, r2
 8008b5a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	2201      	movs	r2, #1
 8008b60:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008b62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008b66:	4618      	mov	r0, r3
 8008b68:	3730      	adds	r7, #48	; 0x30
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bd80      	pop	{r7, pc}
 8008b6e:	bf00      	nop
 8008b70:	4ec4ec4f 	.word	0x4ec4ec4f

08008b74 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b08a      	sub	sp, #40	; 0x28
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
 8008b7c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	613b      	str	r3, [r7, #16]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	60fb      	str	r3, [r7, #12]
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	617b      	str	r3, [r7, #20]
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008b94:	69bb      	ldr	r3, [r7, #24]
 8008b96:	1c5a      	adds	r2, r3, #1
 8008b98:	61ba      	str	r2, [r7, #24]
 8008b9a:	693a      	ldr	r2, [r7, #16]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8008ba2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ba4:	2b1f      	cmp	r3, #31
 8008ba6:	d940      	bls.n	8008c2a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008ba8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008baa:	2b2f      	cmp	r3, #47	; 0x2f
 8008bac:	d006      	beq.n	8008bbc <create_name+0x48>
 8008bae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008bb0:	2b5c      	cmp	r3, #92	; 0x5c
 8008bb2:	d110      	bne.n	8008bd6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008bb4:	e002      	b.n	8008bbc <create_name+0x48>
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	3301      	adds	r3, #1
 8008bba:	61bb      	str	r3, [r7, #24]
 8008bbc:	693a      	ldr	r2, [r7, #16]
 8008bbe:	69bb      	ldr	r3, [r7, #24]
 8008bc0:	4413      	add	r3, r2
 8008bc2:	781b      	ldrb	r3, [r3, #0]
 8008bc4:	2b2f      	cmp	r3, #47	; 0x2f
 8008bc6:	d0f6      	beq.n	8008bb6 <create_name+0x42>
 8008bc8:	693a      	ldr	r2, [r7, #16]
 8008bca:	69bb      	ldr	r3, [r7, #24]
 8008bcc:	4413      	add	r3, r2
 8008bce:	781b      	ldrb	r3, [r3, #0]
 8008bd0:	2b5c      	cmp	r3, #92	; 0x5c
 8008bd2:	d0f0      	beq.n	8008bb6 <create_name+0x42>
			break;
 8008bd4:	e02a      	b.n	8008c2c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	2bfe      	cmp	r3, #254	; 0xfe
 8008bda:	d901      	bls.n	8008be0 <create_name+0x6c>
 8008bdc:	2306      	movs	r3, #6
 8008bde:	e17d      	b.n	8008edc <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8008be0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008be6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008be8:	2101      	movs	r1, #1
 8008bea:	4618      	mov	r0, r3
 8008bec:	f001 fa8c 	bl	800a108 <ff_convert>
 8008bf0:	4603      	mov	r3, r0
 8008bf2:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008bf4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d101      	bne.n	8008bfe <create_name+0x8a>
 8008bfa:	2306      	movs	r3, #6
 8008bfc:	e16e      	b.n	8008edc <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8008bfe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c00:	2b7f      	cmp	r3, #127	; 0x7f
 8008c02:	d809      	bhi.n	8008c18 <create_name+0xa4>
 8008c04:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c06:	4619      	mov	r1, r3
 8008c08:	488d      	ldr	r0, [pc, #564]	; (8008e40 <create_name+0x2cc>)
 8008c0a:	f7fe fce2 	bl	80075d2 <chk_chr>
 8008c0e:	4603      	mov	r3, r0
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d001      	beq.n	8008c18 <create_name+0xa4>
 8008c14:	2306      	movs	r3, #6
 8008c16:	e161      	b.n	8008edc <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	1c5a      	adds	r2, r3, #1
 8008c1c:	617a      	str	r2, [r7, #20]
 8008c1e:	005b      	lsls	r3, r3, #1
 8008c20:	68fa      	ldr	r2, [r7, #12]
 8008c22:	4413      	add	r3, r2
 8008c24:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008c26:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008c28:	e7b4      	b.n	8008b94 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8008c2a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8008c2c:	693a      	ldr	r2, [r7, #16]
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	441a      	add	r2, r3
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008c36:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c38:	2b1f      	cmp	r3, #31
 8008c3a:	d801      	bhi.n	8008c40 <create_name+0xcc>
 8008c3c:	2304      	movs	r3, #4
 8008c3e:	e000      	b.n	8008c42 <create_name+0xce>
 8008c40:	2300      	movs	r3, #0
 8008c42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008c46:	e011      	b.n	8008c6c <create_name+0xf8>
		w = lfn[di - 1];
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008c4e:	3b01      	subs	r3, #1
 8008c50:	005b      	lsls	r3, r3, #1
 8008c52:	68fa      	ldr	r2, [r7, #12]
 8008c54:	4413      	add	r3, r2
 8008c56:	881b      	ldrh	r3, [r3, #0]
 8008c58:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8008c5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c5c:	2b20      	cmp	r3, #32
 8008c5e:	d002      	beq.n	8008c66 <create_name+0xf2>
 8008c60:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c62:	2b2e      	cmp	r3, #46	; 0x2e
 8008c64:	d106      	bne.n	8008c74 <create_name+0x100>
		di--;
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	3b01      	subs	r3, #1
 8008c6a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d1ea      	bne.n	8008c48 <create_name+0xd4>
 8008c72:	e000      	b.n	8008c76 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8008c74:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	005b      	lsls	r3, r3, #1
 8008c7a:	68fa      	ldr	r2, [r7, #12]
 8008c7c:	4413      	add	r3, r2
 8008c7e:	2200      	movs	r2, #0
 8008c80:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8008c82:	697b      	ldr	r3, [r7, #20]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d101      	bne.n	8008c8c <create_name+0x118>
 8008c88:	2306      	movs	r3, #6
 8008c8a:	e127      	b.n	8008edc <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	3324      	adds	r3, #36	; 0x24
 8008c90:	220b      	movs	r2, #11
 8008c92:	2120      	movs	r1, #32
 8008c94:	4618      	mov	r0, r3
 8008c96:	f7fe fc5a 	bl	800754e <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8008c9a:	2300      	movs	r3, #0
 8008c9c:	61bb      	str	r3, [r7, #24]
 8008c9e:	e002      	b.n	8008ca6 <create_name+0x132>
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	3301      	adds	r3, #1
 8008ca4:	61bb      	str	r3, [r7, #24]
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	005b      	lsls	r3, r3, #1
 8008caa:	68fa      	ldr	r2, [r7, #12]
 8008cac:	4413      	add	r3, r2
 8008cae:	881b      	ldrh	r3, [r3, #0]
 8008cb0:	2b20      	cmp	r3, #32
 8008cb2:	d0f5      	beq.n	8008ca0 <create_name+0x12c>
 8008cb4:	69bb      	ldr	r3, [r7, #24]
 8008cb6:	005b      	lsls	r3, r3, #1
 8008cb8:	68fa      	ldr	r2, [r7, #12]
 8008cba:	4413      	add	r3, r2
 8008cbc:	881b      	ldrh	r3, [r3, #0]
 8008cbe:	2b2e      	cmp	r3, #46	; 0x2e
 8008cc0:	d0ee      	beq.n	8008ca0 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8008cc2:	69bb      	ldr	r3, [r7, #24]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d009      	beq.n	8008cdc <create_name+0x168>
 8008cc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ccc:	f043 0303 	orr.w	r3, r3, #3
 8008cd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8008cd4:	e002      	b.n	8008cdc <create_name+0x168>
 8008cd6:	697b      	ldr	r3, [r7, #20]
 8008cd8:	3b01      	subs	r3, #1
 8008cda:	617b      	str	r3, [r7, #20]
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d009      	beq.n	8008cf6 <create_name+0x182>
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008ce8:	3b01      	subs	r3, #1
 8008cea:	005b      	lsls	r3, r3, #1
 8008cec:	68fa      	ldr	r2, [r7, #12]
 8008cee:	4413      	add	r3, r2
 8008cf0:	881b      	ldrh	r3, [r3, #0]
 8008cf2:	2b2e      	cmp	r3, #46	; 0x2e
 8008cf4:	d1ef      	bne.n	8008cd6 <create_name+0x162>

	i = b = 0; ni = 8;
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	623b      	str	r3, [r7, #32]
 8008d00:	2308      	movs	r3, #8
 8008d02:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8008d04:	69bb      	ldr	r3, [r7, #24]
 8008d06:	1c5a      	adds	r2, r3, #1
 8008d08:	61ba      	str	r2, [r7, #24]
 8008d0a:	005b      	lsls	r3, r3, #1
 8008d0c:	68fa      	ldr	r2, [r7, #12]
 8008d0e:	4413      	add	r3, r2
 8008d10:	881b      	ldrh	r3, [r3, #0]
 8008d12:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8008d14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	f000 8090 	beq.w	8008e3c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8008d1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d1e:	2b20      	cmp	r3, #32
 8008d20:	d006      	beq.n	8008d30 <create_name+0x1bc>
 8008d22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d24:	2b2e      	cmp	r3, #46	; 0x2e
 8008d26:	d10a      	bne.n	8008d3e <create_name+0x1ca>
 8008d28:	69ba      	ldr	r2, [r7, #24]
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d006      	beq.n	8008d3e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8008d30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008d34:	f043 0303 	orr.w	r3, r3, #3
 8008d38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008d3c:	e07d      	b.n	8008e3a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8008d3e:	6a3a      	ldr	r2, [r7, #32]
 8008d40:	69fb      	ldr	r3, [r7, #28]
 8008d42:	429a      	cmp	r2, r3
 8008d44:	d203      	bcs.n	8008d4e <create_name+0x1da>
 8008d46:	69ba      	ldr	r2, [r7, #24]
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d123      	bne.n	8008d96 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	2b0b      	cmp	r3, #11
 8008d52:	d106      	bne.n	8008d62 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8008d54:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008d58:	f043 0303 	orr.w	r3, r3, #3
 8008d5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008d60:	e075      	b.n	8008e4e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8008d62:	69ba      	ldr	r2, [r7, #24]
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d005      	beq.n	8008d76 <create_name+0x202>
 8008d6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008d6e:	f043 0303 	orr.w	r3, r3, #3
 8008d72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8008d76:	69ba      	ldr	r2, [r7, #24]
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d866      	bhi.n	8008e4c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	61bb      	str	r3, [r7, #24]
 8008d82:	2308      	movs	r3, #8
 8008d84:	623b      	str	r3, [r7, #32]
 8008d86:	230b      	movs	r3, #11
 8008d88:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8008d8a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008d94:	e051      	b.n	8008e3a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8008d96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d98:	2b7f      	cmp	r3, #127	; 0x7f
 8008d9a:	d914      	bls.n	8008dc6 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8008d9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d9e:	2100      	movs	r1, #0
 8008da0:	4618      	mov	r0, r3
 8008da2:	f001 f9b1 	bl	800a108 <ff_convert>
 8008da6:	4603      	mov	r3, r0
 8008da8:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8008daa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d004      	beq.n	8008dba <create_name+0x246>
 8008db0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008db2:	3b80      	subs	r3, #128	; 0x80
 8008db4:	4a23      	ldr	r2, [pc, #140]	; (8008e44 <create_name+0x2d0>)
 8008db6:	5cd3      	ldrb	r3, [r2, r3]
 8008db8:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8008dba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008dbe:	f043 0302 	orr.w	r3, r3, #2
 8008dc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8008dc6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d007      	beq.n	8008ddc <create_name+0x268>
 8008dcc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008dce:	4619      	mov	r1, r3
 8008dd0:	481d      	ldr	r0, [pc, #116]	; (8008e48 <create_name+0x2d4>)
 8008dd2:	f7fe fbfe 	bl	80075d2 <chk_chr>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d008      	beq.n	8008dee <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8008ddc:	235f      	movs	r3, #95	; 0x5f
 8008dde:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008de0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008de4:	f043 0303 	orr.w	r3, r3, #3
 8008de8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008dec:	e01b      	b.n	8008e26 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8008dee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008df0:	2b40      	cmp	r3, #64	; 0x40
 8008df2:	d909      	bls.n	8008e08 <create_name+0x294>
 8008df4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008df6:	2b5a      	cmp	r3, #90	; 0x5a
 8008df8:	d806      	bhi.n	8008e08 <create_name+0x294>
					b |= 2;
 8008dfa:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008dfe:	f043 0302 	orr.w	r3, r3, #2
 8008e02:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008e06:	e00e      	b.n	8008e26 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8008e08:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008e0a:	2b60      	cmp	r3, #96	; 0x60
 8008e0c:	d90b      	bls.n	8008e26 <create_name+0x2b2>
 8008e0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008e10:	2b7a      	cmp	r3, #122	; 0x7a
 8008e12:	d808      	bhi.n	8008e26 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8008e14:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008e18:	f043 0301 	orr.w	r3, r3, #1
 8008e1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008e20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008e22:	3b20      	subs	r3, #32
 8008e24:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8008e26:	6a3b      	ldr	r3, [r7, #32]
 8008e28:	1c5a      	adds	r2, r3, #1
 8008e2a:	623a      	str	r2, [r7, #32]
 8008e2c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008e2e:	b2d1      	uxtb	r1, r2
 8008e30:	687a      	ldr	r2, [r7, #4]
 8008e32:	4413      	add	r3, r2
 8008e34:	460a      	mov	r2, r1
 8008e36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8008e3a:	e763      	b.n	8008d04 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8008e3c:	bf00      	nop
 8008e3e:	e006      	b.n	8008e4e <create_name+0x2da>
 8008e40:	0800ced8 	.word	0x0800ced8
 8008e44:	0800d468 	.word	0x0800d468
 8008e48:	0800cee4 	.word	0x0800cee4
			if (si > di) break;			/* No extension */
 8008e4c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008e54:	2be5      	cmp	r3, #229	; 0xe5
 8008e56:	d103      	bne.n	8008e60 <create_name+0x2ec>
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2205      	movs	r2, #5
 8008e5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8008e60:	69fb      	ldr	r3, [r7, #28]
 8008e62:	2b08      	cmp	r3, #8
 8008e64:	d104      	bne.n	8008e70 <create_name+0x2fc>
 8008e66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008e6a:	009b      	lsls	r3, r3, #2
 8008e6c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8008e70:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008e74:	f003 030c 	and.w	r3, r3, #12
 8008e78:	2b0c      	cmp	r3, #12
 8008e7a:	d005      	beq.n	8008e88 <create_name+0x314>
 8008e7c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008e80:	f003 0303 	and.w	r3, r3, #3
 8008e84:	2b03      	cmp	r3, #3
 8008e86:	d105      	bne.n	8008e94 <create_name+0x320>
 8008e88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008e8c:	f043 0302 	orr.w	r3, r3, #2
 8008e90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8008e94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008e98:	f003 0302 	and.w	r3, r3, #2
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d117      	bne.n	8008ed0 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8008ea0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ea4:	f003 0303 	and.w	r3, r3, #3
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	d105      	bne.n	8008eb8 <create_name+0x344>
 8008eac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008eb0:	f043 0310 	orr.w	r3, r3, #16
 8008eb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8008eb8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ebc:	f003 030c 	and.w	r3, r3, #12
 8008ec0:	2b04      	cmp	r3, #4
 8008ec2:	d105      	bne.n	8008ed0 <create_name+0x35c>
 8008ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008ec8:	f043 0308 	orr.w	r3, r3, #8
 8008ecc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008ed6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8008eda:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3728      	adds	r7, #40	; 0x28
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b086      	sub	sp, #24
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008ef2:	693b      	ldr	r3, [r7, #16]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008ef8:	e002      	b.n	8008f00 <follow_path+0x1c>
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	3301      	adds	r3, #1
 8008efe:	603b      	str	r3, [r7, #0]
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	781b      	ldrb	r3, [r3, #0]
 8008f04:	2b2f      	cmp	r3, #47	; 0x2f
 8008f06:	d0f8      	beq.n	8008efa <follow_path+0x16>
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	781b      	ldrb	r3, [r3, #0]
 8008f0c:	2b5c      	cmp	r3, #92	; 0x5c
 8008f0e:	d0f4      	beq.n	8008efa <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	2200      	movs	r2, #0
 8008f14:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	781b      	ldrb	r3, [r3, #0]
 8008f1a:	2b1f      	cmp	r3, #31
 8008f1c:	d80a      	bhi.n	8008f34 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2280      	movs	r2, #128	; 0x80
 8008f22:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008f26:	2100      	movs	r1, #0
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f7ff f8fd 	bl	8008128 <dir_sdi>
 8008f2e:	4603      	mov	r3, r0
 8008f30:	75fb      	strb	r3, [r7, #23]
 8008f32:	e048      	b.n	8008fc6 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008f34:	463b      	mov	r3, r7
 8008f36:	4619      	mov	r1, r3
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f7ff fe1b 	bl	8008b74 <create_name>
 8008f3e:	4603      	mov	r3, r0
 8008f40:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008f42:	7dfb      	ldrb	r3, [r7, #23]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d139      	bne.n	8008fbc <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008f48:	6878      	ldr	r0, [r7, #4]
 8008f4a:	f7ff fc5a 	bl	8008802 <dir_find>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008f58:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008f5a:	7dfb      	ldrb	r3, [r7, #23]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d00a      	beq.n	8008f76 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008f60:	7dfb      	ldrb	r3, [r7, #23]
 8008f62:	2b04      	cmp	r3, #4
 8008f64:	d12c      	bne.n	8008fc0 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008f66:	7afb      	ldrb	r3, [r7, #11]
 8008f68:	f003 0304 	and.w	r3, r3, #4
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d127      	bne.n	8008fc0 <follow_path+0xdc>
 8008f70:	2305      	movs	r3, #5
 8008f72:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008f74:	e024      	b.n	8008fc0 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008f76:	7afb      	ldrb	r3, [r7, #11]
 8008f78:	f003 0304 	and.w	r3, r3, #4
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d121      	bne.n	8008fc4 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	799b      	ldrb	r3, [r3, #6]
 8008f84:	f003 0310 	and.w	r3, r3, #16
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d102      	bne.n	8008f92 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008f8c:	2305      	movs	r3, #5
 8008f8e:	75fb      	strb	r3, [r7, #23]
 8008f90:	e019      	b.n	8008fc6 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	695b      	ldr	r3, [r3, #20]
 8008f9c:	68fa      	ldr	r2, [r7, #12]
 8008f9e:	8992      	ldrh	r2, [r2, #12]
 8008fa0:	fbb3 f0f2 	udiv	r0, r3, r2
 8008fa4:	fb00 f202 	mul.w	r2, r0, r2
 8008fa8:	1a9b      	subs	r3, r3, r2
 8008faa:	440b      	add	r3, r1
 8008fac:	4619      	mov	r1, r3
 8008fae:	68f8      	ldr	r0, [r7, #12]
 8008fb0:	f7ff fa60 	bl	8008474 <ld_clust>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	693b      	ldr	r3, [r7, #16]
 8008fb8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008fba:	e7bb      	b.n	8008f34 <follow_path+0x50>
			if (res != FR_OK) break;
 8008fbc:	bf00      	nop
 8008fbe:	e002      	b.n	8008fc6 <follow_path+0xe2>
				break;
 8008fc0:	bf00      	nop
 8008fc2:	e000      	b.n	8008fc6 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008fc4:	bf00      	nop
			}
		}
	}

	return res;
 8008fc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fc8:	4618      	mov	r0, r3
 8008fca:	3718      	adds	r7, #24
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b087      	sub	sp, #28
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8008fdc:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d031      	beq.n	800904a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	617b      	str	r3, [r7, #20]
 8008fec:	e002      	b.n	8008ff4 <get_ldnumber+0x24>
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	617b      	str	r3, [r7, #20]
 8008ff4:	697b      	ldr	r3, [r7, #20]
 8008ff6:	781b      	ldrb	r3, [r3, #0]
 8008ff8:	2b1f      	cmp	r3, #31
 8008ffa:	d903      	bls.n	8009004 <get_ldnumber+0x34>
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	781b      	ldrb	r3, [r3, #0]
 8009000:	2b3a      	cmp	r3, #58	; 0x3a
 8009002:	d1f4      	bne.n	8008fee <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009004:	697b      	ldr	r3, [r7, #20]
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	2b3a      	cmp	r3, #58	; 0x3a
 800900a:	d11c      	bne.n	8009046 <get_ldnumber+0x76>
			tp = *path;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	1c5a      	adds	r2, r3, #1
 8009016:	60fa      	str	r2, [r7, #12]
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	3b30      	subs	r3, #48	; 0x30
 800901c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	2b09      	cmp	r3, #9
 8009022:	d80e      	bhi.n	8009042 <get_ldnumber+0x72>
 8009024:	68fa      	ldr	r2, [r7, #12]
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	429a      	cmp	r2, r3
 800902a:	d10a      	bne.n	8009042 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d107      	bne.n	8009042 <get_ldnumber+0x72>
					vol = (int)i;
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	3301      	adds	r3, #1
 800903a:	617b      	str	r3, [r7, #20]
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	697a      	ldr	r2, [r7, #20]
 8009040:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	e002      	b.n	800904c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009046:	2300      	movs	r3, #0
 8009048:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800904a:	693b      	ldr	r3, [r7, #16]
}
 800904c:	4618      	mov	r0, r3
 800904e:	371c      	adds	r7, #28
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b082      	sub	sp, #8
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2200      	movs	r2, #0
 8009066:	70da      	strb	r2, [r3, #3]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	f04f 32ff 	mov.w	r2, #4294967295
 800906e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009070:	6839      	ldr	r1, [r7, #0]
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f7fe fc78 	bl	8007968 <move_window>
 8009078:	4603      	mov	r3, r0
 800907a:	2b00      	cmp	r3, #0
 800907c:	d001      	beq.n	8009082 <check_fs+0x2a>
 800907e:	2304      	movs	r3, #4
 8009080:	e038      	b.n	80090f4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	3338      	adds	r3, #56	; 0x38
 8009086:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800908a:	4618      	mov	r0, r3
 800908c:	f7fe f9bc 	bl	8007408 <ld_word>
 8009090:	4603      	mov	r3, r0
 8009092:	461a      	mov	r2, r3
 8009094:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009098:	429a      	cmp	r2, r3
 800909a:	d001      	beq.n	80090a0 <check_fs+0x48>
 800909c:	2303      	movs	r3, #3
 800909e:	e029      	b.n	80090f4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80090a6:	2be9      	cmp	r3, #233	; 0xe9
 80090a8:	d009      	beq.n	80090be <check_fs+0x66>
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80090b0:	2beb      	cmp	r3, #235	; 0xeb
 80090b2:	d11e      	bne.n	80090f2 <check_fs+0x9a>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80090ba:	2b90      	cmp	r3, #144	; 0x90
 80090bc:	d119      	bne.n	80090f2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	3338      	adds	r3, #56	; 0x38
 80090c2:	3336      	adds	r3, #54	; 0x36
 80090c4:	4618      	mov	r0, r3
 80090c6:	f7fe f9b7 	bl	8007438 <ld_dword>
 80090ca:	4603      	mov	r3, r0
 80090cc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80090d0:	4a0a      	ldr	r2, [pc, #40]	; (80090fc <check_fs+0xa4>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d101      	bne.n	80090da <check_fs+0x82>
 80090d6:	2300      	movs	r3, #0
 80090d8:	e00c      	b.n	80090f4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	3338      	adds	r3, #56	; 0x38
 80090de:	3352      	adds	r3, #82	; 0x52
 80090e0:	4618      	mov	r0, r3
 80090e2:	f7fe f9a9 	bl	8007438 <ld_dword>
 80090e6:	4603      	mov	r3, r0
 80090e8:	4a05      	ldr	r2, [pc, #20]	; (8009100 <check_fs+0xa8>)
 80090ea:	4293      	cmp	r3, r2
 80090ec:	d101      	bne.n	80090f2 <check_fs+0x9a>
 80090ee:	2300      	movs	r3, #0
 80090f0:	e000      	b.n	80090f4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80090f2:	2302      	movs	r3, #2
}
 80090f4:	4618      	mov	r0, r3
 80090f6:	3708      	adds	r7, #8
 80090f8:	46bd      	mov	sp, r7
 80090fa:	bd80      	pop	{r7, pc}
 80090fc:	00544146 	.word	0x00544146
 8009100:	33544146 	.word	0x33544146

08009104 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b096      	sub	sp, #88	; 0x58
 8009108:	af00      	add	r7, sp, #0
 800910a:	60f8      	str	r0, [r7, #12]
 800910c:	60b9      	str	r1, [r7, #8]
 800910e:	4613      	mov	r3, r2
 8009110:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	2200      	movs	r2, #0
 8009116:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009118:	68f8      	ldr	r0, [r7, #12]
 800911a:	f7ff ff59 	bl	8008fd0 <get_ldnumber>
 800911e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009122:	2b00      	cmp	r3, #0
 8009124:	da01      	bge.n	800912a <find_volume+0x26>
 8009126:	230b      	movs	r3, #11
 8009128:	e265      	b.n	80095f6 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800912a:	4a9f      	ldr	r2, [pc, #636]	; (80093a8 <find_volume+0x2a4>)
 800912c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800912e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009132:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009136:	2b00      	cmp	r3, #0
 8009138:	d101      	bne.n	800913e <find_volume+0x3a>
 800913a:	230c      	movs	r3, #12
 800913c:	e25b      	b.n	80095f6 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009142:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009144:	79fb      	ldrb	r3, [r7, #7]
 8009146:	f023 0301 	bic.w	r3, r3, #1
 800914a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800914c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800914e:	781b      	ldrb	r3, [r3, #0]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d01a      	beq.n	800918a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009156:	785b      	ldrb	r3, [r3, #1]
 8009158:	4618      	mov	r0, r3
 800915a:	f7fe f8b7 	bl	80072cc <disk_status>
 800915e:	4603      	mov	r3, r0
 8009160:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009164:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009168:	f003 0301 	and.w	r3, r3, #1
 800916c:	2b00      	cmp	r3, #0
 800916e:	d10c      	bne.n	800918a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009170:	79fb      	ldrb	r3, [r7, #7]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d007      	beq.n	8009186 <find_volume+0x82>
 8009176:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800917a:	f003 0304 	and.w	r3, r3, #4
 800917e:	2b00      	cmp	r3, #0
 8009180:	d001      	beq.n	8009186 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009182:	230a      	movs	r3, #10
 8009184:	e237      	b.n	80095f6 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8009186:	2300      	movs	r3, #0
 8009188:	e235      	b.n	80095f6 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800918a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800918c:	2200      	movs	r2, #0
 800918e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009190:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009192:	b2da      	uxtb	r2, r3
 8009194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009196:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800919a:	785b      	ldrb	r3, [r3, #1]
 800919c:	4618      	mov	r0, r3
 800919e:	f7fe f8af 	bl	8007300 <disk_initialize>
 80091a2:	4603      	mov	r3, r0
 80091a4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80091a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80091ac:	f003 0301 	and.w	r3, r3, #1
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d001      	beq.n	80091b8 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80091b4:	2303      	movs	r3, #3
 80091b6:	e21e      	b.n	80095f6 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80091b8:	79fb      	ldrb	r3, [r7, #7]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d007      	beq.n	80091ce <find_volume+0xca>
 80091be:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80091c2:	f003 0304 	and.w	r3, r3, #4
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d001      	beq.n	80091ce <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80091ca:	230a      	movs	r3, #10
 80091cc:	e213      	b.n	80095f6 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80091ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091d0:	7858      	ldrb	r0, [r3, #1]
 80091d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091d4:	330c      	adds	r3, #12
 80091d6:	461a      	mov	r2, r3
 80091d8:	2102      	movs	r1, #2
 80091da:	f7fe f8f7 	bl	80073cc <disk_ioctl>
 80091de:	4603      	mov	r3, r0
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d001      	beq.n	80091e8 <find_volume+0xe4>
 80091e4:	2301      	movs	r3, #1
 80091e6:	e206      	b.n	80095f6 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80091e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ea:	899b      	ldrh	r3, [r3, #12]
 80091ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091f0:	d80d      	bhi.n	800920e <find_volume+0x10a>
 80091f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f4:	899b      	ldrh	r3, [r3, #12]
 80091f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80091fa:	d308      	bcc.n	800920e <find_volume+0x10a>
 80091fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091fe:	899b      	ldrh	r3, [r3, #12]
 8009200:	461a      	mov	r2, r3
 8009202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009204:	899b      	ldrh	r3, [r3, #12]
 8009206:	3b01      	subs	r3, #1
 8009208:	4013      	ands	r3, r2
 800920a:	2b00      	cmp	r3, #0
 800920c:	d001      	beq.n	8009212 <find_volume+0x10e>
 800920e:	2301      	movs	r3, #1
 8009210:	e1f1      	b.n	80095f6 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009212:	2300      	movs	r3, #0
 8009214:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009216:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009218:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800921a:	f7ff ff1d 	bl	8009058 <check_fs>
 800921e:	4603      	mov	r3, r0
 8009220:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009224:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009228:	2b02      	cmp	r3, #2
 800922a:	d149      	bne.n	80092c0 <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800922c:	2300      	movs	r3, #0
 800922e:	643b      	str	r3, [r7, #64]	; 0x40
 8009230:	e01e      	b.n	8009270 <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009234:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8009238:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800923a:	011b      	lsls	r3, r3, #4
 800923c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009240:	4413      	add	r3, r2
 8009242:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009244:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009246:	3304      	adds	r3, #4
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d006      	beq.n	800925c <find_volume+0x158>
 800924e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009250:	3308      	adds	r3, #8
 8009252:	4618      	mov	r0, r3
 8009254:	f7fe f8f0 	bl	8007438 <ld_dword>
 8009258:	4602      	mov	r2, r0
 800925a:	e000      	b.n	800925e <find_volume+0x15a>
 800925c:	2200      	movs	r2, #0
 800925e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009260:	009b      	lsls	r3, r3, #2
 8009262:	3358      	adds	r3, #88	; 0x58
 8009264:	443b      	add	r3, r7
 8009266:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800926a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800926c:	3301      	adds	r3, #1
 800926e:	643b      	str	r3, [r7, #64]	; 0x40
 8009270:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009272:	2b03      	cmp	r3, #3
 8009274:	d9dd      	bls.n	8009232 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009276:	2300      	movs	r3, #0
 8009278:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800927a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800927c:	2b00      	cmp	r3, #0
 800927e:	d002      	beq.n	8009286 <find_volume+0x182>
 8009280:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009282:	3b01      	subs	r3, #1
 8009284:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009286:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009288:	009b      	lsls	r3, r3, #2
 800928a:	3358      	adds	r3, #88	; 0x58
 800928c:	443b      	add	r3, r7
 800928e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009292:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009294:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009296:	2b00      	cmp	r3, #0
 8009298:	d005      	beq.n	80092a6 <find_volume+0x1a2>
 800929a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800929c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800929e:	f7ff fedb 	bl	8009058 <check_fs>
 80092a2:	4603      	mov	r3, r0
 80092a4:	e000      	b.n	80092a8 <find_volume+0x1a4>
 80092a6:	2303      	movs	r3, #3
 80092a8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80092ac:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d905      	bls.n	80092c0 <find_volume+0x1bc>
 80092b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092b6:	3301      	adds	r3, #1
 80092b8:	643b      	str	r3, [r7, #64]	; 0x40
 80092ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092bc:	2b03      	cmp	r3, #3
 80092be:	d9e2      	bls.n	8009286 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80092c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80092c4:	2b04      	cmp	r3, #4
 80092c6:	d101      	bne.n	80092cc <find_volume+0x1c8>
 80092c8:	2301      	movs	r3, #1
 80092ca:	e194      	b.n	80095f6 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80092cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80092d0:	2b01      	cmp	r3, #1
 80092d2:	d901      	bls.n	80092d8 <find_volume+0x1d4>
 80092d4:	230d      	movs	r3, #13
 80092d6:	e18e      	b.n	80095f6 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80092d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092da:	3338      	adds	r3, #56	; 0x38
 80092dc:	330b      	adds	r3, #11
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fe f892 	bl	8007408 <ld_word>
 80092e4:	4603      	mov	r3, r0
 80092e6:	461a      	mov	r2, r3
 80092e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092ea:	899b      	ldrh	r3, [r3, #12]
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d001      	beq.n	80092f4 <find_volume+0x1f0>
 80092f0:	230d      	movs	r3, #13
 80092f2:	e180      	b.n	80095f6 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80092f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092f6:	3338      	adds	r3, #56	; 0x38
 80092f8:	3316      	adds	r3, #22
 80092fa:	4618      	mov	r0, r3
 80092fc:	f7fe f884 	bl	8007408 <ld_word>
 8009300:	4603      	mov	r3, r0
 8009302:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009304:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009306:	2b00      	cmp	r3, #0
 8009308:	d106      	bne.n	8009318 <find_volume+0x214>
 800930a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800930c:	3338      	adds	r3, #56	; 0x38
 800930e:	3324      	adds	r3, #36	; 0x24
 8009310:	4618      	mov	r0, r3
 8009312:	f7fe f891 	bl	8007438 <ld_dword>
 8009316:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800931a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800931c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800931e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009320:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8009324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009326:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800932a:	789b      	ldrb	r3, [r3, #2]
 800932c:	2b01      	cmp	r3, #1
 800932e:	d005      	beq.n	800933c <find_volume+0x238>
 8009330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009332:	789b      	ldrb	r3, [r3, #2]
 8009334:	2b02      	cmp	r3, #2
 8009336:	d001      	beq.n	800933c <find_volume+0x238>
 8009338:	230d      	movs	r3, #13
 800933a:	e15c      	b.n	80095f6 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800933c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800933e:	789b      	ldrb	r3, [r3, #2]
 8009340:	461a      	mov	r2, r3
 8009342:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009344:	fb02 f303 	mul.w	r3, r2, r3
 8009348:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800934a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800934c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009350:	b29a      	uxth	r2, r3
 8009352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009354:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009358:	895b      	ldrh	r3, [r3, #10]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d008      	beq.n	8009370 <find_volume+0x26c>
 800935e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009360:	895b      	ldrh	r3, [r3, #10]
 8009362:	461a      	mov	r2, r3
 8009364:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009366:	895b      	ldrh	r3, [r3, #10]
 8009368:	3b01      	subs	r3, #1
 800936a:	4013      	ands	r3, r2
 800936c:	2b00      	cmp	r3, #0
 800936e:	d001      	beq.n	8009374 <find_volume+0x270>
 8009370:	230d      	movs	r3, #13
 8009372:	e140      	b.n	80095f6 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009376:	3338      	adds	r3, #56	; 0x38
 8009378:	3311      	adds	r3, #17
 800937a:	4618      	mov	r0, r3
 800937c:	f7fe f844 	bl	8007408 <ld_word>
 8009380:	4603      	mov	r3, r0
 8009382:	461a      	mov	r2, r3
 8009384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009386:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800938a:	891b      	ldrh	r3, [r3, #8]
 800938c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800938e:	8992      	ldrh	r2, [r2, #12]
 8009390:	0952      	lsrs	r2, r2, #5
 8009392:	b292      	uxth	r2, r2
 8009394:	fbb3 f1f2 	udiv	r1, r3, r2
 8009398:	fb01 f202 	mul.w	r2, r1, r2
 800939c:	1a9b      	subs	r3, r3, r2
 800939e:	b29b      	uxth	r3, r3
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d003      	beq.n	80093ac <find_volume+0x2a8>
 80093a4:	230d      	movs	r3, #13
 80093a6:	e126      	b.n	80095f6 <find_volume+0x4f2>
 80093a8:	200024f0 	.word	0x200024f0

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80093ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ae:	3338      	adds	r3, #56	; 0x38
 80093b0:	3313      	adds	r3, #19
 80093b2:	4618      	mov	r0, r3
 80093b4:	f7fe f828 	bl	8007408 <ld_word>
 80093b8:	4603      	mov	r3, r0
 80093ba:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80093bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d106      	bne.n	80093d0 <find_volume+0x2cc>
 80093c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093c4:	3338      	adds	r3, #56	; 0x38
 80093c6:	3320      	adds	r3, #32
 80093c8:	4618      	mov	r0, r3
 80093ca:	f7fe f835 	bl	8007438 <ld_dword>
 80093ce:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80093d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093d2:	3338      	adds	r3, #56	; 0x38
 80093d4:	330e      	adds	r3, #14
 80093d6:	4618      	mov	r0, r3
 80093d8:	f7fe f816 	bl	8007408 <ld_word>
 80093dc:	4603      	mov	r3, r0
 80093de:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80093e0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d101      	bne.n	80093ea <find_volume+0x2e6>
 80093e6:	230d      	movs	r3, #13
 80093e8:	e105      	b.n	80095f6 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80093ea:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80093ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093ee:	4413      	add	r3, r2
 80093f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80093f2:	8911      	ldrh	r1, [r2, #8]
 80093f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80093f6:	8992      	ldrh	r2, [r2, #12]
 80093f8:	0952      	lsrs	r2, r2, #5
 80093fa:	b292      	uxth	r2, r2
 80093fc:	fbb1 f2f2 	udiv	r2, r1, r2
 8009400:	b292      	uxth	r2, r2
 8009402:	4413      	add	r3, r2
 8009404:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009406:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800940a:	429a      	cmp	r2, r3
 800940c:	d201      	bcs.n	8009412 <find_volume+0x30e>
 800940e:	230d      	movs	r3, #13
 8009410:	e0f1      	b.n	80095f6 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009412:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009416:	1ad3      	subs	r3, r2, r3
 8009418:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800941a:	8952      	ldrh	r2, [r2, #10]
 800941c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009420:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009424:	2b00      	cmp	r3, #0
 8009426:	d101      	bne.n	800942c <find_volume+0x328>
 8009428:	230d      	movs	r3, #13
 800942a:	e0e4      	b.n	80095f6 <find_volume+0x4f2>
		fmt = FS_FAT32;
 800942c:	2303      	movs	r3, #3
 800942e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009434:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009438:	4293      	cmp	r3, r2
 800943a:	d802      	bhi.n	8009442 <find_volume+0x33e>
 800943c:	2302      	movs	r3, #2
 800943e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009444:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009448:	4293      	cmp	r3, r2
 800944a:	d802      	bhi.n	8009452 <find_volume+0x34e>
 800944c:	2301      	movs	r3, #1
 800944e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009454:	1c9a      	adds	r2, r3, #2
 8009456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009458:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800945a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800945c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800945e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009460:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009462:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009464:	441a      	add	r2, r3
 8009466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009468:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800946a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800946c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800946e:	441a      	add	r2, r3
 8009470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009472:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 8009474:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009478:	2b03      	cmp	r3, #3
 800947a:	d11e      	bne.n	80094ba <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800947c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800947e:	3338      	adds	r3, #56	; 0x38
 8009480:	332a      	adds	r3, #42	; 0x2a
 8009482:	4618      	mov	r0, r3
 8009484:	f7fd ffc0 	bl	8007408 <ld_word>
 8009488:	4603      	mov	r3, r0
 800948a:	2b00      	cmp	r3, #0
 800948c:	d001      	beq.n	8009492 <find_volume+0x38e>
 800948e:	230d      	movs	r3, #13
 8009490:	e0b1      	b.n	80095f6 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009494:	891b      	ldrh	r3, [r3, #8]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d001      	beq.n	800949e <find_volume+0x39a>
 800949a:	230d      	movs	r3, #13
 800949c:	e0ab      	b.n	80095f6 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800949e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a0:	3338      	adds	r3, #56	; 0x38
 80094a2:	332c      	adds	r3, #44	; 0x2c
 80094a4:	4618      	mov	r0, r3
 80094a6:	f7fd ffc7 	bl	8007438 <ld_dword>
 80094aa:	4602      	mov	r2, r0
 80094ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ae:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80094b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094b2:	69db      	ldr	r3, [r3, #28]
 80094b4:	009b      	lsls	r3, r3, #2
 80094b6:	647b      	str	r3, [r7, #68]	; 0x44
 80094b8:	e01f      	b.n	80094fa <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80094ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094bc:	891b      	ldrh	r3, [r3, #8]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d101      	bne.n	80094c6 <find_volume+0x3c2>
 80094c2:	230d      	movs	r3, #13
 80094c4:	e097      	b.n	80095f6 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80094c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80094ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80094cc:	441a      	add	r2, r3
 80094ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d0:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80094d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80094d6:	2b02      	cmp	r3, #2
 80094d8:	d103      	bne.n	80094e2 <find_volume+0x3de>
 80094da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094dc:	69db      	ldr	r3, [r3, #28]
 80094de:	005b      	lsls	r3, r3, #1
 80094e0:	e00a      	b.n	80094f8 <find_volume+0x3f4>
 80094e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e4:	69da      	ldr	r2, [r3, #28]
 80094e6:	4613      	mov	r3, r2
 80094e8:	005b      	lsls	r3, r3, #1
 80094ea:	4413      	add	r3, r2
 80094ec:	085a      	lsrs	r2, r3, #1
 80094ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f0:	69db      	ldr	r3, [r3, #28]
 80094f2:	f003 0301 	and.w	r3, r3, #1
 80094f6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80094f8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80094fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094fc:	6a1a      	ldr	r2, [r3, #32]
 80094fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009500:	899b      	ldrh	r3, [r3, #12]
 8009502:	4619      	mov	r1, r3
 8009504:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009506:	440b      	add	r3, r1
 8009508:	3b01      	subs	r3, #1
 800950a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800950c:	8989      	ldrh	r1, [r1, #12]
 800950e:	fbb3 f3f1 	udiv	r3, r3, r1
 8009512:	429a      	cmp	r2, r3
 8009514:	d201      	bcs.n	800951a <find_volume+0x416>
 8009516:	230d      	movs	r3, #13
 8009518:	e06d      	b.n	80095f6 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800951a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800951c:	f04f 32ff 	mov.w	r2, #4294967295
 8009520:	619a      	str	r2, [r3, #24]
 8009522:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009524:	699a      	ldr	r2, [r3, #24]
 8009526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009528:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800952a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800952c:	2280      	movs	r2, #128	; 0x80
 800952e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009530:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009534:	2b03      	cmp	r3, #3
 8009536:	d149      	bne.n	80095cc <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800953a:	3338      	adds	r3, #56	; 0x38
 800953c:	3330      	adds	r3, #48	; 0x30
 800953e:	4618      	mov	r0, r3
 8009540:	f7fd ff62 	bl	8007408 <ld_word>
 8009544:	4603      	mov	r3, r0
 8009546:	2b01      	cmp	r3, #1
 8009548:	d140      	bne.n	80095cc <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800954a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800954c:	3301      	adds	r3, #1
 800954e:	4619      	mov	r1, r3
 8009550:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009552:	f7fe fa09 	bl	8007968 <move_window>
 8009556:	4603      	mov	r3, r0
 8009558:	2b00      	cmp	r3, #0
 800955a:	d137      	bne.n	80095cc <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 800955c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800955e:	2200      	movs	r2, #0
 8009560:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009562:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009564:	3338      	adds	r3, #56	; 0x38
 8009566:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800956a:	4618      	mov	r0, r3
 800956c:	f7fd ff4c 	bl	8007408 <ld_word>
 8009570:	4603      	mov	r3, r0
 8009572:	461a      	mov	r2, r3
 8009574:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009578:	429a      	cmp	r2, r3
 800957a:	d127      	bne.n	80095cc <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800957c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800957e:	3338      	adds	r3, #56	; 0x38
 8009580:	4618      	mov	r0, r3
 8009582:	f7fd ff59 	bl	8007438 <ld_dword>
 8009586:	4603      	mov	r3, r0
 8009588:	4a1d      	ldr	r2, [pc, #116]	; (8009600 <find_volume+0x4fc>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d11e      	bne.n	80095cc <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800958e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009590:	3338      	adds	r3, #56	; 0x38
 8009592:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009596:	4618      	mov	r0, r3
 8009598:	f7fd ff4e 	bl	8007438 <ld_dword>
 800959c:	4603      	mov	r3, r0
 800959e:	4a19      	ldr	r2, [pc, #100]	; (8009604 <find_volume+0x500>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d113      	bne.n	80095cc <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80095a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095a6:	3338      	adds	r3, #56	; 0x38
 80095a8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80095ac:	4618      	mov	r0, r3
 80095ae:	f7fd ff43 	bl	8007438 <ld_dword>
 80095b2:	4602      	mov	r2, r0
 80095b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095b6:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80095b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ba:	3338      	adds	r3, #56	; 0x38
 80095bc:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80095c0:	4618      	mov	r0, r3
 80095c2:	f7fd ff39 	bl	8007438 <ld_dword>
 80095c6:	4602      	mov	r2, r0
 80095c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ca:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80095cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ce:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80095d2:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80095d4:	4b0c      	ldr	r3, [pc, #48]	; (8009608 <find_volume+0x504>)
 80095d6:	881b      	ldrh	r3, [r3, #0]
 80095d8:	3301      	adds	r3, #1
 80095da:	b29a      	uxth	r2, r3
 80095dc:	4b0a      	ldr	r3, [pc, #40]	; (8009608 <find_volume+0x504>)
 80095de:	801a      	strh	r2, [r3, #0]
 80095e0:	4b09      	ldr	r3, [pc, #36]	; (8009608 <find_volume+0x504>)
 80095e2:	881a      	ldrh	r2, [r3, #0]
 80095e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095e6:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80095e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ea:	4a08      	ldr	r2, [pc, #32]	; (800960c <find_volume+0x508>)
 80095ec:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80095ee:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80095f0:	f7fe f952 	bl	8007898 <clear_lock>
#endif
	return FR_OK;
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3758      	adds	r7, #88	; 0x58
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}
 80095fe:	bf00      	nop
 8009600:	41615252 	.word	0x41615252
 8009604:	61417272 	.word	0x61417272
 8009608:	200024f4 	.word	0x200024f4
 800960c:	20002518 	.word	0x20002518

08009610 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800961a:	2309      	movs	r3, #9
 800961c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d01c      	beq.n	800965e <validate+0x4e>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d018      	beq.n	800965e <validate+0x4e>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d013      	beq.n	800965e <validate+0x4e>
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	889a      	ldrh	r2, [r3, #4]
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	88db      	ldrh	r3, [r3, #6]
 8009640:	429a      	cmp	r2, r3
 8009642:	d10c      	bne.n	800965e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	785b      	ldrb	r3, [r3, #1]
 800964a:	4618      	mov	r0, r3
 800964c:	f7fd fe3e 	bl	80072cc <disk_status>
 8009650:	4603      	mov	r3, r0
 8009652:	f003 0301 	and.w	r3, r3, #1
 8009656:	2b00      	cmp	r3, #0
 8009658:	d101      	bne.n	800965e <validate+0x4e>
			res = FR_OK;
 800965a:	2300      	movs	r3, #0
 800965c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800965e:	7bfb      	ldrb	r3, [r7, #15]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d102      	bne.n	800966a <validate+0x5a>
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	e000      	b.n	800966c <validate+0x5c>
 800966a:	2300      	movs	r3, #0
 800966c:	683a      	ldr	r2, [r7, #0]
 800966e:	6013      	str	r3, [r2, #0]
	return res;
 8009670:	7bfb      	ldrb	r3, [r7, #15]
}
 8009672:	4618      	mov	r0, r3
 8009674:	3710      	adds	r7, #16
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
	...

0800967c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b088      	sub	sp, #32
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	4613      	mov	r3, r2
 8009688:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800968e:	f107 0310 	add.w	r3, r7, #16
 8009692:	4618      	mov	r0, r3
 8009694:	f7ff fc9c 	bl	8008fd0 <get_ldnumber>
 8009698:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800969a:	69fb      	ldr	r3, [r7, #28]
 800969c:	2b00      	cmp	r3, #0
 800969e:	da01      	bge.n	80096a4 <f_mount+0x28>
 80096a0:	230b      	movs	r3, #11
 80096a2:	e02b      	b.n	80096fc <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80096a4:	4a17      	ldr	r2, [pc, #92]	; (8009704 <f_mount+0x88>)
 80096a6:	69fb      	ldr	r3, [r7, #28]
 80096a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80096ac:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80096ae:	69bb      	ldr	r3, [r7, #24]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d005      	beq.n	80096c0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80096b4:	69b8      	ldr	r0, [r7, #24]
 80096b6:	f7fe f8ef 	bl	8007898 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	2200      	movs	r2, #0
 80096be:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d002      	beq.n	80096cc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	2200      	movs	r2, #0
 80096ca:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80096cc:	68fa      	ldr	r2, [r7, #12]
 80096ce:	490d      	ldr	r1, [pc, #52]	; (8009704 <f_mount+0x88>)
 80096d0:	69fb      	ldr	r3, [r7, #28]
 80096d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d002      	beq.n	80096e2 <f_mount+0x66>
 80096dc:	79fb      	ldrb	r3, [r7, #7]
 80096de:	2b01      	cmp	r3, #1
 80096e0:	d001      	beq.n	80096e6 <f_mount+0x6a>
 80096e2:	2300      	movs	r3, #0
 80096e4:	e00a      	b.n	80096fc <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80096e6:	f107 010c 	add.w	r1, r7, #12
 80096ea:	f107 0308 	add.w	r3, r7, #8
 80096ee:	2200      	movs	r2, #0
 80096f0:	4618      	mov	r0, r3
 80096f2:	f7ff fd07 	bl	8009104 <find_volume>
 80096f6:	4603      	mov	r3, r0
 80096f8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80096fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3720      	adds	r7, #32
 8009700:	46bd      	mov	sp, r7
 8009702:	bd80      	pop	{r7, pc}
 8009704:	200024f0 	.word	0x200024f0

08009708 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b09a      	sub	sp, #104	; 0x68
 800970c:	af00      	add	r7, sp, #0
 800970e:	60f8      	str	r0, [r7, #12]
 8009710:	60b9      	str	r1, [r7, #8]
 8009712:	4613      	mov	r3, r2
 8009714:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d101      	bne.n	8009720 <f_open+0x18>
 800971c:	2309      	movs	r3, #9
 800971e:	e1bb      	b.n	8009a98 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009720:	79fb      	ldrb	r3, [r7, #7]
 8009722:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009726:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009728:	79fa      	ldrb	r2, [r7, #7]
 800972a:	f107 0114 	add.w	r1, r7, #20
 800972e:	f107 0308 	add.w	r3, r7, #8
 8009732:	4618      	mov	r0, r3
 8009734:	f7ff fce6 	bl	8009104 <find_volume>
 8009738:	4603      	mov	r3, r0
 800973a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800973e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009742:	2b00      	cmp	r3, #0
 8009744:	f040 819f 	bne.w	8009a86 <f_open+0x37e>
		dj.obj.fs = fs;
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800974c:	68ba      	ldr	r2, [r7, #8]
 800974e:	f107 0318 	add.w	r3, r7, #24
 8009752:	4611      	mov	r1, r2
 8009754:	4618      	mov	r0, r3
 8009756:	f7ff fbc5 	bl	8008ee4 <follow_path>
 800975a:	4603      	mov	r3, r0
 800975c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009760:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009764:	2b00      	cmp	r3, #0
 8009766:	d11a      	bne.n	800979e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009768:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800976c:	b25b      	sxtb	r3, r3
 800976e:	2b00      	cmp	r3, #0
 8009770:	da03      	bge.n	800977a <f_open+0x72>
				res = FR_INVALID_NAME;
 8009772:	2306      	movs	r3, #6
 8009774:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009778:	e011      	b.n	800979e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800977a:	79fb      	ldrb	r3, [r7, #7]
 800977c:	f023 0301 	bic.w	r3, r3, #1
 8009780:	2b00      	cmp	r3, #0
 8009782:	bf14      	ite	ne
 8009784:	2301      	movne	r3, #1
 8009786:	2300      	moveq	r3, #0
 8009788:	b2db      	uxtb	r3, r3
 800978a:	461a      	mov	r2, r3
 800978c:	f107 0318 	add.w	r3, r7, #24
 8009790:	4611      	mov	r1, r2
 8009792:	4618      	mov	r0, r3
 8009794:	f7fd ff38 	bl	8007608 <chk_lock>
 8009798:	4603      	mov	r3, r0
 800979a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800979e:	79fb      	ldrb	r3, [r7, #7]
 80097a0:	f003 031c 	and.w	r3, r3, #28
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d07f      	beq.n	80098a8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80097a8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d017      	beq.n	80097e0 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80097b0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80097b4:	2b04      	cmp	r3, #4
 80097b6:	d10e      	bne.n	80097d6 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80097b8:	f7fd ff82 	bl	80076c0 <enq_lock>
 80097bc:	4603      	mov	r3, r0
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d006      	beq.n	80097d0 <f_open+0xc8>
 80097c2:	f107 0318 	add.w	r3, r7, #24
 80097c6:	4618      	mov	r0, r3
 80097c8:	f7ff f8dc 	bl	8008984 <dir_register>
 80097cc:	4603      	mov	r3, r0
 80097ce:	e000      	b.n	80097d2 <f_open+0xca>
 80097d0:	2312      	movs	r3, #18
 80097d2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80097d6:	79fb      	ldrb	r3, [r7, #7]
 80097d8:	f043 0308 	orr.w	r3, r3, #8
 80097dc:	71fb      	strb	r3, [r7, #7]
 80097de:	e010      	b.n	8009802 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80097e0:	7fbb      	ldrb	r3, [r7, #30]
 80097e2:	f003 0311 	and.w	r3, r3, #17
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d003      	beq.n	80097f2 <f_open+0xea>
					res = FR_DENIED;
 80097ea:	2307      	movs	r3, #7
 80097ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80097f0:	e007      	b.n	8009802 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80097f2:	79fb      	ldrb	r3, [r7, #7]
 80097f4:	f003 0304 	and.w	r3, r3, #4
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d002      	beq.n	8009802 <f_open+0xfa>
 80097fc:	2308      	movs	r3, #8
 80097fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009802:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009806:	2b00      	cmp	r3, #0
 8009808:	d168      	bne.n	80098dc <f_open+0x1d4>
 800980a:	79fb      	ldrb	r3, [r7, #7]
 800980c:	f003 0308 	and.w	r3, r3, #8
 8009810:	2b00      	cmp	r3, #0
 8009812:	d063      	beq.n	80098dc <f_open+0x1d4>
				dw = GET_FATTIME();
 8009814:	f7fd fcfc 	bl	8007210 <get_fattime>
 8009818:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800981a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800981c:	330e      	adds	r3, #14
 800981e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009820:	4618      	mov	r0, r3
 8009822:	f7fd fe47 	bl	80074b4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009828:	3316      	adds	r3, #22
 800982a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800982c:	4618      	mov	r0, r3
 800982e:	f7fd fe41 	bl	80074b4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009834:	330b      	adds	r3, #11
 8009836:	2220      	movs	r2, #32
 8009838:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800983a:	697b      	ldr	r3, [r7, #20]
 800983c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800983e:	4611      	mov	r1, r2
 8009840:	4618      	mov	r0, r3
 8009842:	f7fe fe17 	bl	8008474 <ld_clust>
 8009846:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800984c:	2200      	movs	r2, #0
 800984e:	4618      	mov	r0, r3
 8009850:	f7fe fe2f 	bl	80084b2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009856:	331c      	adds	r3, #28
 8009858:	2100      	movs	r1, #0
 800985a:	4618      	mov	r0, r3
 800985c:	f7fd fe2a 	bl	80074b4 <st_dword>
					fs->wflag = 1;
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	2201      	movs	r2, #1
 8009864:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009866:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009868:	2b00      	cmp	r3, #0
 800986a:	d037      	beq.n	80098dc <f_open+0x1d4>
						dw = fs->winsect;
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009870:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8009872:	f107 0318 	add.w	r3, r7, #24
 8009876:	2200      	movs	r2, #0
 8009878:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800987a:	4618      	mov	r0, r3
 800987c:	f7fe fb1f 	bl	8007ebe <remove_chain>
 8009880:	4603      	mov	r3, r0
 8009882:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 8009886:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800988a:	2b00      	cmp	r3, #0
 800988c:	d126      	bne.n	80098dc <f_open+0x1d4>
							res = move_window(fs, dw);
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009892:	4618      	mov	r0, r3
 8009894:	f7fe f868 	bl	8007968 <move_window>
 8009898:	4603      	mov	r3, r0
 800989a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80098a2:	3a01      	subs	r2, #1
 80098a4:	615a      	str	r2, [r3, #20]
 80098a6:	e019      	b.n	80098dc <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80098a8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d115      	bne.n	80098dc <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80098b0:	7fbb      	ldrb	r3, [r7, #30]
 80098b2:	f003 0310 	and.w	r3, r3, #16
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d003      	beq.n	80098c2 <f_open+0x1ba>
					res = FR_NO_FILE;
 80098ba:	2304      	movs	r3, #4
 80098bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80098c0:	e00c      	b.n	80098dc <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80098c2:	79fb      	ldrb	r3, [r7, #7]
 80098c4:	f003 0302 	and.w	r3, r3, #2
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d007      	beq.n	80098dc <f_open+0x1d4>
 80098cc:	7fbb      	ldrb	r3, [r7, #30]
 80098ce:	f003 0301 	and.w	r3, r3, #1
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d002      	beq.n	80098dc <f_open+0x1d4>
						res = FR_DENIED;
 80098d6:	2307      	movs	r3, #7
 80098d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80098dc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d128      	bne.n	8009936 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80098e4:	79fb      	ldrb	r3, [r7, #7]
 80098e6:	f003 0308 	and.w	r3, r3, #8
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d003      	beq.n	80098f6 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80098ee:	79fb      	ldrb	r3, [r7, #7]
 80098f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098f4:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80098fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009904:	79fb      	ldrb	r3, [r7, #7]
 8009906:	f023 0301 	bic.w	r3, r3, #1
 800990a:	2b00      	cmp	r3, #0
 800990c:	bf14      	ite	ne
 800990e:	2301      	movne	r3, #1
 8009910:	2300      	moveq	r3, #0
 8009912:	b2db      	uxtb	r3, r3
 8009914:	461a      	mov	r2, r3
 8009916:	f107 0318 	add.w	r3, r7, #24
 800991a:	4611      	mov	r1, r2
 800991c:	4618      	mov	r0, r3
 800991e:	f7fd fef1 	bl	8007704 <inc_lock>
 8009922:	4602      	mov	r2, r0
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	691b      	ldr	r3, [r3, #16]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d102      	bne.n	8009936 <f_open+0x22e>
 8009930:	2302      	movs	r3, #2
 8009932:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009936:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800993a:	2b00      	cmp	r3, #0
 800993c:	f040 80a3 	bne.w	8009a86 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009944:	4611      	mov	r1, r2
 8009946:	4618      	mov	r0, r3
 8009948:	f7fe fd94 	bl	8008474 <ld_clust>
 800994c:	4602      	mov	r2, r0
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009954:	331c      	adds	r3, #28
 8009956:	4618      	mov	r0, r3
 8009958:	f7fd fd6e 	bl	8007438 <ld_dword>
 800995c:	4602      	mov	r2, r0
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2200      	movs	r2, #0
 8009966:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009968:	697a      	ldr	r2, [r7, #20]
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	88da      	ldrh	r2, [r3, #6]
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	79fa      	ldrb	r2, [r7, #7]
 800997a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2200      	movs	r2, #0
 8009980:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2200      	movs	r2, #0
 8009986:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2200      	movs	r2, #0
 800998c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	3330      	adds	r3, #48	; 0x30
 8009992:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009996:	2100      	movs	r1, #0
 8009998:	4618      	mov	r0, r3
 800999a:	f7fd fdd8 	bl	800754e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800999e:	79fb      	ldrb	r3, [r7, #7]
 80099a0:	f003 0320 	and.w	r3, r3, #32
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d06e      	beq.n	8009a86 <f_open+0x37e>
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	68db      	ldr	r3, [r3, #12]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d06a      	beq.n	8009a86 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	68da      	ldr	r2, [r3, #12]
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80099b8:	697b      	ldr	r3, [r7, #20]
 80099ba:	895b      	ldrh	r3, [r3, #10]
 80099bc:	461a      	mov	r2, r3
 80099be:	697b      	ldr	r3, [r7, #20]
 80099c0:	899b      	ldrh	r3, [r3, #12]
 80099c2:	fb02 f303 	mul.w	r3, r2, r3
 80099c6:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	689b      	ldr	r3, [r3, #8]
 80099cc:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	68db      	ldr	r3, [r3, #12]
 80099d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80099d4:	e016      	b.n	8009a04 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80099da:	4618      	mov	r0, r3
 80099dc:	f7fe f881 	bl	8007ae2 <get_fat>
 80099e0:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80099e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d802      	bhi.n	80099ee <f_open+0x2e6>
 80099e8:	2302      	movs	r3, #2
 80099ea:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80099ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80099f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099f4:	d102      	bne.n	80099fc <f_open+0x2f4>
 80099f6:	2301      	movs	r3, #1
 80099f8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80099fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80099fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a00:	1ad3      	subs	r3, r2, r3
 8009a02:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009a04:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d103      	bne.n	8009a14 <f_open+0x30c>
 8009a0c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009a0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d8e0      	bhi.n	80099d6 <f_open+0x2ce>
				}
				fp->clust = clst;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009a18:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009a1a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d131      	bne.n	8009a86 <f_open+0x37e>
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	899b      	ldrh	r3, [r3, #12]
 8009a26:	461a      	mov	r2, r3
 8009a28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a2a:	fbb3 f1f2 	udiv	r1, r3, r2
 8009a2e:	fb01 f202 	mul.w	r2, r1, r2
 8009a32:	1a9b      	subs	r3, r3, r2
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d026      	beq.n	8009a86 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009a38:	697b      	ldr	r3, [r7, #20]
 8009a3a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	f7fe f831 	bl	8007aa4 <clust2sect>
 8009a42:	64f8      	str	r0, [r7, #76]	; 0x4c
 8009a44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d103      	bne.n	8009a52 <f_open+0x34a>
						res = FR_INT_ERR;
 8009a4a:	2302      	movs	r3, #2
 8009a4c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009a50:	e019      	b.n	8009a86 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	899b      	ldrh	r3, [r3, #12]
 8009a56:	461a      	mov	r2, r3
 8009a58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a5a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009a5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a60:	441a      	add	r2, r3
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	7858      	ldrb	r0, [r3, #1]
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	6a1a      	ldr	r2, [r3, #32]
 8009a74:	2301      	movs	r3, #1
 8009a76:	f7fd fc69 	bl	800734c <disk_read>
 8009a7a:	4603      	mov	r3, r0
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d002      	beq.n	8009a86 <f_open+0x37e>
 8009a80:	2301      	movs	r3, #1
 8009a82:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009a86:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d002      	beq.n	8009a94 <f_open+0x38c>
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2200      	movs	r2, #0
 8009a92:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009a94:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3768      	adds	r7, #104	; 0x68
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b08c      	sub	sp, #48	; 0x30
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	607a      	str	r2, [r7, #4]
 8009aac:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f107 0210 	add.w	r2, r7, #16
 8009abe:	4611      	mov	r1, r2
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	f7ff fda5 	bl	8009610 <validate>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009acc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d107      	bne.n	8009ae4 <f_write+0x44>
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	7d5b      	ldrb	r3, [r3, #21]
 8009ad8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009adc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d002      	beq.n	8009aea <f_write+0x4a>
 8009ae4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009ae8:	e16a      	b.n	8009dc0 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	7d1b      	ldrb	r3, [r3, #20]
 8009aee:	f003 0302 	and.w	r3, r3, #2
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d101      	bne.n	8009afa <f_write+0x5a>
 8009af6:	2307      	movs	r3, #7
 8009af8:	e162      	b.n	8009dc0 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	699a      	ldr	r2, [r3, #24]
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	441a      	add	r2, r3
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	699b      	ldr	r3, [r3, #24]
 8009b06:	429a      	cmp	r2, r3
 8009b08:	f080 814c 	bcs.w	8009da4 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	699b      	ldr	r3, [r3, #24]
 8009b10:	43db      	mvns	r3, r3
 8009b12:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009b14:	e146      	b.n	8009da4 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	699b      	ldr	r3, [r3, #24]
 8009b1a:	693a      	ldr	r2, [r7, #16]
 8009b1c:	8992      	ldrh	r2, [r2, #12]
 8009b1e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009b22:	fb01 f202 	mul.w	r2, r1, r2
 8009b26:	1a9b      	subs	r3, r3, r2
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	f040 80f1 	bne.w	8009d10 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	699b      	ldr	r3, [r3, #24]
 8009b32:	693a      	ldr	r2, [r7, #16]
 8009b34:	8992      	ldrh	r2, [r2, #12]
 8009b36:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b3a:	693a      	ldr	r2, [r7, #16]
 8009b3c:	8952      	ldrh	r2, [r2, #10]
 8009b3e:	3a01      	subs	r2, #1
 8009b40:	4013      	ands	r3, r2
 8009b42:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d143      	bne.n	8009bd2 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	699b      	ldr	r3, [r3, #24]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d10c      	bne.n	8009b6c <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	689b      	ldr	r3, [r3, #8]
 8009b56:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d11a      	bne.n	8009b94 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2100      	movs	r1, #0
 8009b62:	4618      	mov	r0, r3
 8009b64:	f7fe fa10 	bl	8007f88 <create_chain>
 8009b68:	62b8      	str	r0, [r7, #40]	; 0x28
 8009b6a:	e013      	b.n	8009b94 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d007      	beq.n	8009b84 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	699b      	ldr	r3, [r3, #24]
 8009b78:	4619      	mov	r1, r3
 8009b7a:	68f8      	ldr	r0, [r7, #12]
 8009b7c:	f7fe fa9c 	bl	80080b8 <clmt_clust>
 8009b80:	62b8      	str	r0, [r7, #40]	; 0x28
 8009b82:	e007      	b.n	8009b94 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009b84:	68fa      	ldr	r2, [r7, #12]
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	69db      	ldr	r3, [r3, #28]
 8009b8a:	4619      	mov	r1, r3
 8009b8c:	4610      	mov	r0, r2
 8009b8e:	f7fe f9fb 	bl	8007f88 <create_chain>
 8009b92:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009b94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	f000 8109 	beq.w	8009dae <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b9e:	2b01      	cmp	r3, #1
 8009ba0:	d104      	bne.n	8009bac <f_write+0x10c>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2202      	movs	r2, #2
 8009ba6:	755a      	strb	r2, [r3, #21]
 8009ba8:	2302      	movs	r3, #2
 8009baa:	e109      	b.n	8009dc0 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009bae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bb2:	d104      	bne.n	8009bbe <f_write+0x11e>
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	2201      	movs	r2, #1
 8009bb8:	755a      	strb	r2, [r3, #21]
 8009bba:	2301      	movs	r3, #1
 8009bbc:	e100      	b.n	8009dc0 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009bc2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	689b      	ldr	r3, [r3, #8]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d102      	bne.n	8009bd2 <f_write+0x132>
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009bd0:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	7d1b      	ldrb	r3, [r3, #20]
 8009bd6:	b25b      	sxtb	r3, r3
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	da18      	bge.n	8009c0e <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	7858      	ldrb	r0, [r3, #1]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	6a1a      	ldr	r2, [r3, #32]
 8009bea:	2301      	movs	r3, #1
 8009bec:	f7fd fbce 	bl	800738c <disk_write>
 8009bf0:	4603      	mov	r3, r0
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d004      	beq.n	8009c00 <f_write+0x160>
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	755a      	strb	r2, [r3, #21]
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e0df      	b.n	8009dc0 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	7d1b      	ldrb	r3, [r3, #20]
 8009c04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009c08:	b2da      	uxtb	r2, r3
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009c0e:	693a      	ldr	r2, [r7, #16]
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	69db      	ldr	r3, [r3, #28]
 8009c14:	4619      	mov	r1, r3
 8009c16:	4610      	mov	r0, r2
 8009c18:	f7fd ff44 	bl	8007aa4 <clust2sect>
 8009c1c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009c1e:	697b      	ldr	r3, [r7, #20]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d104      	bne.n	8009c2e <f_write+0x18e>
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	2202      	movs	r2, #2
 8009c28:	755a      	strb	r2, [r3, #21]
 8009c2a:	2302      	movs	r3, #2
 8009c2c:	e0c8      	b.n	8009dc0 <f_write+0x320>
			sect += csect;
 8009c2e:	697a      	ldr	r2, [r7, #20]
 8009c30:	69bb      	ldr	r3, [r7, #24]
 8009c32:	4413      	add	r3, r2
 8009c34:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	899b      	ldrh	r3, [r3, #12]
 8009c3a:	461a      	mov	r2, r3
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009c42:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009c44:	6a3b      	ldr	r3, [r7, #32]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d043      	beq.n	8009cd2 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009c4a:	69ba      	ldr	r2, [r7, #24]
 8009c4c:	6a3b      	ldr	r3, [r7, #32]
 8009c4e:	4413      	add	r3, r2
 8009c50:	693a      	ldr	r2, [r7, #16]
 8009c52:	8952      	ldrh	r2, [r2, #10]
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d905      	bls.n	8009c64 <f_write+0x1c4>
					cc = fs->csize - csect;
 8009c58:	693b      	ldr	r3, [r7, #16]
 8009c5a:	895b      	ldrh	r3, [r3, #10]
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	69bb      	ldr	r3, [r7, #24]
 8009c60:	1ad3      	subs	r3, r2, r3
 8009c62:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009c64:	693b      	ldr	r3, [r7, #16]
 8009c66:	7858      	ldrb	r0, [r3, #1]
 8009c68:	6a3b      	ldr	r3, [r7, #32]
 8009c6a:	697a      	ldr	r2, [r7, #20]
 8009c6c:	69f9      	ldr	r1, [r7, #28]
 8009c6e:	f7fd fb8d 	bl	800738c <disk_write>
 8009c72:	4603      	mov	r3, r0
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d004      	beq.n	8009c82 <f_write+0x1e2>
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2201      	movs	r2, #1
 8009c7c:	755a      	strb	r2, [r3, #21]
 8009c7e:	2301      	movs	r3, #1
 8009c80:	e09e      	b.n	8009dc0 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	6a1a      	ldr	r2, [r3, #32]
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	1ad3      	subs	r3, r2, r3
 8009c8a:	6a3a      	ldr	r2, [r7, #32]
 8009c8c:	429a      	cmp	r2, r3
 8009c8e:	d918      	bls.n	8009cc2 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	6a1a      	ldr	r2, [r3, #32]
 8009c9a:	697b      	ldr	r3, [r7, #20]
 8009c9c:	1ad3      	subs	r3, r2, r3
 8009c9e:	693a      	ldr	r2, [r7, #16]
 8009ca0:	8992      	ldrh	r2, [r2, #12]
 8009ca2:	fb02 f303 	mul.w	r3, r2, r3
 8009ca6:	69fa      	ldr	r2, [r7, #28]
 8009ca8:	18d1      	adds	r1, r2, r3
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	899b      	ldrh	r3, [r3, #12]
 8009cae:	461a      	mov	r2, r3
 8009cb0:	f7fd fc2c 	bl	800750c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	7d1b      	ldrb	r3, [r3, #20]
 8009cb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009cbc:	b2da      	uxtb	r2, r3
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	899b      	ldrh	r3, [r3, #12]
 8009cc6:	461a      	mov	r2, r3
 8009cc8:	6a3b      	ldr	r3, [r7, #32]
 8009cca:	fb02 f303 	mul.w	r3, r2, r3
 8009cce:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009cd0:	e04b      	b.n	8009d6a <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	6a1b      	ldr	r3, [r3, #32]
 8009cd6:	697a      	ldr	r2, [r7, #20]
 8009cd8:	429a      	cmp	r2, r3
 8009cda:	d016      	beq.n	8009d0a <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	699a      	ldr	r2, [r3, #24]
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009ce4:	429a      	cmp	r2, r3
 8009ce6:	d210      	bcs.n	8009d0a <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	7858      	ldrb	r0, [r3, #1]
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	697a      	ldr	r2, [r7, #20]
 8009cf6:	f7fd fb29 	bl	800734c <disk_read>
 8009cfa:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d004      	beq.n	8009d0a <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2201      	movs	r2, #1
 8009d04:	755a      	strb	r2, [r3, #21]
 8009d06:	2301      	movs	r3, #1
 8009d08:	e05a      	b.n	8009dc0 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	697a      	ldr	r2, [r7, #20]
 8009d0e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	899b      	ldrh	r3, [r3, #12]
 8009d14:	4618      	mov	r0, r3
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	699b      	ldr	r3, [r3, #24]
 8009d1a:	693a      	ldr	r2, [r7, #16]
 8009d1c:	8992      	ldrh	r2, [r2, #12]
 8009d1e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009d22:	fb01 f202 	mul.w	r2, r1, r2
 8009d26:	1a9b      	subs	r3, r3, r2
 8009d28:	1ac3      	subs	r3, r0, r3
 8009d2a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009d2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d901      	bls.n	8009d38 <f_write+0x298>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	699b      	ldr	r3, [r3, #24]
 8009d42:	693a      	ldr	r2, [r7, #16]
 8009d44:	8992      	ldrh	r2, [r2, #12]
 8009d46:	fbb3 f0f2 	udiv	r0, r3, r2
 8009d4a:	fb00 f202 	mul.w	r2, r0, r2
 8009d4e:	1a9b      	subs	r3, r3, r2
 8009d50:	440b      	add	r3, r1
 8009d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d54:	69f9      	ldr	r1, [r7, #28]
 8009d56:	4618      	mov	r0, r3
 8009d58:	f7fd fbd8 	bl	800750c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	7d1b      	ldrb	r3, [r3, #20]
 8009d60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009d64:	b2da      	uxtb	r2, r3
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009d6a:	69fa      	ldr	r2, [r7, #28]
 8009d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d6e:	4413      	add	r3, r2
 8009d70:	61fb      	str	r3, [r7, #28]
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	699a      	ldr	r2, [r3, #24]
 8009d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d78:	441a      	add	r2, r3
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	619a      	str	r2, [r3, #24]
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	68da      	ldr	r2, [r3, #12]
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	699b      	ldr	r3, [r3, #24]
 8009d86:	429a      	cmp	r2, r3
 8009d88:	bf38      	it	cc
 8009d8a:	461a      	movcc	r2, r3
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	60da      	str	r2, [r3, #12]
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	681a      	ldr	r2, [r3, #0]
 8009d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d96:	441a      	add	r2, r3
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	601a      	str	r2, [r3, #0]
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009da0:	1ad3      	subs	r3, r2, r3
 8009da2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	f47f aeb5 	bne.w	8009b16 <f_write+0x76>
 8009dac:	e000      	b.n	8009db0 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009dae:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	7d1b      	ldrb	r3, [r3, #20]
 8009db4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009db8:	b2da      	uxtb	r2, r3
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009dbe:	2300      	movs	r3, #0
}
 8009dc0:	4618      	mov	r0, r3
 8009dc2:	3730      	adds	r7, #48	; 0x30
 8009dc4:	46bd      	mov	sp, r7
 8009dc6:	bd80      	pop	{r7, pc}

08009dc8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	b086      	sub	sp, #24
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f107 0208 	add.w	r2, r7, #8
 8009dd6:	4611      	mov	r1, r2
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f7ff fc19 	bl	8009610 <validate>
 8009dde:	4603      	mov	r3, r0
 8009de0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009de2:	7dfb      	ldrb	r3, [r7, #23]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d168      	bne.n	8009eba <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	7d1b      	ldrb	r3, [r3, #20]
 8009dec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d062      	beq.n	8009eba <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	7d1b      	ldrb	r3, [r3, #20]
 8009df8:	b25b      	sxtb	r3, r3
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	da15      	bge.n	8009e2a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	7858      	ldrb	r0, [r3, #1]
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	6a1a      	ldr	r2, [r3, #32]
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	f7fd fabd 	bl	800738c <disk_write>
 8009e12:	4603      	mov	r3, r0
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d001      	beq.n	8009e1c <f_sync+0x54>
 8009e18:	2301      	movs	r3, #1
 8009e1a:	e04f      	b.n	8009ebc <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	7d1b      	ldrb	r3, [r3, #20]
 8009e20:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e24:	b2da      	uxtb	r2, r3
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009e2a:	f7fd f9f1 	bl	8007210 <get_fattime>
 8009e2e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009e30:	68ba      	ldr	r2, [r7, #8]
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e36:	4619      	mov	r1, r3
 8009e38:	4610      	mov	r0, r2
 8009e3a:	f7fd fd95 	bl	8007968 <move_window>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009e42:	7dfb      	ldrb	r3, [r7, #23]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d138      	bne.n	8009eba <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e4c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	330b      	adds	r3, #11
 8009e52:	781a      	ldrb	r2, [r3, #0]
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	330b      	adds	r3, #11
 8009e58:	f042 0220 	orr.w	r2, r2, #32
 8009e5c:	b2d2      	uxtb	r2, r2
 8009e5e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6818      	ldr	r0, [r3, #0]
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	689b      	ldr	r3, [r3, #8]
 8009e68:	461a      	mov	r2, r3
 8009e6a:	68f9      	ldr	r1, [r7, #12]
 8009e6c:	f7fe fb21 	bl	80084b2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	f103 021c 	add.w	r2, r3, #28
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	68db      	ldr	r3, [r3, #12]
 8009e7a:	4619      	mov	r1, r3
 8009e7c:	4610      	mov	r0, r2
 8009e7e:	f7fd fb19 	bl	80074b4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	3316      	adds	r3, #22
 8009e86:	6939      	ldr	r1, [r7, #16]
 8009e88:	4618      	mov	r0, r3
 8009e8a:	f7fd fb13 	bl	80074b4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	3312      	adds	r3, #18
 8009e92:	2100      	movs	r1, #0
 8009e94:	4618      	mov	r0, r3
 8009e96:	f7fd faf2 	bl	800747e <st_word>
					fs->wflag = 1;
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	2201      	movs	r2, #1
 8009e9e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f7fd fd8e 	bl	80079c4 <sync_fs>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	7d1b      	ldrb	r3, [r3, #20]
 8009eb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009eb4:	b2da      	uxtb	r2, r3
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3718      	adds	r7, #24
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009ecc:	6878      	ldr	r0, [r7, #4]
 8009ece:	f7ff ff7b 	bl	8009dc8 <f_sync>
 8009ed2:	4603      	mov	r3, r0
 8009ed4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009ed6:	7bfb      	ldrb	r3, [r7, #15]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d118      	bne.n	8009f0e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f107 0208 	add.w	r2, r7, #8
 8009ee2:	4611      	mov	r1, r2
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	f7ff fb93 	bl	8009610 <validate>
 8009eea:	4603      	mov	r3, r0
 8009eec:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009eee:	7bfb      	ldrb	r3, [r7, #15]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d10c      	bne.n	8009f0e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	691b      	ldr	r3, [r3, #16]
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f7fd fc91 	bl	8007820 <dec_lock>
 8009efe:	4603      	mov	r3, r0
 8009f00:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009f02:	7bfb      	ldrb	r3, [r7, #15]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d102      	bne.n	8009f0e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009f0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3710      	adds	r7, #16
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8009f24:	78fb      	ldrb	r3, [r7, #3]
 8009f26:	2b0a      	cmp	r3, #10
 8009f28:	d103      	bne.n	8009f32 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8009f2a:	210d      	movs	r1, #13
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f7ff fff3 	bl	8009f18 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	685b      	ldr	r3, [r3, #4]
 8009f36:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	db25      	blt.n	8009f8a <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	1c5a      	adds	r2, r3, #1
 8009f42:	60fa      	str	r2, [r7, #12]
 8009f44:	687a      	ldr	r2, [r7, #4]
 8009f46:	4413      	add	r3, r2
 8009f48:	78fa      	ldrb	r2, [r7, #3]
 8009f4a:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2b3c      	cmp	r3, #60	; 0x3c
 8009f50:	dd12      	ble.n	8009f78 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	6818      	ldr	r0, [r3, #0]
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f103 010c 	add.w	r1, r3, #12
 8009f5c:	68fa      	ldr	r2, [r7, #12]
 8009f5e:	f107 0308 	add.w	r3, r7, #8
 8009f62:	f7ff fd9d 	bl	8009aa0 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8009f66:	68ba      	ldr	r2, [r7, #8]
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	429a      	cmp	r2, r3
 8009f6c:	d101      	bne.n	8009f72 <putc_bfd+0x5a>
 8009f6e:	2300      	movs	r3, #0
 8009f70:	e001      	b.n	8009f76 <putc_bfd+0x5e>
 8009f72:	f04f 33ff 	mov.w	r3, #4294967295
 8009f76:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	68fa      	ldr	r2, [r7, #12]
 8009f7c:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	689b      	ldr	r3, [r3, #8]
 8009f82:	1c5a      	adds	r2, r3, #1
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	609a      	str	r2, [r3, #8]
 8009f88:	e000      	b.n	8009f8c <putc_bfd+0x74>
	if (i < 0) return;
 8009f8a:	bf00      	nop
}
 8009f8c:	3710      	adds	r7, #16
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}

08009f92 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8009f92:	b580      	push	{r7, lr}
 8009f94:	b084      	sub	sp, #16
 8009f96:	af00      	add	r7, sp, #0
 8009f98:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	685b      	ldr	r3, [r3, #4]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	db16      	blt.n	8009fd0 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	6818      	ldr	r0, [r3, #0]
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f103 010c 	add.w	r1, r3, #12
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	685b      	ldr	r3, [r3, #4]
 8009fb0:	461a      	mov	r2, r3
 8009fb2:	f107 030c 	add.w	r3, r7, #12
 8009fb6:	f7ff fd73 	bl	8009aa0 <f_write>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d107      	bne.n	8009fd0 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	685b      	ldr	r3, [r3, #4]
 8009fc4:	68fa      	ldr	r2, [r7, #12]
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d102      	bne.n	8009fd0 <putc_flush+0x3e>
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	689b      	ldr	r3, [r3, #8]
 8009fce:	e001      	b.n	8009fd4 <putc_flush+0x42>
	return EOF;
 8009fd0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	3710      	adds	r7, #16
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	bd80      	pop	{r7, pc}

08009fdc <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	b083      	sub	sp, #12
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
 8009fe4:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	683a      	ldr	r2, [r7, #0]
 8009fea:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	605a      	str	r2, [r3, #4]
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	685a      	ldr	r2, [r3, #4]
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	609a      	str	r2, [r3, #8]
}
 8009ffa:	bf00      	nop
 8009ffc:	370c      	adds	r7, #12
 8009ffe:	46bd      	mov	sp, r7
 800a000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a004:	4770      	bx	lr

0800a006 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800a006:	b580      	push	{r7, lr}
 800a008:	b096      	sub	sp, #88	; 0x58
 800a00a:	af00      	add	r7, sp, #0
 800a00c:	6078      	str	r0, [r7, #4]
 800a00e:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800a010:	f107 030c 	add.w	r3, r7, #12
 800a014:	6839      	ldr	r1, [r7, #0]
 800a016:	4618      	mov	r0, r3
 800a018:	f7ff ffe0 	bl	8009fdc <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800a01c:	e009      	b.n	800a032 <f_puts+0x2c>
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	1c5a      	adds	r2, r3, #1
 800a022:	607a      	str	r2, [r7, #4]
 800a024:	781a      	ldrb	r2, [r3, #0]
 800a026:	f107 030c 	add.w	r3, r7, #12
 800a02a:	4611      	mov	r1, r2
 800a02c:	4618      	mov	r0, r3
 800a02e:	f7ff ff73 	bl	8009f18 <putc_bfd>
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	781b      	ldrb	r3, [r3, #0]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d1f1      	bne.n	800a01e <f_puts+0x18>
	return putc_flush(&pb);
 800a03a:	f107 030c 	add.w	r3, r7, #12
 800a03e:	4618      	mov	r0, r3
 800a040:	f7ff ffa7 	bl	8009f92 <putc_flush>
 800a044:	4603      	mov	r3, r0
}
 800a046:	4618      	mov	r0, r3
 800a048:	3758      	adds	r7, #88	; 0x58
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bd80      	pop	{r7, pc}
	...

0800a050 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a050:	b480      	push	{r7}
 800a052:	b087      	sub	sp, #28
 800a054:	af00      	add	r7, sp, #0
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	60b9      	str	r1, [r7, #8]
 800a05a:	4613      	mov	r3, r2
 800a05c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a05e:	2301      	movs	r3, #1
 800a060:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a062:	2300      	movs	r3, #0
 800a064:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a066:	4b1f      	ldr	r3, [pc, #124]	; (800a0e4 <FATFS_LinkDriverEx+0x94>)
 800a068:	7a5b      	ldrb	r3, [r3, #9]
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d131      	bne.n	800a0d4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a070:	4b1c      	ldr	r3, [pc, #112]	; (800a0e4 <FATFS_LinkDriverEx+0x94>)
 800a072:	7a5b      	ldrb	r3, [r3, #9]
 800a074:	b2db      	uxtb	r3, r3
 800a076:	461a      	mov	r2, r3
 800a078:	4b1a      	ldr	r3, [pc, #104]	; (800a0e4 <FATFS_LinkDriverEx+0x94>)
 800a07a:	2100      	movs	r1, #0
 800a07c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a07e:	4b19      	ldr	r3, [pc, #100]	; (800a0e4 <FATFS_LinkDriverEx+0x94>)
 800a080:	7a5b      	ldrb	r3, [r3, #9]
 800a082:	b2db      	uxtb	r3, r3
 800a084:	4a17      	ldr	r2, [pc, #92]	; (800a0e4 <FATFS_LinkDriverEx+0x94>)
 800a086:	009b      	lsls	r3, r3, #2
 800a088:	4413      	add	r3, r2
 800a08a:	68fa      	ldr	r2, [r7, #12]
 800a08c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a08e:	4b15      	ldr	r3, [pc, #84]	; (800a0e4 <FATFS_LinkDriverEx+0x94>)
 800a090:	7a5b      	ldrb	r3, [r3, #9]
 800a092:	b2db      	uxtb	r3, r3
 800a094:	461a      	mov	r2, r3
 800a096:	4b13      	ldr	r3, [pc, #76]	; (800a0e4 <FATFS_LinkDriverEx+0x94>)
 800a098:	4413      	add	r3, r2
 800a09a:	79fa      	ldrb	r2, [r7, #7]
 800a09c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a09e:	4b11      	ldr	r3, [pc, #68]	; (800a0e4 <FATFS_LinkDriverEx+0x94>)
 800a0a0:	7a5b      	ldrb	r3, [r3, #9]
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	1c5a      	adds	r2, r3, #1
 800a0a6:	b2d1      	uxtb	r1, r2
 800a0a8:	4a0e      	ldr	r2, [pc, #56]	; (800a0e4 <FATFS_LinkDriverEx+0x94>)
 800a0aa:	7251      	strb	r1, [r2, #9]
 800a0ac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a0ae:	7dbb      	ldrb	r3, [r7, #22]
 800a0b0:	3330      	adds	r3, #48	; 0x30
 800a0b2:	b2da      	uxtb	r2, r3
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	3301      	adds	r3, #1
 800a0bc:	223a      	movs	r2, #58	; 0x3a
 800a0be:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	3302      	adds	r3, #2
 800a0c4:	222f      	movs	r2, #47	; 0x2f
 800a0c6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	3303      	adds	r3, #3
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a0d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	371c      	adds	r7, #28
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e0:	4770      	bx	lr
 800a0e2:	bf00      	nop
 800a0e4:	20002718 	.word	0x20002718

0800a0e8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b082      	sub	sp, #8
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
 800a0f0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	6839      	ldr	r1, [r7, #0]
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f7ff ffaa 	bl	800a050 <FATFS_LinkDriverEx>
 800a0fc:	4603      	mov	r3, r0
}
 800a0fe:	4618      	mov	r0, r3
 800a100:	3708      	adds	r7, #8
 800a102:	46bd      	mov	sp, r7
 800a104:	bd80      	pop	{r7, pc}
	...

0800a108 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800a108:	b480      	push	{r7}
 800a10a:	b085      	sub	sp, #20
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	4603      	mov	r3, r0
 800a110:	6039      	str	r1, [r7, #0]
 800a112:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a114:	88fb      	ldrh	r3, [r7, #6]
 800a116:	2b7f      	cmp	r3, #127	; 0x7f
 800a118:	d802      	bhi.n	800a120 <ff_convert+0x18>
		c = chr;
 800a11a:	88fb      	ldrh	r3, [r7, #6]
 800a11c:	81fb      	strh	r3, [r7, #14]
 800a11e:	e025      	b.n	800a16c <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d00b      	beq.n	800a13e <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a126:	88fb      	ldrh	r3, [r7, #6]
 800a128:	2bff      	cmp	r3, #255	; 0xff
 800a12a:	d805      	bhi.n	800a138 <ff_convert+0x30>
 800a12c:	88fb      	ldrh	r3, [r7, #6]
 800a12e:	3b80      	subs	r3, #128	; 0x80
 800a130:	4a12      	ldr	r2, [pc, #72]	; (800a17c <ff_convert+0x74>)
 800a132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a136:	e000      	b.n	800a13a <ff_convert+0x32>
 800a138:	2300      	movs	r3, #0
 800a13a:	81fb      	strh	r3, [r7, #14]
 800a13c:	e016      	b.n	800a16c <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a13e:	2300      	movs	r3, #0
 800a140:	81fb      	strh	r3, [r7, #14]
 800a142:	e009      	b.n	800a158 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800a144:	89fb      	ldrh	r3, [r7, #14]
 800a146:	4a0d      	ldr	r2, [pc, #52]	; (800a17c <ff_convert+0x74>)
 800a148:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a14c:	88fa      	ldrh	r2, [r7, #6]
 800a14e:	429a      	cmp	r2, r3
 800a150:	d006      	beq.n	800a160 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800a152:	89fb      	ldrh	r3, [r7, #14]
 800a154:	3301      	adds	r3, #1
 800a156:	81fb      	strh	r3, [r7, #14]
 800a158:	89fb      	ldrh	r3, [r7, #14]
 800a15a:	2b7f      	cmp	r3, #127	; 0x7f
 800a15c:	d9f2      	bls.n	800a144 <ff_convert+0x3c>
 800a15e:	e000      	b.n	800a162 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800a160:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800a162:	89fb      	ldrh	r3, [r7, #14]
 800a164:	3380      	adds	r3, #128	; 0x80
 800a166:	b29b      	uxth	r3, r3
 800a168:	b2db      	uxtb	r3, r3
 800a16a:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800a16c:	89fb      	ldrh	r3, [r7, #14]
}
 800a16e:	4618      	mov	r0, r3
 800a170:	3714      	adds	r7, #20
 800a172:	46bd      	mov	sp, r7
 800a174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a178:	4770      	bx	lr
 800a17a:	bf00      	nop
 800a17c:	0800d4f8 	.word	0x0800d4f8

0800a180 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a180:	b480      	push	{r7}
 800a182:	b087      	sub	sp, #28
 800a184:	af00      	add	r7, sp, #0
 800a186:	4603      	mov	r3, r0
 800a188:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a18a:	88fb      	ldrh	r3, [r7, #6]
 800a18c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a190:	d201      	bcs.n	800a196 <ff_wtoupper+0x16>
 800a192:	4b3e      	ldr	r3, [pc, #248]	; (800a28c <ff_wtoupper+0x10c>)
 800a194:	e000      	b.n	800a198 <ff_wtoupper+0x18>
 800a196:	4b3e      	ldr	r3, [pc, #248]	; (800a290 <ff_wtoupper+0x110>)
 800a198:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	1c9a      	adds	r2, r3, #2
 800a19e:	617a      	str	r2, [r7, #20]
 800a1a0:	881b      	ldrh	r3, [r3, #0]
 800a1a2:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800a1a4:	8a7b      	ldrh	r3, [r7, #18]
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d068      	beq.n	800a27c <ff_wtoupper+0xfc>
 800a1aa:	88fa      	ldrh	r2, [r7, #6]
 800a1ac:	8a7b      	ldrh	r3, [r7, #18]
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d364      	bcc.n	800a27c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	1c9a      	adds	r2, r3, #2
 800a1b6:	617a      	str	r2, [r7, #20]
 800a1b8:	881b      	ldrh	r3, [r3, #0]
 800a1ba:	823b      	strh	r3, [r7, #16]
 800a1bc:	8a3b      	ldrh	r3, [r7, #16]
 800a1be:	0a1b      	lsrs	r3, r3, #8
 800a1c0:	81fb      	strh	r3, [r7, #14]
 800a1c2:	8a3b      	ldrh	r3, [r7, #16]
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800a1c8:	88fa      	ldrh	r2, [r7, #6]
 800a1ca:	8a79      	ldrh	r1, [r7, #18]
 800a1cc:	8a3b      	ldrh	r3, [r7, #16]
 800a1ce:	440b      	add	r3, r1
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	da49      	bge.n	800a268 <ff_wtoupper+0xe8>
			switch (cmd) {
 800a1d4:	89fb      	ldrh	r3, [r7, #14]
 800a1d6:	2b08      	cmp	r3, #8
 800a1d8:	d84f      	bhi.n	800a27a <ff_wtoupper+0xfa>
 800a1da:	a201      	add	r2, pc, #4	; (adr r2, 800a1e0 <ff_wtoupper+0x60>)
 800a1dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e0:	0800a205 	.word	0x0800a205
 800a1e4:	0800a217 	.word	0x0800a217
 800a1e8:	0800a22d 	.word	0x0800a22d
 800a1ec:	0800a235 	.word	0x0800a235
 800a1f0:	0800a23d 	.word	0x0800a23d
 800a1f4:	0800a245 	.word	0x0800a245
 800a1f8:	0800a24d 	.word	0x0800a24d
 800a1fc:	0800a255 	.word	0x0800a255
 800a200:	0800a25d 	.word	0x0800a25d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a204:	88fa      	ldrh	r2, [r7, #6]
 800a206:	8a7b      	ldrh	r3, [r7, #18]
 800a208:	1ad3      	subs	r3, r2, r3
 800a20a:	005b      	lsls	r3, r3, #1
 800a20c:	697a      	ldr	r2, [r7, #20]
 800a20e:	4413      	add	r3, r2
 800a210:	881b      	ldrh	r3, [r3, #0]
 800a212:	80fb      	strh	r3, [r7, #6]
 800a214:	e027      	b.n	800a266 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a216:	88fa      	ldrh	r2, [r7, #6]
 800a218:	8a7b      	ldrh	r3, [r7, #18]
 800a21a:	1ad3      	subs	r3, r2, r3
 800a21c:	b29b      	uxth	r3, r3
 800a21e:	f003 0301 	and.w	r3, r3, #1
 800a222:	b29b      	uxth	r3, r3
 800a224:	88fa      	ldrh	r2, [r7, #6]
 800a226:	1ad3      	subs	r3, r2, r3
 800a228:	80fb      	strh	r3, [r7, #6]
 800a22a:	e01c      	b.n	800a266 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a22c:	88fb      	ldrh	r3, [r7, #6]
 800a22e:	3b10      	subs	r3, #16
 800a230:	80fb      	strh	r3, [r7, #6]
 800a232:	e018      	b.n	800a266 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a234:	88fb      	ldrh	r3, [r7, #6]
 800a236:	3b20      	subs	r3, #32
 800a238:	80fb      	strh	r3, [r7, #6]
 800a23a:	e014      	b.n	800a266 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a23c:	88fb      	ldrh	r3, [r7, #6]
 800a23e:	3b30      	subs	r3, #48	; 0x30
 800a240:	80fb      	strh	r3, [r7, #6]
 800a242:	e010      	b.n	800a266 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a244:	88fb      	ldrh	r3, [r7, #6]
 800a246:	3b1a      	subs	r3, #26
 800a248:	80fb      	strh	r3, [r7, #6]
 800a24a:	e00c      	b.n	800a266 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a24c:	88fb      	ldrh	r3, [r7, #6]
 800a24e:	3308      	adds	r3, #8
 800a250:	80fb      	strh	r3, [r7, #6]
 800a252:	e008      	b.n	800a266 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a254:	88fb      	ldrh	r3, [r7, #6]
 800a256:	3b50      	subs	r3, #80	; 0x50
 800a258:	80fb      	strh	r3, [r7, #6]
 800a25a:	e004      	b.n	800a266 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a25c:	88fb      	ldrh	r3, [r7, #6]
 800a25e:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800a262:	80fb      	strh	r3, [r7, #6]
 800a264:	bf00      	nop
			}
			break;
 800a266:	e008      	b.n	800a27a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800a268:	89fb      	ldrh	r3, [r7, #14]
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d195      	bne.n	800a19a <ff_wtoupper+0x1a>
 800a26e:	8a3b      	ldrh	r3, [r7, #16]
 800a270:	005b      	lsls	r3, r3, #1
 800a272:	697a      	ldr	r2, [r7, #20]
 800a274:	4413      	add	r3, r2
 800a276:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800a278:	e78f      	b.n	800a19a <ff_wtoupper+0x1a>
			break;
 800a27a:	bf00      	nop
	}

	return chr;
 800a27c:	88fb      	ldrh	r3, [r7, #6]
}
 800a27e:	4618      	mov	r0, r3
 800a280:	371c      	adds	r7, #28
 800a282:	46bd      	mov	sp, r7
 800a284:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a288:	4770      	bx	lr
 800a28a:	bf00      	nop
 800a28c:	0800d5f8 	.word	0x0800d5f8
 800a290:	0800d7ec 	.word	0x0800d7ec

0800a294 <__cvt>:
 800a294:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a298:	ec55 4b10 	vmov	r4, r5, d0
 800a29c:	2d00      	cmp	r5, #0
 800a29e:	460e      	mov	r6, r1
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	462b      	mov	r3, r5
 800a2a4:	bfbb      	ittet	lt
 800a2a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a2aa:	461d      	movlt	r5, r3
 800a2ac:	2300      	movge	r3, #0
 800a2ae:	232d      	movlt	r3, #45	; 0x2d
 800a2b0:	700b      	strb	r3, [r1, #0]
 800a2b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2b4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a2b8:	4691      	mov	r9, r2
 800a2ba:	f023 0820 	bic.w	r8, r3, #32
 800a2be:	bfbc      	itt	lt
 800a2c0:	4622      	movlt	r2, r4
 800a2c2:	4614      	movlt	r4, r2
 800a2c4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a2c8:	d005      	beq.n	800a2d6 <__cvt+0x42>
 800a2ca:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a2ce:	d100      	bne.n	800a2d2 <__cvt+0x3e>
 800a2d0:	3601      	adds	r6, #1
 800a2d2:	2102      	movs	r1, #2
 800a2d4:	e000      	b.n	800a2d8 <__cvt+0x44>
 800a2d6:	2103      	movs	r1, #3
 800a2d8:	ab03      	add	r3, sp, #12
 800a2da:	9301      	str	r3, [sp, #4]
 800a2dc:	ab02      	add	r3, sp, #8
 800a2de:	9300      	str	r3, [sp, #0]
 800a2e0:	ec45 4b10 	vmov	d0, r4, r5
 800a2e4:	4653      	mov	r3, sl
 800a2e6:	4632      	mov	r2, r6
 800a2e8:	f000 ff4a 	bl	800b180 <_dtoa_r>
 800a2ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a2f0:	4607      	mov	r7, r0
 800a2f2:	d102      	bne.n	800a2fa <__cvt+0x66>
 800a2f4:	f019 0f01 	tst.w	r9, #1
 800a2f8:	d022      	beq.n	800a340 <__cvt+0xac>
 800a2fa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a2fe:	eb07 0906 	add.w	r9, r7, r6
 800a302:	d110      	bne.n	800a326 <__cvt+0x92>
 800a304:	783b      	ldrb	r3, [r7, #0]
 800a306:	2b30      	cmp	r3, #48	; 0x30
 800a308:	d10a      	bne.n	800a320 <__cvt+0x8c>
 800a30a:	2200      	movs	r2, #0
 800a30c:	2300      	movs	r3, #0
 800a30e:	4620      	mov	r0, r4
 800a310:	4629      	mov	r1, r5
 800a312:	f7f6 fbd9 	bl	8000ac8 <__aeabi_dcmpeq>
 800a316:	b918      	cbnz	r0, 800a320 <__cvt+0x8c>
 800a318:	f1c6 0601 	rsb	r6, r6, #1
 800a31c:	f8ca 6000 	str.w	r6, [sl]
 800a320:	f8da 3000 	ldr.w	r3, [sl]
 800a324:	4499      	add	r9, r3
 800a326:	2200      	movs	r2, #0
 800a328:	2300      	movs	r3, #0
 800a32a:	4620      	mov	r0, r4
 800a32c:	4629      	mov	r1, r5
 800a32e:	f7f6 fbcb 	bl	8000ac8 <__aeabi_dcmpeq>
 800a332:	b108      	cbz	r0, 800a338 <__cvt+0xa4>
 800a334:	f8cd 900c 	str.w	r9, [sp, #12]
 800a338:	2230      	movs	r2, #48	; 0x30
 800a33a:	9b03      	ldr	r3, [sp, #12]
 800a33c:	454b      	cmp	r3, r9
 800a33e:	d307      	bcc.n	800a350 <__cvt+0xbc>
 800a340:	9b03      	ldr	r3, [sp, #12]
 800a342:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a344:	1bdb      	subs	r3, r3, r7
 800a346:	4638      	mov	r0, r7
 800a348:	6013      	str	r3, [r2, #0]
 800a34a:	b004      	add	sp, #16
 800a34c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a350:	1c59      	adds	r1, r3, #1
 800a352:	9103      	str	r1, [sp, #12]
 800a354:	701a      	strb	r2, [r3, #0]
 800a356:	e7f0      	b.n	800a33a <__cvt+0xa6>

0800a358 <__exponent>:
 800a358:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a35a:	4603      	mov	r3, r0
 800a35c:	2900      	cmp	r1, #0
 800a35e:	bfb8      	it	lt
 800a360:	4249      	neglt	r1, r1
 800a362:	f803 2b02 	strb.w	r2, [r3], #2
 800a366:	bfb4      	ite	lt
 800a368:	222d      	movlt	r2, #45	; 0x2d
 800a36a:	222b      	movge	r2, #43	; 0x2b
 800a36c:	2909      	cmp	r1, #9
 800a36e:	7042      	strb	r2, [r0, #1]
 800a370:	dd2a      	ble.n	800a3c8 <__exponent+0x70>
 800a372:	f10d 0207 	add.w	r2, sp, #7
 800a376:	4617      	mov	r7, r2
 800a378:	260a      	movs	r6, #10
 800a37a:	4694      	mov	ip, r2
 800a37c:	fb91 f5f6 	sdiv	r5, r1, r6
 800a380:	fb06 1415 	mls	r4, r6, r5, r1
 800a384:	3430      	adds	r4, #48	; 0x30
 800a386:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a38a:	460c      	mov	r4, r1
 800a38c:	2c63      	cmp	r4, #99	; 0x63
 800a38e:	f102 32ff 	add.w	r2, r2, #4294967295
 800a392:	4629      	mov	r1, r5
 800a394:	dcf1      	bgt.n	800a37a <__exponent+0x22>
 800a396:	3130      	adds	r1, #48	; 0x30
 800a398:	f1ac 0402 	sub.w	r4, ip, #2
 800a39c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a3a0:	1c41      	adds	r1, r0, #1
 800a3a2:	4622      	mov	r2, r4
 800a3a4:	42ba      	cmp	r2, r7
 800a3a6:	d30a      	bcc.n	800a3be <__exponent+0x66>
 800a3a8:	f10d 0209 	add.w	r2, sp, #9
 800a3ac:	eba2 020c 	sub.w	r2, r2, ip
 800a3b0:	42bc      	cmp	r4, r7
 800a3b2:	bf88      	it	hi
 800a3b4:	2200      	movhi	r2, #0
 800a3b6:	4413      	add	r3, r2
 800a3b8:	1a18      	subs	r0, r3, r0
 800a3ba:	b003      	add	sp, #12
 800a3bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3be:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a3c2:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a3c6:	e7ed      	b.n	800a3a4 <__exponent+0x4c>
 800a3c8:	2330      	movs	r3, #48	; 0x30
 800a3ca:	3130      	adds	r1, #48	; 0x30
 800a3cc:	7083      	strb	r3, [r0, #2]
 800a3ce:	70c1      	strb	r1, [r0, #3]
 800a3d0:	1d03      	adds	r3, r0, #4
 800a3d2:	e7f1      	b.n	800a3b8 <__exponent+0x60>

0800a3d4 <_printf_float>:
 800a3d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3d8:	ed2d 8b02 	vpush	{d8}
 800a3dc:	b08d      	sub	sp, #52	; 0x34
 800a3de:	460c      	mov	r4, r1
 800a3e0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a3e4:	4616      	mov	r6, r2
 800a3e6:	461f      	mov	r7, r3
 800a3e8:	4605      	mov	r5, r0
 800a3ea:	f000 fdc9 	bl	800af80 <_localeconv_r>
 800a3ee:	f8d0 a000 	ldr.w	sl, [r0]
 800a3f2:	4650      	mov	r0, sl
 800a3f4:	f7f5 ff3c 	bl	8000270 <strlen>
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	930a      	str	r3, [sp, #40]	; 0x28
 800a3fc:	6823      	ldr	r3, [r4, #0]
 800a3fe:	9305      	str	r3, [sp, #20]
 800a400:	f8d8 3000 	ldr.w	r3, [r8]
 800a404:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a408:	3307      	adds	r3, #7
 800a40a:	f023 0307 	bic.w	r3, r3, #7
 800a40e:	f103 0208 	add.w	r2, r3, #8
 800a412:	f8c8 2000 	str.w	r2, [r8]
 800a416:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a41a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a41e:	9307      	str	r3, [sp, #28]
 800a420:	f8cd 8018 	str.w	r8, [sp, #24]
 800a424:	ee08 0a10 	vmov	s16, r0
 800a428:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800a42c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a430:	4b9e      	ldr	r3, [pc, #632]	; (800a6ac <_printf_float+0x2d8>)
 800a432:	f04f 32ff 	mov.w	r2, #4294967295
 800a436:	f7f6 fb79 	bl	8000b2c <__aeabi_dcmpun>
 800a43a:	bb88      	cbnz	r0, 800a4a0 <_printf_float+0xcc>
 800a43c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a440:	4b9a      	ldr	r3, [pc, #616]	; (800a6ac <_printf_float+0x2d8>)
 800a442:	f04f 32ff 	mov.w	r2, #4294967295
 800a446:	f7f6 fb53 	bl	8000af0 <__aeabi_dcmple>
 800a44a:	bb48      	cbnz	r0, 800a4a0 <_printf_float+0xcc>
 800a44c:	2200      	movs	r2, #0
 800a44e:	2300      	movs	r3, #0
 800a450:	4640      	mov	r0, r8
 800a452:	4649      	mov	r1, r9
 800a454:	f7f6 fb42 	bl	8000adc <__aeabi_dcmplt>
 800a458:	b110      	cbz	r0, 800a460 <_printf_float+0x8c>
 800a45a:	232d      	movs	r3, #45	; 0x2d
 800a45c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a460:	4a93      	ldr	r2, [pc, #588]	; (800a6b0 <_printf_float+0x2dc>)
 800a462:	4b94      	ldr	r3, [pc, #592]	; (800a6b4 <_printf_float+0x2e0>)
 800a464:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a468:	bf94      	ite	ls
 800a46a:	4690      	movls	r8, r2
 800a46c:	4698      	movhi	r8, r3
 800a46e:	2303      	movs	r3, #3
 800a470:	6123      	str	r3, [r4, #16]
 800a472:	9b05      	ldr	r3, [sp, #20]
 800a474:	f023 0304 	bic.w	r3, r3, #4
 800a478:	6023      	str	r3, [r4, #0]
 800a47a:	f04f 0900 	mov.w	r9, #0
 800a47e:	9700      	str	r7, [sp, #0]
 800a480:	4633      	mov	r3, r6
 800a482:	aa0b      	add	r2, sp, #44	; 0x2c
 800a484:	4621      	mov	r1, r4
 800a486:	4628      	mov	r0, r5
 800a488:	f000 f9da 	bl	800a840 <_printf_common>
 800a48c:	3001      	adds	r0, #1
 800a48e:	f040 8090 	bne.w	800a5b2 <_printf_float+0x1de>
 800a492:	f04f 30ff 	mov.w	r0, #4294967295
 800a496:	b00d      	add	sp, #52	; 0x34
 800a498:	ecbd 8b02 	vpop	{d8}
 800a49c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4a0:	4642      	mov	r2, r8
 800a4a2:	464b      	mov	r3, r9
 800a4a4:	4640      	mov	r0, r8
 800a4a6:	4649      	mov	r1, r9
 800a4a8:	f7f6 fb40 	bl	8000b2c <__aeabi_dcmpun>
 800a4ac:	b140      	cbz	r0, 800a4c0 <_printf_float+0xec>
 800a4ae:	464b      	mov	r3, r9
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	bfbc      	itt	lt
 800a4b4:	232d      	movlt	r3, #45	; 0x2d
 800a4b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a4ba:	4a7f      	ldr	r2, [pc, #508]	; (800a6b8 <_printf_float+0x2e4>)
 800a4bc:	4b7f      	ldr	r3, [pc, #508]	; (800a6bc <_printf_float+0x2e8>)
 800a4be:	e7d1      	b.n	800a464 <_printf_float+0x90>
 800a4c0:	6863      	ldr	r3, [r4, #4]
 800a4c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a4c6:	9206      	str	r2, [sp, #24]
 800a4c8:	1c5a      	adds	r2, r3, #1
 800a4ca:	d13f      	bne.n	800a54c <_printf_float+0x178>
 800a4cc:	2306      	movs	r3, #6
 800a4ce:	6063      	str	r3, [r4, #4]
 800a4d0:	9b05      	ldr	r3, [sp, #20]
 800a4d2:	6861      	ldr	r1, [r4, #4]
 800a4d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a4d8:	2300      	movs	r3, #0
 800a4da:	9303      	str	r3, [sp, #12]
 800a4dc:	ab0a      	add	r3, sp, #40	; 0x28
 800a4de:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a4e2:	ab09      	add	r3, sp, #36	; 0x24
 800a4e4:	ec49 8b10 	vmov	d0, r8, r9
 800a4e8:	9300      	str	r3, [sp, #0]
 800a4ea:	6022      	str	r2, [r4, #0]
 800a4ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a4f0:	4628      	mov	r0, r5
 800a4f2:	f7ff fecf 	bl	800a294 <__cvt>
 800a4f6:	9b06      	ldr	r3, [sp, #24]
 800a4f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a4fa:	2b47      	cmp	r3, #71	; 0x47
 800a4fc:	4680      	mov	r8, r0
 800a4fe:	d108      	bne.n	800a512 <_printf_float+0x13e>
 800a500:	1cc8      	adds	r0, r1, #3
 800a502:	db02      	blt.n	800a50a <_printf_float+0x136>
 800a504:	6863      	ldr	r3, [r4, #4]
 800a506:	4299      	cmp	r1, r3
 800a508:	dd41      	ble.n	800a58e <_printf_float+0x1ba>
 800a50a:	f1ab 0302 	sub.w	r3, fp, #2
 800a50e:	fa5f fb83 	uxtb.w	fp, r3
 800a512:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a516:	d820      	bhi.n	800a55a <_printf_float+0x186>
 800a518:	3901      	subs	r1, #1
 800a51a:	465a      	mov	r2, fp
 800a51c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a520:	9109      	str	r1, [sp, #36]	; 0x24
 800a522:	f7ff ff19 	bl	800a358 <__exponent>
 800a526:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a528:	1813      	adds	r3, r2, r0
 800a52a:	2a01      	cmp	r2, #1
 800a52c:	4681      	mov	r9, r0
 800a52e:	6123      	str	r3, [r4, #16]
 800a530:	dc02      	bgt.n	800a538 <_printf_float+0x164>
 800a532:	6822      	ldr	r2, [r4, #0]
 800a534:	07d2      	lsls	r2, r2, #31
 800a536:	d501      	bpl.n	800a53c <_printf_float+0x168>
 800a538:	3301      	adds	r3, #1
 800a53a:	6123      	str	r3, [r4, #16]
 800a53c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a540:	2b00      	cmp	r3, #0
 800a542:	d09c      	beq.n	800a47e <_printf_float+0xaa>
 800a544:	232d      	movs	r3, #45	; 0x2d
 800a546:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a54a:	e798      	b.n	800a47e <_printf_float+0xaa>
 800a54c:	9a06      	ldr	r2, [sp, #24]
 800a54e:	2a47      	cmp	r2, #71	; 0x47
 800a550:	d1be      	bne.n	800a4d0 <_printf_float+0xfc>
 800a552:	2b00      	cmp	r3, #0
 800a554:	d1bc      	bne.n	800a4d0 <_printf_float+0xfc>
 800a556:	2301      	movs	r3, #1
 800a558:	e7b9      	b.n	800a4ce <_printf_float+0xfa>
 800a55a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a55e:	d118      	bne.n	800a592 <_printf_float+0x1be>
 800a560:	2900      	cmp	r1, #0
 800a562:	6863      	ldr	r3, [r4, #4]
 800a564:	dd0b      	ble.n	800a57e <_printf_float+0x1aa>
 800a566:	6121      	str	r1, [r4, #16]
 800a568:	b913      	cbnz	r3, 800a570 <_printf_float+0x19c>
 800a56a:	6822      	ldr	r2, [r4, #0]
 800a56c:	07d0      	lsls	r0, r2, #31
 800a56e:	d502      	bpl.n	800a576 <_printf_float+0x1a2>
 800a570:	3301      	adds	r3, #1
 800a572:	440b      	add	r3, r1
 800a574:	6123      	str	r3, [r4, #16]
 800a576:	65a1      	str	r1, [r4, #88]	; 0x58
 800a578:	f04f 0900 	mov.w	r9, #0
 800a57c:	e7de      	b.n	800a53c <_printf_float+0x168>
 800a57e:	b913      	cbnz	r3, 800a586 <_printf_float+0x1b2>
 800a580:	6822      	ldr	r2, [r4, #0]
 800a582:	07d2      	lsls	r2, r2, #31
 800a584:	d501      	bpl.n	800a58a <_printf_float+0x1b6>
 800a586:	3302      	adds	r3, #2
 800a588:	e7f4      	b.n	800a574 <_printf_float+0x1a0>
 800a58a:	2301      	movs	r3, #1
 800a58c:	e7f2      	b.n	800a574 <_printf_float+0x1a0>
 800a58e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a592:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a594:	4299      	cmp	r1, r3
 800a596:	db05      	blt.n	800a5a4 <_printf_float+0x1d0>
 800a598:	6823      	ldr	r3, [r4, #0]
 800a59a:	6121      	str	r1, [r4, #16]
 800a59c:	07d8      	lsls	r0, r3, #31
 800a59e:	d5ea      	bpl.n	800a576 <_printf_float+0x1a2>
 800a5a0:	1c4b      	adds	r3, r1, #1
 800a5a2:	e7e7      	b.n	800a574 <_printf_float+0x1a0>
 800a5a4:	2900      	cmp	r1, #0
 800a5a6:	bfd4      	ite	le
 800a5a8:	f1c1 0202 	rsble	r2, r1, #2
 800a5ac:	2201      	movgt	r2, #1
 800a5ae:	4413      	add	r3, r2
 800a5b0:	e7e0      	b.n	800a574 <_printf_float+0x1a0>
 800a5b2:	6823      	ldr	r3, [r4, #0]
 800a5b4:	055a      	lsls	r2, r3, #21
 800a5b6:	d407      	bmi.n	800a5c8 <_printf_float+0x1f4>
 800a5b8:	6923      	ldr	r3, [r4, #16]
 800a5ba:	4642      	mov	r2, r8
 800a5bc:	4631      	mov	r1, r6
 800a5be:	4628      	mov	r0, r5
 800a5c0:	47b8      	blx	r7
 800a5c2:	3001      	adds	r0, #1
 800a5c4:	d12c      	bne.n	800a620 <_printf_float+0x24c>
 800a5c6:	e764      	b.n	800a492 <_printf_float+0xbe>
 800a5c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a5cc:	f240 80e0 	bls.w	800a790 <_printf_float+0x3bc>
 800a5d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	f7f6 fa76 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5dc:	2800      	cmp	r0, #0
 800a5de:	d034      	beq.n	800a64a <_printf_float+0x276>
 800a5e0:	4a37      	ldr	r2, [pc, #220]	; (800a6c0 <_printf_float+0x2ec>)
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	4631      	mov	r1, r6
 800a5e6:	4628      	mov	r0, r5
 800a5e8:	47b8      	blx	r7
 800a5ea:	3001      	adds	r0, #1
 800a5ec:	f43f af51 	beq.w	800a492 <_printf_float+0xbe>
 800a5f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5f4:	429a      	cmp	r2, r3
 800a5f6:	db02      	blt.n	800a5fe <_printf_float+0x22a>
 800a5f8:	6823      	ldr	r3, [r4, #0]
 800a5fa:	07d8      	lsls	r0, r3, #31
 800a5fc:	d510      	bpl.n	800a620 <_printf_float+0x24c>
 800a5fe:	ee18 3a10 	vmov	r3, s16
 800a602:	4652      	mov	r2, sl
 800a604:	4631      	mov	r1, r6
 800a606:	4628      	mov	r0, r5
 800a608:	47b8      	blx	r7
 800a60a:	3001      	adds	r0, #1
 800a60c:	f43f af41 	beq.w	800a492 <_printf_float+0xbe>
 800a610:	f04f 0800 	mov.w	r8, #0
 800a614:	f104 091a 	add.w	r9, r4, #26
 800a618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a61a:	3b01      	subs	r3, #1
 800a61c:	4543      	cmp	r3, r8
 800a61e:	dc09      	bgt.n	800a634 <_printf_float+0x260>
 800a620:	6823      	ldr	r3, [r4, #0]
 800a622:	079b      	lsls	r3, r3, #30
 800a624:	f100 8107 	bmi.w	800a836 <_printf_float+0x462>
 800a628:	68e0      	ldr	r0, [r4, #12]
 800a62a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a62c:	4298      	cmp	r0, r3
 800a62e:	bfb8      	it	lt
 800a630:	4618      	movlt	r0, r3
 800a632:	e730      	b.n	800a496 <_printf_float+0xc2>
 800a634:	2301      	movs	r3, #1
 800a636:	464a      	mov	r2, r9
 800a638:	4631      	mov	r1, r6
 800a63a:	4628      	mov	r0, r5
 800a63c:	47b8      	blx	r7
 800a63e:	3001      	adds	r0, #1
 800a640:	f43f af27 	beq.w	800a492 <_printf_float+0xbe>
 800a644:	f108 0801 	add.w	r8, r8, #1
 800a648:	e7e6      	b.n	800a618 <_printf_float+0x244>
 800a64a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	dc39      	bgt.n	800a6c4 <_printf_float+0x2f0>
 800a650:	4a1b      	ldr	r2, [pc, #108]	; (800a6c0 <_printf_float+0x2ec>)
 800a652:	2301      	movs	r3, #1
 800a654:	4631      	mov	r1, r6
 800a656:	4628      	mov	r0, r5
 800a658:	47b8      	blx	r7
 800a65a:	3001      	adds	r0, #1
 800a65c:	f43f af19 	beq.w	800a492 <_printf_float+0xbe>
 800a660:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a664:	4313      	orrs	r3, r2
 800a666:	d102      	bne.n	800a66e <_printf_float+0x29a>
 800a668:	6823      	ldr	r3, [r4, #0]
 800a66a:	07d9      	lsls	r1, r3, #31
 800a66c:	d5d8      	bpl.n	800a620 <_printf_float+0x24c>
 800a66e:	ee18 3a10 	vmov	r3, s16
 800a672:	4652      	mov	r2, sl
 800a674:	4631      	mov	r1, r6
 800a676:	4628      	mov	r0, r5
 800a678:	47b8      	blx	r7
 800a67a:	3001      	adds	r0, #1
 800a67c:	f43f af09 	beq.w	800a492 <_printf_float+0xbe>
 800a680:	f04f 0900 	mov.w	r9, #0
 800a684:	f104 0a1a 	add.w	sl, r4, #26
 800a688:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a68a:	425b      	negs	r3, r3
 800a68c:	454b      	cmp	r3, r9
 800a68e:	dc01      	bgt.n	800a694 <_printf_float+0x2c0>
 800a690:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a692:	e792      	b.n	800a5ba <_printf_float+0x1e6>
 800a694:	2301      	movs	r3, #1
 800a696:	4652      	mov	r2, sl
 800a698:	4631      	mov	r1, r6
 800a69a:	4628      	mov	r0, r5
 800a69c:	47b8      	blx	r7
 800a69e:	3001      	adds	r0, #1
 800a6a0:	f43f aef7 	beq.w	800a492 <_printf_float+0xbe>
 800a6a4:	f109 0901 	add.w	r9, r9, #1
 800a6a8:	e7ee      	b.n	800a688 <_printf_float+0x2b4>
 800a6aa:	bf00      	nop
 800a6ac:	7fefffff 	.word	0x7fefffff
 800a6b0:	0800d8a8 	.word	0x0800d8a8
 800a6b4:	0800d8ac 	.word	0x0800d8ac
 800a6b8:	0800d8b0 	.word	0x0800d8b0
 800a6bc:	0800d8b4 	.word	0x0800d8b4
 800a6c0:	0800d8b8 	.word	0x0800d8b8
 800a6c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a6c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a6c8:	429a      	cmp	r2, r3
 800a6ca:	bfa8      	it	ge
 800a6cc:	461a      	movge	r2, r3
 800a6ce:	2a00      	cmp	r2, #0
 800a6d0:	4691      	mov	r9, r2
 800a6d2:	dc37      	bgt.n	800a744 <_printf_float+0x370>
 800a6d4:	f04f 0b00 	mov.w	fp, #0
 800a6d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a6dc:	f104 021a 	add.w	r2, r4, #26
 800a6e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a6e2:	9305      	str	r3, [sp, #20]
 800a6e4:	eba3 0309 	sub.w	r3, r3, r9
 800a6e8:	455b      	cmp	r3, fp
 800a6ea:	dc33      	bgt.n	800a754 <_printf_float+0x380>
 800a6ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a6f0:	429a      	cmp	r2, r3
 800a6f2:	db3b      	blt.n	800a76c <_printf_float+0x398>
 800a6f4:	6823      	ldr	r3, [r4, #0]
 800a6f6:	07da      	lsls	r2, r3, #31
 800a6f8:	d438      	bmi.n	800a76c <_printf_float+0x398>
 800a6fa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a6fe:	eba2 0903 	sub.w	r9, r2, r3
 800a702:	9b05      	ldr	r3, [sp, #20]
 800a704:	1ad2      	subs	r2, r2, r3
 800a706:	4591      	cmp	r9, r2
 800a708:	bfa8      	it	ge
 800a70a:	4691      	movge	r9, r2
 800a70c:	f1b9 0f00 	cmp.w	r9, #0
 800a710:	dc35      	bgt.n	800a77e <_printf_float+0x3aa>
 800a712:	f04f 0800 	mov.w	r8, #0
 800a716:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a71a:	f104 0a1a 	add.w	sl, r4, #26
 800a71e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a722:	1a9b      	subs	r3, r3, r2
 800a724:	eba3 0309 	sub.w	r3, r3, r9
 800a728:	4543      	cmp	r3, r8
 800a72a:	f77f af79 	ble.w	800a620 <_printf_float+0x24c>
 800a72e:	2301      	movs	r3, #1
 800a730:	4652      	mov	r2, sl
 800a732:	4631      	mov	r1, r6
 800a734:	4628      	mov	r0, r5
 800a736:	47b8      	blx	r7
 800a738:	3001      	adds	r0, #1
 800a73a:	f43f aeaa 	beq.w	800a492 <_printf_float+0xbe>
 800a73e:	f108 0801 	add.w	r8, r8, #1
 800a742:	e7ec      	b.n	800a71e <_printf_float+0x34a>
 800a744:	4613      	mov	r3, r2
 800a746:	4631      	mov	r1, r6
 800a748:	4642      	mov	r2, r8
 800a74a:	4628      	mov	r0, r5
 800a74c:	47b8      	blx	r7
 800a74e:	3001      	adds	r0, #1
 800a750:	d1c0      	bne.n	800a6d4 <_printf_float+0x300>
 800a752:	e69e      	b.n	800a492 <_printf_float+0xbe>
 800a754:	2301      	movs	r3, #1
 800a756:	4631      	mov	r1, r6
 800a758:	4628      	mov	r0, r5
 800a75a:	9205      	str	r2, [sp, #20]
 800a75c:	47b8      	blx	r7
 800a75e:	3001      	adds	r0, #1
 800a760:	f43f ae97 	beq.w	800a492 <_printf_float+0xbe>
 800a764:	9a05      	ldr	r2, [sp, #20]
 800a766:	f10b 0b01 	add.w	fp, fp, #1
 800a76a:	e7b9      	b.n	800a6e0 <_printf_float+0x30c>
 800a76c:	ee18 3a10 	vmov	r3, s16
 800a770:	4652      	mov	r2, sl
 800a772:	4631      	mov	r1, r6
 800a774:	4628      	mov	r0, r5
 800a776:	47b8      	blx	r7
 800a778:	3001      	adds	r0, #1
 800a77a:	d1be      	bne.n	800a6fa <_printf_float+0x326>
 800a77c:	e689      	b.n	800a492 <_printf_float+0xbe>
 800a77e:	9a05      	ldr	r2, [sp, #20]
 800a780:	464b      	mov	r3, r9
 800a782:	4442      	add	r2, r8
 800a784:	4631      	mov	r1, r6
 800a786:	4628      	mov	r0, r5
 800a788:	47b8      	blx	r7
 800a78a:	3001      	adds	r0, #1
 800a78c:	d1c1      	bne.n	800a712 <_printf_float+0x33e>
 800a78e:	e680      	b.n	800a492 <_printf_float+0xbe>
 800a790:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a792:	2a01      	cmp	r2, #1
 800a794:	dc01      	bgt.n	800a79a <_printf_float+0x3c6>
 800a796:	07db      	lsls	r3, r3, #31
 800a798:	d53a      	bpl.n	800a810 <_printf_float+0x43c>
 800a79a:	2301      	movs	r3, #1
 800a79c:	4642      	mov	r2, r8
 800a79e:	4631      	mov	r1, r6
 800a7a0:	4628      	mov	r0, r5
 800a7a2:	47b8      	blx	r7
 800a7a4:	3001      	adds	r0, #1
 800a7a6:	f43f ae74 	beq.w	800a492 <_printf_float+0xbe>
 800a7aa:	ee18 3a10 	vmov	r3, s16
 800a7ae:	4652      	mov	r2, sl
 800a7b0:	4631      	mov	r1, r6
 800a7b2:	4628      	mov	r0, r5
 800a7b4:	47b8      	blx	r7
 800a7b6:	3001      	adds	r0, #1
 800a7b8:	f43f ae6b 	beq.w	800a492 <_printf_float+0xbe>
 800a7bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800a7c8:	f7f6 f97e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7cc:	b9d8      	cbnz	r0, 800a806 <_printf_float+0x432>
 800a7ce:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a7d2:	f108 0201 	add.w	r2, r8, #1
 800a7d6:	4631      	mov	r1, r6
 800a7d8:	4628      	mov	r0, r5
 800a7da:	47b8      	blx	r7
 800a7dc:	3001      	adds	r0, #1
 800a7de:	d10e      	bne.n	800a7fe <_printf_float+0x42a>
 800a7e0:	e657      	b.n	800a492 <_printf_float+0xbe>
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	4652      	mov	r2, sl
 800a7e6:	4631      	mov	r1, r6
 800a7e8:	4628      	mov	r0, r5
 800a7ea:	47b8      	blx	r7
 800a7ec:	3001      	adds	r0, #1
 800a7ee:	f43f ae50 	beq.w	800a492 <_printf_float+0xbe>
 800a7f2:	f108 0801 	add.w	r8, r8, #1
 800a7f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7f8:	3b01      	subs	r3, #1
 800a7fa:	4543      	cmp	r3, r8
 800a7fc:	dcf1      	bgt.n	800a7e2 <_printf_float+0x40e>
 800a7fe:	464b      	mov	r3, r9
 800a800:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a804:	e6da      	b.n	800a5bc <_printf_float+0x1e8>
 800a806:	f04f 0800 	mov.w	r8, #0
 800a80a:	f104 0a1a 	add.w	sl, r4, #26
 800a80e:	e7f2      	b.n	800a7f6 <_printf_float+0x422>
 800a810:	2301      	movs	r3, #1
 800a812:	4642      	mov	r2, r8
 800a814:	e7df      	b.n	800a7d6 <_printf_float+0x402>
 800a816:	2301      	movs	r3, #1
 800a818:	464a      	mov	r2, r9
 800a81a:	4631      	mov	r1, r6
 800a81c:	4628      	mov	r0, r5
 800a81e:	47b8      	blx	r7
 800a820:	3001      	adds	r0, #1
 800a822:	f43f ae36 	beq.w	800a492 <_printf_float+0xbe>
 800a826:	f108 0801 	add.w	r8, r8, #1
 800a82a:	68e3      	ldr	r3, [r4, #12]
 800a82c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a82e:	1a5b      	subs	r3, r3, r1
 800a830:	4543      	cmp	r3, r8
 800a832:	dcf0      	bgt.n	800a816 <_printf_float+0x442>
 800a834:	e6f8      	b.n	800a628 <_printf_float+0x254>
 800a836:	f04f 0800 	mov.w	r8, #0
 800a83a:	f104 0919 	add.w	r9, r4, #25
 800a83e:	e7f4      	b.n	800a82a <_printf_float+0x456>

0800a840 <_printf_common>:
 800a840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a844:	4616      	mov	r6, r2
 800a846:	4699      	mov	r9, r3
 800a848:	688a      	ldr	r2, [r1, #8]
 800a84a:	690b      	ldr	r3, [r1, #16]
 800a84c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a850:	4293      	cmp	r3, r2
 800a852:	bfb8      	it	lt
 800a854:	4613      	movlt	r3, r2
 800a856:	6033      	str	r3, [r6, #0]
 800a858:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a85c:	4607      	mov	r7, r0
 800a85e:	460c      	mov	r4, r1
 800a860:	b10a      	cbz	r2, 800a866 <_printf_common+0x26>
 800a862:	3301      	adds	r3, #1
 800a864:	6033      	str	r3, [r6, #0]
 800a866:	6823      	ldr	r3, [r4, #0]
 800a868:	0699      	lsls	r1, r3, #26
 800a86a:	bf42      	ittt	mi
 800a86c:	6833      	ldrmi	r3, [r6, #0]
 800a86e:	3302      	addmi	r3, #2
 800a870:	6033      	strmi	r3, [r6, #0]
 800a872:	6825      	ldr	r5, [r4, #0]
 800a874:	f015 0506 	ands.w	r5, r5, #6
 800a878:	d106      	bne.n	800a888 <_printf_common+0x48>
 800a87a:	f104 0a19 	add.w	sl, r4, #25
 800a87e:	68e3      	ldr	r3, [r4, #12]
 800a880:	6832      	ldr	r2, [r6, #0]
 800a882:	1a9b      	subs	r3, r3, r2
 800a884:	42ab      	cmp	r3, r5
 800a886:	dc26      	bgt.n	800a8d6 <_printf_common+0x96>
 800a888:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a88c:	1e13      	subs	r3, r2, #0
 800a88e:	6822      	ldr	r2, [r4, #0]
 800a890:	bf18      	it	ne
 800a892:	2301      	movne	r3, #1
 800a894:	0692      	lsls	r2, r2, #26
 800a896:	d42b      	bmi.n	800a8f0 <_printf_common+0xb0>
 800a898:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a89c:	4649      	mov	r1, r9
 800a89e:	4638      	mov	r0, r7
 800a8a0:	47c0      	blx	r8
 800a8a2:	3001      	adds	r0, #1
 800a8a4:	d01e      	beq.n	800a8e4 <_printf_common+0xa4>
 800a8a6:	6823      	ldr	r3, [r4, #0]
 800a8a8:	6922      	ldr	r2, [r4, #16]
 800a8aa:	f003 0306 	and.w	r3, r3, #6
 800a8ae:	2b04      	cmp	r3, #4
 800a8b0:	bf02      	ittt	eq
 800a8b2:	68e5      	ldreq	r5, [r4, #12]
 800a8b4:	6833      	ldreq	r3, [r6, #0]
 800a8b6:	1aed      	subeq	r5, r5, r3
 800a8b8:	68a3      	ldr	r3, [r4, #8]
 800a8ba:	bf0c      	ite	eq
 800a8bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a8c0:	2500      	movne	r5, #0
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	bfc4      	itt	gt
 800a8c6:	1a9b      	subgt	r3, r3, r2
 800a8c8:	18ed      	addgt	r5, r5, r3
 800a8ca:	2600      	movs	r6, #0
 800a8cc:	341a      	adds	r4, #26
 800a8ce:	42b5      	cmp	r5, r6
 800a8d0:	d11a      	bne.n	800a908 <_printf_common+0xc8>
 800a8d2:	2000      	movs	r0, #0
 800a8d4:	e008      	b.n	800a8e8 <_printf_common+0xa8>
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	4652      	mov	r2, sl
 800a8da:	4649      	mov	r1, r9
 800a8dc:	4638      	mov	r0, r7
 800a8de:	47c0      	blx	r8
 800a8e0:	3001      	adds	r0, #1
 800a8e2:	d103      	bne.n	800a8ec <_printf_common+0xac>
 800a8e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8ec:	3501      	adds	r5, #1
 800a8ee:	e7c6      	b.n	800a87e <_printf_common+0x3e>
 800a8f0:	18e1      	adds	r1, r4, r3
 800a8f2:	1c5a      	adds	r2, r3, #1
 800a8f4:	2030      	movs	r0, #48	; 0x30
 800a8f6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a8fa:	4422      	add	r2, r4
 800a8fc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a900:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a904:	3302      	adds	r3, #2
 800a906:	e7c7      	b.n	800a898 <_printf_common+0x58>
 800a908:	2301      	movs	r3, #1
 800a90a:	4622      	mov	r2, r4
 800a90c:	4649      	mov	r1, r9
 800a90e:	4638      	mov	r0, r7
 800a910:	47c0      	blx	r8
 800a912:	3001      	adds	r0, #1
 800a914:	d0e6      	beq.n	800a8e4 <_printf_common+0xa4>
 800a916:	3601      	adds	r6, #1
 800a918:	e7d9      	b.n	800a8ce <_printf_common+0x8e>
	...

0800a91c <_printf_i>:
 800a91c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a920:	7e0f      	ldrb	r7, [r1, #24]
 800a922:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a924:	2f78      	cmp	r7, #120	; 0x78
 800a926:	4691      	mov	r9, r2
 800a928:	4680      	mov	r8, r0
 800a92a:	460c      	mov	r4, r1
 800a92c:	469a      	mov	sl, r3
 800a92e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a932:	d807      	bhi.n	800a944 <_printf_i+0x28>
 800a934:	2f62      	cmp	r7, #98	; 0x62
 800a936:	d80a      	bhi.n	800a94e <_printf_i+0x32>
 800a938:	2f00      	cmp	r7, #0
 800a93a:	f000 80d4 	beq.w	800aae6 <_printf_i+0x1ca>
 800a93e:	2f58      	cmp	r7, #88	; 0x58
 800a940:	f000 80c0 	beq.w	800aac4 <_printf_i+0x1a8>
 800a944:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a948:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a94c:	e03a      	b.n	800a9c4 <_printf_i+0xa8>
 800a94e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a952:	2b15      	cmp	r3, #21
 800a954:	d8f6      	bhi.n	800a944 <_printf_i+0x28>
 800a956:	a101      	add	r1, pc, #4	; (adr r1, 800a95c <_printf_i+0x40>)
 800a958:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a95c:	0800a9b5 	.word	0x0800a9b5
 800a960:	0800a9c9 	.word	0x0800a9c9
 800a964:	0800a945 	.word	0x0800a945
 800a968:	0800a945 	.word	0x0800a945
 800a96c:	0800a945 	.word	0x0800a945
 800a970:	0800a945 	.word	0x0800a945
 800a974:	0800a9c9 	.word	0x0800a9c9
 800a978:	0800a945 	.word	0x0800a945
 800a97c:	0800a945 	.word	0x0800a945
 800a980:	0800a945 	.word	0x0800a945
 800a984:	0800a945 	.word	0x0800a945
 800a988:	0800aacd 	.word	0x0800aacd
 800a98c:	0800a9f5 	.word	0x0800a9f5
 800a990:	0800aa87 	.word	0x0800aa87
 800a994:	0800a945 	.word	0x0800a945
 800a998:	0800a945 	.word	0x0800a945
 800a99c:	0800aaef 	.word	0x0800aaef
 800a9a0:	0800a945 	.word	0x0800a945
 800a9a4:	0800a9f5 	.word	0x0800a9f5
 800a9a8:	0800a945 	.word	0x0800a945
 800a9ac:	0800a945 	.word	0x0800a945
 800a9b0:	0800aa8f 	.word	0x0800aa8f
 800a9b4:	682b      	ldr	r3, [r5, #0]
 800a9b6:	1d1a      	adds	r2, r3, #4
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	602a      	str	r2, [r5, #0]
 800a9bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a9c4:	2301      	movs	r3, #1
 800a9c6:	e09f      	b.n	800ab08 <_printf_i+0x1ec>
 800a9c8:	6820      	ldr	r0, [r4, #0]
 800a9ca:	682b      	ldr	r3, [r5, #0]
 800a9cc:	0607      	lsls	r7, r0, #24
 800a9ce:	f103 0104 	add.w	r1, r3, #4
 800a9d2:	6029      	str	r1, [r5, #0]
 800a9d4:	d501      	bpl.n	800a9da <_printf_i+0xbe>
 800a9d6:	681e      	ldr	r6, [r3, #0]
 800a9d8:	e003      	b.n	800a9e2 <_printf_i+0xc6>
 800a9da:	0646      	lsls	r6, r0, #25
 800a9dc:	d5fb      	bpl.n	800a9d6 <_printf_i+0xba>
 800a9de:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a9e2:	2e00      	cmp	r6, #0
 800a9e4:	da03      	bge.n	800a9ee <_printf_i+0xd2>
 800a9e6:	232d      	movs	r3, #45	; 0x2d
 800a9e8:	4276      	negs	r6, r6
 800a9ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9ee:	485a      	ldr	r0, [pc, #360]	; (800ab58 <_printf_i+0x23c>)
 800a9f0:	230a      	movs	r3, #10
 800a9f2:	e012      	b.n	800aa1a <_printf_i+0xfe>
 800a9f4:	682b      	ldr	r3, [r5, #0]
 800a9f6:	6820      	ldr	r0, [r4, #0]
 800a9f8:	1d19      	adds	r1, r3, #4
 800a9fa:	6029      	str	r1, [r5, #0]
 800a9fc:	0605      	lsls	r5, r0, #24
 800a9fe:	d501      	bpl.n	800aa04 <_printf_i+0xe8>
 800aa00:	681e      	ldr	r6, [r3, #0]
 800aa02:	e002      	b.n	800aa0a <_printf_i+0xee>
 800aa04:	0641      	lsls	r1, r0, #25
 800aa06:	d5fb      	bpl.n	800aa00 <_printf_i+0xe4>
 800aa08:	881e      	ldrh	r6, [r3, #0]
 800aa0a:	4853      	ldr	r0, [pc, #332]	; (800ab58 <_printf_i+0x23c>)
 800aa0c:	2f6f      	cmp	r7, #111	; 0x6f
 800aa0e:	bf0c      	ite	eq
 800aa10:	2308      	moveq	r3, #8
 800aa12:	230a      	movne	r3, #10
 800aa14:	2100      	movs	r1, #0
 800aa16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aa1a:	6865      	ldr	r5, [r4, #4]
 800aa1c:	60a5      	str	r5, [r4, #8]
 800aa1e:	2d00      	cmp	r5, #0
 800aa20:	bfa2      	ittt	ge
 800aa22:	6821      	ldrge	r1, [r4, #0]
 800aa24:	f021 0104 	bicge.w	r1, r1, #4
 800aa28:	6021      	strge	r1, [r4, #0]
 800aa2a:	b90e      	cbnz	r6, 800aa30 <_printf_i+0x114>
 800aa2c:	2d00      	cmp	r5, #0
 800aa2e:	d04b      	beq.n	800aac8 <_printf_i+0x1ac>
 800aa30:	4615      	mov	r5, r2
 800aa32:	fbb6 f1f3 	udiv	r1, r6, r3
 800aa36:	fb03 6711 	mls	r7, r3, r1, r6
 800aa3a:	5dc7      	ldrb	r7, [r0, r7]
 800aa3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aa40:	4637      	mov	r7, r6
 800aa42:	42bb      	cmp	r3, r7
 800aa44:	460e      	mov	r6, r1
 800aa46:	d9f4      	bls.n	800aa32 <_printf_i+0x116>
 800aa48:	2b08      	cmp	r3, #8
 800aa4a:	d10b      	bne.n	800aa64 <_printf_i+0x148>
 800aa4c:	6823      	ldr	r3, [r4, #0]
 800aa4e:	07de      	lsls	r6, r3, #31
 800aa50:	d508      	bpl.n	800aa64 <_printf_i+0x148>
 800aa52:	6923      	ldr	r3, [r4, #16]
 800aa54:	6861      	ldr	r1, [r4, #4]
 800aa56:	4299      	cmp	r1, r3
 800aa58:	bfde      	ittt	le
 800aa5a:	2330      	movle	r3, #48	; 0x30
 800aa5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800aa60:	f105 35ff 	addle.w	r5, r5, #4294967295
 800aa64:	1b52      	subs	r2, r2, r5
 800aa66:	6122      	str	r2, [r4, #16]
 800aa68:	f8cd a000 	str.w	sl, [sp]
 800aa6c:	464b      	mov	r3, r9
 800aa6e:	aa03      	add	r2, sp, #12
 800aa70:	4621      	mov	r1, r4
 800aa72:	4640      	mov	r0, r8
 800aa74:	f7ff fee4 	bl	800a840 <_printf_common>
 800aa78:	3001      	adds	r0, #1
 800aa7a:	d14a      	bne.n	800ab12 <_printf_i+0x1f6>
 800aa7c:	f04f 30ff 	mov.w	r0, #4294967295
 800aa80:	b004      	add	sp, #16
 800aa82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa86:	6823      	ldr	r3, [r4, #0]
 800aa88:	f043 0320 	orr.w	r3, r3, #32
 800aa8c:	6023      	str	r3, [r4, #0]
 800aa8e:	4833      	ldr	r0, [pc, #204]	; (800ab5c <_printf_i+0x240>)
 800aa90:	2778      	movs	r7, #120	; 0x78
 800aa92:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800aa96:	6823      	ldr	r3, [r4, #0]
 800aa98:	6829      	ldr	r1, [r5, #0]
 800aa9a:	061f      	lsls	r7, r3, #24
 800aa9c:	f851 6b04 	ldr.w	r6, [r1], #4
 800aaa0:	d402      	bmi.n	800aaa8 <_printf_i+0x18c>
 800aaa2:	065f      	lsls	r7, r3, #25
 800aaa4:	bf48      	it	mi
 800aaa6:	b2b6      	uxthmi	r6, r6
 800aaa8:	07df      	lsls	r7, r3, #31
 800aaaa:	bf48      	it	mi
 800aaac:	f043 0320 	orrmi.w	r3, r3, #32
 800aab0:	6029      	str	r1, [r5, #0]
 800aab2:	bf48      	it	mi
 800aab4:	6023      	strmi	r3, [r4, #0]
 800aab6:	b91e      	cbnz	r6, 800aac0 <_printf_i+0x1a4>
 800aab8:	6823      	ldr	r3, [r4, #0]
 800aaba:	f023 0320 	bic.w	r3, r3, #32
 800aabe:	6023      	str	r3, [r4, #0]
 800aac0:	2310      	movs	r3, #16
 800aac2:	e7a7      	b.n	800aa14 <_printf_i+0xf8>
 800aac4:	4824      	ldr	r0, [pc, #144]	; (800ab58 <_printf_i+0x23c>)
 800aac6:	e7e4      	b.n	800aa92 <_printf_i+0x176>
 800aac8:	4615      	mov	r5, r2
 800aaca:	e7bd      	b.n	800aa48 <_printf_i+0x12c>
 800aacc:	682b      	ldr	r3, [r5, #0]
 800aace:	6826      	ldr	r6, [r4, #0]
 800aad0:	6961      	ldr	r1, [r4, #20]
 800aad2:	1d18      	adds	r0, r3, #4
 800aad4:	6028      	str	r0, [r5, #0]
 800aad6:	0635      	lsls	r5, r6, #24
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	d501      	bpl.n	800aae0 <_printf_i+0x1c4>
 800aadc:	6019      	str	r1, [r3, #0]
 800aade:	e002      	b.n	800aae6 <_printf_i+0x1ca>
 800aae0:	0670      	lsls	r0, r6, #25
 800aae2:	d5fb      	bpl.n	800aadc <_printf_i+0x1c0>
 800aae4:	8019      	strh	r1, [r3, #0]
 800aae6:	2300      	movs	r3, #0
 800aae8:	6123      	str	r3, [r4, #16]
 800aaea:	4615      	mov	r5, r2
 800aaec:	e7bc      	b.n	800aa68 <_printf_i+0x14c>
 800aaee:	682b      	ldr	r3, [r5, #0]
 800aaf0:	1d1a      	adds	r2, r3, #4
 800aaf2:	602a      	str	r2, [r5, #0]
 800aaf4:	681d      	ldr	r5, [r3, #0]
 800aaf6:	6862      	ldr	r2, [r4, #4]
 800aaf8:	2100      	movs	r1, #0
 800aafa:	4628      	mov	r0, r5
 800aafc:	f7f5 fb68 	bl	80001d0 <memchr>
 800ab00:	b108      	cbz	r0, 800ab06 <_printf_i+0x1ea>
 800ab02:	1b40      	subs	r0, r0, r5
 800ab04:	6060      	str	r0, [r4, #4]
 800ab06:	6863      	ldr	r3, [r4, #4]
 800ab08:	6123      	str	r3, [r4, #16]
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab10:	e7aa      	b.n	800aa68 <_printf_i+0x14c>
 800ab12:	6923      	ldr	r3, [r4, #16]
 800ab14:	462a      	mov	r2, r5
 800ab16:	4649      	mov	r1, r9
 800ab18:	4640      	mov	r0, r8
 800ab1a:	47d0      	blx	sl
 800ab1c:	3001      	adds	r0, #1
 800ab1e:	d0ad      	beq.n	800aa7c <_printf_i+0x160>
 800ab20:	6823      	ldr	r3, [r4, #0]
 800ab22:	079b      	lsls	r3, r3, #30
 800ab24:	d413      	bmi.n	800ab4e <_printf_i+0x232>
 800ab26:	68e0      	ldr	r0, [r4, #12]
 800ab28:	9b03      	ldr	r3, [sp, #12]
 800ab2a:	4298      	cmp	r0, r3
 800ab2c:	bfb8      	it	lt
 800ab2e:	4618      	movlt	r0, r3
 800ab30:	e7a6      	b.n	800aa80 <_printf_i+0x164>
 800ab32:	2301      	movs	r3, #1
 800ab34:	4632      	mov	r2, r6
 800ab36:	4649      	mov	r1, r9
 800ab38:	4640      	mov	r0, r8
 800ab3a:	47d0      	blx	sl
 800ab3c:	3001      	adds	r0, #1
 800ab3e:	d09d      	beq.n	800aa7c <_printf_i+0x160>
 800ab40:	3501      	adds	r5, #1
 800ab42:	68e3      	ldr	r3, [r4, #12]
 800ab44:	9903      	ldr	r1, [sp, #12]
 800ab46:	1a5b      	subs	r3, r3, r1
 800ab48:	42ab      	cmp	r3, r5
 800ab4a:	dcf2      	bgt.n	800ab32 <_printf_i+0x216>
 800ab4c:	e7eb      	b.n	800ab26 <_printf_i+0x20a>
 800ab4e:	2500      	movs	r5, #0
 800ab50:	f104 0619 	add.w	r6, r4, #25
 800ab54:	e7f5      	b.n	800ab42 <_printf_i+0x226>
 800ab56:	bf00      	nop
 800ab58:	0800d8ba 	.word	0x0800d8ba
 800ab5c:	0800d8cb 	.word	0x0800d8cb

0800ab60 <std>:
 800ab60:	2300      	movs	r3, #0
 800ab62:	b510      	push	{r4, lr}
 800ab64:	4604      	mov	r4, r0
 800ab66:	e9c0 3300 	strd	r3, r3, [r0]
 800ab6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab6e:	6083      	str	r3, [r0, #8]
 800ab70:	8181      	strh	r1, [r0, #12]
 800ab72:	6643      	str	r3, [r0, #100]	; 0x64
 800ab74:	81c2      	strh	r2, [r0, #14]
 800ab76:	6183      	str	r3, [r0, #24]
 800ab78:	4619      	mov	r1, r3
 800ab7a:	2208      	movs	r2, #8
 800ab7c:	305c      	adds	r0, #92	; 0x5c
 800ab7e:	f000 f9f7 	bl	800af70 <memset>
 800ab82:	4b0d      	ldr	r3, [pc, #52]	; (800abb8 <std+0x58>)
 800ab84:	6263      	str	r3, [r4, #36]	; 0x24
 800ab86:	4b0d      	ldr	r3, [pc, #52]	; (800abbc <std+0x5c>)
 800ab88:	62a3      	str	r3, [r4, #40]	; 0x28
 800ab8a:	4b0d      	ldr	r3, [pc, #52]	; (800abc0 <std+0x60>)
 800ab8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ab8e:	4b0d      	ldr	r3, [pc, #52]	; (800abc4 <std+0x64>)
 800ab90:	6323      	str	r3, [r4, #48]	; 0x30
 800ab92:	4b0d      	ldr	r3, [pc, #52]	; (800abc8 <std+0x68>)
 800ab94:	6224      	str	r4, [r4, #32]
 800ab96:	429c      	cmp	r4, r3
 800ab98:	d006      	beq.n	800aba8 <std+0x48>
 800ab9a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800ab9e:	4294      	cmp	r4, r2
 800aba0:	d002      	beq.n	800aba8 <std+0x48>
 800aba2:	33d0      	adds	r3, #208	; 0xd0
 800aba4:	429c      	cmp	r4, r3
 800aba6:	d105      	bne.n	800abb4 <std+0x54>
 800aba8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800abac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abb0:	f000 ba5a 	b.w	800b068 <__retarget_lock_init_recursive>
 800abb4:	bd10      	pop	{r4, pc}
 800abb6:	bf00      	nop
 800abb8:	0800adc1 	.word	0x0800adc1
 800abbc:	0800ade3 	.word	0x0800ade3
 800abc0:	0800ae1b 	.word	0x0800ae1b
 800abc4:	0800ae3f 	.word	0x0800ae3f
 800abc8:	20002724 	.word	0x20002724

0800abcc <stdio_exit_handler>:
 800abcc:	4a02      	ldr	r2, [pc, #8]	; (800abd8 <stdio_exit_handler+0xc>)
 800abce:	4903      	ldr	r1, [pc, #12]	; (800abdc <stdio_exit_handler+0x10>)
 800abd0:	4803      	ldr	r0, [pc, #12]	; (800abe0 <stdio_exit_handler+0x14>)
 800abd2:	f000 b869 	b.w	800aca8 <_fwalk_sglue>
 800abd6:	bf00      	nop
 800abd8:	2000008c 	.word	0x2000008c
 800abdc:	0800c9f1 	.word	0x0800c9f1
 800abe0:	20000098 	.word	0x20000098

0800abe4 <cleanup_stdio>:
 800abe4:	6841      	ldr	r1, [r0, #4]
 800abe6:	4b0c      	ldr	r3, [pc, #48]	; (800ac18 <cleanup_stdio+0x34>)
 800abe8:	4299      	cmp	r1, r3
 800abea:	b510      	push	{r4, lr}
 800abec:	4604      	mov	r4, r0
 800abee:	d001      	beq.n	800abf4 <cleanup_stdio+0x10>
 800abf0:	f001 fefe 	bl	800c9f0 <_fflush_r>
 800abf4:	68a1      	ldr	r1, [r4, #8]
 800abf6:	4b09      	ldr	r3, [pc, #36]	; (800ac1c <cleanup_stdio+0x38>)
 800abf8:	4299      	cmp	r1, r3
 800abfa:	d002      	beq.n	800ac02 <cleanup_stdio+0x1e>
 800abfc:	4620      	mov	r0, r4
 800abfe:	f001 fef7 	bl	800c9f0 <_fflush_r>
 800ac02:	68e1      	ldr	r1, [r4, #12]
 800ac04:	4b06      	ldr	r3, [pc, #24]	; (800ac20 <cleanup_stdio+0x3c>)
 800ac06:	4299      	cmp	r1, r3
 800ac08:	d004      	beq.n	800ac14 <cleanup_stdio+0x30>
 800ac0a:	4620      	mov	r0, r4
 800ac0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac10:	f001 beee 	b.w	800c9f0 <_fflush_r>
 800ac14:	bd10      	pop	{r4, pc}
 800ac16:	bf00      	nop
 800ac18:	20002724 	.word	0x20002724
 800ac1c:	2000278c 	.word	0x2000278c
 800ac20:	200027f4 	.word	0x200027f4

0800ac24 <global_stdio_init.part.0>:
 800ac24:	b510      	push	{r4, lr}
 800ac26:	4b0b      	ldr	r3, [pc, #44]	; (800ac54 <global_stdio_init.part.0+0x30>)
 800ac28:	4c0b      	ldr	r4, [pc, #44]	; (800ac58 <global_stdio_init.part.0+0x34>)
 800ac2a:	4a0c      	ldr	r2, [pc, #48]	; (800ac5c <global_stdio_init.part.0+0x38>)
 800ac2c:	601a      	str	r2, [r3, #0]
 800ac2e:	4620      	mov	r0, r4
 800ac30:	2200      	movs	r2, #0
 800ac32:	2104      	movs	r1, #4
 800ac34:	f7ff ff94 	bl	800ab60 <std>
 800ac38:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800ac3c:	2201      	movs	r2, #1
 800ac3e:	2109      	movs	r1, #9
 800ac40:	f7ff ff8e 	bl	800ab60 <std>
 800ac44:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800ac48:	2202      	movs	r2, #2
 800ac4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac4e:	2112      	movs	r1, #18
 800ac50:	f7ff bf86 	b.w	800ab60 <std>
 800ac54:	2000285c 	.word	0x2000285c
 800ac58:	20002724 	.word	0x20002724
 800ac5c:	0800abcd 	.word	0x0800abcd

0800ac60 <__sfp_lock_acquire>:
 800ac60:	4801      	ldr	r0, [pc, #4]	; (800ac68 <__sfp_lock_acquire+0x8>)
 800ac62:	f000 ba02 	b.w	800b06a <__retarget_lock_acquire_recursive>
 800ac66:	bf00      	nop
 800ac68:	20002865 	.word	0x20002865

0800ac6c <__sfp_lock_release>:
 800ac6c:	4801      	ldr	r0, [pc, #4]	; (800ac74 <__sfp_lock_release+0x8>)
 800ac6e:	f000 b9fd 	b.w	800b06c <__retarget_lock_release_recursive>
 800ac72:	bf00      	nop
 800ac74:	20002865 	.word	0x20002865

0800ac78 <__sinit>:
 800ac78:	b510      	push	{r4, lr}
 800ac7a:	4604      	mov	r4, r0
 800ac7c:	f7ff fff0 	bl	800ac60 <__sfp_lock_acquire>
 800ac80:	6a23      	ldr	r3, [r4, #32]
 800ac82:	b11b      	cbz	r3, 800ac8c <__sinit+0x14>
 800ac84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac88:	f7ff bff0 	b.w	800ac6c <__sfp_lock_release>
 800ac8c:	4b04      	ldr	r3, [pc, #16]	; (800aca0 <__sinit+0x28>)
 800ac8e:	6223      	str	r3, [r4, #32]
 800ac90:	4b04      	ldr	r3, [pc, #16]	; (800aca4 <__sinit+0x2c>)
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d1f5      	bne.n	800ac84 <__sinit+0xc>
 800ac98:	f7ff ffc4 	bl	800ac24 <global_stdio_init.part.0>
 800ac9c:	e7f2      	b.n	800ac84 <__sinit+0xc>
 800ac9e:	bf00      	nop
 800aca0:	0800abe5 	.word	0x0800abe5
 800aca4:	2000285c 	.word	0x2000285c

0800aca8 <_fwalk_sglue>:
 800aca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acac:	4607      	mov	r7, r0
 800acae:	4688      	mov	r8, r1
 800acb0:	4614      	mov	r4, r2
 800acb2:	2600      	movs	r6, #0
 800acb4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800acb8:	f1b9 0901 	subs.w	r9, r9, #1
 800acbc:	d505      	bpl.n	800acca <_fwalk_sglue+0x22>
 800acbe:	6824      	ldr	r4, [r4, #0]
 800acc0:	2c00      	cmp	r4, #0
 800acc2:	d1f7      	bne.n	800acb4 <_fwalk_sglue+0xc>
 800acc4:	4630      	mov	r0, r6
 800acc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800acca:	89ab      	ldrh	r3, [r5, #12]
 800accc:	2b01      	cmp	r3, #1
 800acce:	d907      	bls.n	800ace0 <_fwalk_sglue+0x38>
 800acd0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800acd4:	3301      	adds	r3, #1
 800acd6:	d003      	beq.n	800ace0 <_fwalk_sglue+0x38>
 800acd8:	4629      	mov	r1, r5
 800acda:	4638      	mov	r0, r7
 800acdc:	47c0      	blx	r8
 800acde:	4306      	orrs	r6, r0
 800ace0:	3568      	adds	r5, #104	; 0x68
 800ace2:	e7e9      	b.n	800acb8 <_fwalk_sglue+0x10>

0800ace4 <iprintf>:
 800ace4:	b40f      	push	{r0, r1, r2, r3}
 800ace6:	b507      	push	{r0, r1, r2, lr}
 800ace8:	4906      	ldr	r1, [pc, #24]	; (800ad04 <iprintf+0x20>)
 800acea:	ab04      	add	r3, sp, #16
 800acec:	6808      	ldr	r0, [r1, #0]
 800acee:	f853 2b04 	ldr.w	r2, [r3], #4
 800acf2:	6881      	ldr	r1, [r0, #8]
 800acf4:	9301      	str	r3, [sp, #4]
 800acf6:	f001 fcdb 	bl	800c6b0 <_vfiprintf_r>
 800acfa:	b003      	add	sp, #12
 800acfc:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad00:	b004      	add	sp, #16
 800ad02:	4770      	bx	lr
 800ad04:	200000e4 	.word	0x200000e4

0800ad08 <_puts_r>:
 800ad08:	6a03      	ldr	r3, [r0, #32]
 800ad0a:	b570      	push	{r4, r5, r6, lr}
 800ad0c:	6884      	ldr	r4, [r0, #8]
 800ad0e:	4605      	mov	r5, r0
 800ad10:	460e      	mov	r6, r1
 800ad12:	b90b      	cbnz	r3, 800ad18 <_puts_r+0x10>
 800ad14:	f7ff ffb0 	bl	800ac78 <__sinit>
 800ad18:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad1a:	07db      	lsls	r3, r3, #31
 800ad1c:	d405      	bmi.n	800ad2a <_puts_r+0x22>
 800ad1e:	89a3      	ldrh	r3, [r4, #12]
 800ad20:	0598      	lsls	r0, r3, #22
 800ad22:	d402      	bmi.n	800ad2a <_puts_r+0x22>
 800ad24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad26:	f000 f9a0 	bl	800b06a <__retarget_lock_acquire_recursive>
 800ad2a:	89a3      	ldrh	r3, [r4, #12]
 800ad2c:	0719      	lsls	r1, r3, #28
 800ad2e:	d513      	bpl.n	800ad58 <_puts_r+0x50>
 800ad30:	6923      	ldr	r3, [r4, #16]
 800ad32:	b18b      	cbz	r3, 800ad58 <_puts_r+0x50>
 800ad34:	3e01      	subs	r6, #1
 800ad36:	68a3      	ldr	r3, [r4, #8]
 800ad38:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ad3c:	3b01      	subs	r3, #1
 800ad3e:	60a3      	str	r3, [r4, #8]
 800ad40:	b9e9      	cbnz	r1, 800ad7e <_puts_r+0x76>
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	da2e      	bge.n	800ada4 <_puts_r+0x9c>
 800ad46:	4622      	mov	r2, r4
 800ad48:	210a      	movs	r1, #10
 800ad4a:	4628      	mov	r0, r5
 800ad4c:	f000 f87b 	bl	800ae46 <__swbuf_r>
 800ad50:	3001      	adds	r0, #1
 800ad52:	d007      	beq.n	800ad64 <_puts_r+0x5c>
 800ad54:	250a      	movs	r5, #10
 800ad56:	e007      	b.n	800ad68 <_puts_r+0x60>
 800ad58:	4621      	mov	r1, r4
 800ad5a:	4628      	mov	r0, r5
 800ad5c:	f000 f8b0 	bl	800aec0 <__swsetup_r>
 800ad60:	2800      	cmp	r0, #0
 800ad62:	d0e7      	beq.n	800ad34 <_puts_r+0x2c>
 800ad64:	f04f 35ff 	mov.w	r5, #4294967295
 800ad68:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ad6a:	07da      	lsls	r2, r3, #31
 800ad6c:	d405      	bmi.n	800ad7a <_puts_r+0x72>
 800ad6e:	89a3      	ldrh	r3, [r4, #12]
 800ad70:	059b      	lsls	r3, r3, #22
 800ad72:	d402      	bmi.n	800ad7a <_puts_r+0x72>
 800ad74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad76:	f000 f979 	bl	800b06c <__retarget_lock_release_recursive>
 800ad7a:	4628      	mov	r0, r5
 800ad7c:	bd70      	pop	{r4, r5, r6, pc}
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	da04      	bge.n	800ad8c <_puts_r+0x84>
 800ad82:	69a2      	ldr	r2, [r4, #24]
 800ad84:	429a      	cmp	r2, r3
 800ad86:	dc06      	bgt.n	800ad96 <_puts_r+0x8e>
 800ad88:	290a      	cmp	r1, #10
 800ad8a:	d004      	beq.n	800ad96 <_puts_r+0x8e>
 800ad8c:	6823      	ldr	r3, [r4, #0]
 800ad8e:	1c5a      	adds	r2, r3, #1
 800ad90:	6022      	str	r2, [r4, #0]
 800ad92:	7019      	strb	r1, [r3, #0]
 800ad94:	e7cf      	b.n	800ad36 <_puts_r+0x2e>
 800ad96:	4622      	mov	r2, r4
 800ad98:	4628      	mov	r0, r5
 800ad9a:	f000 f854 	bl	800ae46 <__swbuf_r>
 800ad9e:	3001      	adds	r0, #1
 800ada0:	d1c9      	bne.n	800ad36 <_puts_r+0x2e>
 800ada2:	e7df      	b.n	800ad64 <_puts_r+0x5c>
 800ada4:	6823      	ldr	r3, [r4, #0]
 800ada6:	250a      	movs	r5, #10
 800ada8:	1c5a      	adds	r2, r3, #1
 800adaa:	6022      	str	r2, [r4, #0]
 800adac:	701d      	strb	r5, [r3, #0]
 800adae:	e7db      	b.n	800ad68 <_puts_r+0x60>

0800adb0 <puts>:
 800adb0:	4b02      	ldr	r3, [pc, #8]	; (800adbc <puts+0xc>)
 800adb2:	4601      	mov	r1, r0
 800adb4:	6818      	ldr	r0, [r3, #0]
 800adb6:	f7ff bfa7 	b.w	800ad08 <_puts_r>
 800adba:	bf00      	nop
 800adbc:	200000e4 	.word	0x200000e4

0800adc0 <__sread>:
 800adc0:	b510      	push	{r4, lr}
 800adc2:	460c      	mov	r4, r1
 800adc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adc8:	f000 f900 	bl	800afcc <_read_r>
 800adcc:	2800      	cmp	r0, #0
 800adce:	bfab      	itete	ge
 800add0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800add2:	89a3      	ldrhlt	r3, [r4, #12]
 800add4:	181b      	addge	r3, r3, r0
 800add6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800adda:	bfac      	ite	ge
 800addc:	6563      	strge	r3, [r4, #84]	; 0x54
 800adde:	81a3      	strhlt	r3, [r4, #12]
 800ade0:	bd10      	pop	{r4, pc}

0800ade2 <__swrite>:
 800ade2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ade6:	461f      	mov	r7, r3
 800ade8:	898b      	ldrh	r3, [r1, #12]
 800adea:	05db      	lsls	r3, r3, #23
 800adec:	4605      	mov	r5, r0
 800adee:	460c      	mov	r4, r1
 800adf0:	4616      	mov	r6, r2
 800adf2:	d505      	bpl.n	800ae00 <__swrite+0x1e>
 800adf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adf8:	2302      	movs	r3, #2
 800adfa:	2200      	movs	r2, #0
 800adfc:	f000 f8d4 	bl	800afa8 <_lseek_r>
 800ae00:	89a3      	ldrh	r3, [r4, #12]
 800ae02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae0a:	81a3      	strh	r3, [r4, #12]
 800ae0c:	4632      	mov	r2, r6
 800ae0e:	463b      	mov	r3, r7
 800ae10:	4628      	mov	r0, r5
 800ae12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae16:	f000 b8eb 	b.w	800aff0 <_write_r>

0800ae1a <__sseek>:
 800ae1a:	b510      	push	{r4, lr}
 800ae1c:	460c      	mov	r4, r1
 800ae1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae22:	f000 f8c1 	bl	800afa8 <_lseek_r>
 800ae26:	1c43      	adds	r3, r0, #1
 800ae28:	89a3      	ldrh	r3, [r4, #12]
 800ae2a:	bf15      	itete	ne
 800ae2c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ae2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ae32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ae36:	81a3      	strheq	r3, [r4, #12]
 800ae38:	bf18      	it	ne
 800ae3a:	81a3      	strhne	r3, [r4, #12]
 800ae3c:	bd10      	pop	{r4, pc}

0800ae3e <__sclose>:
 800ae3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae42:	f000 b8a1 	b.w	800af88 <_close_r>

0800ae46 <__swbuf_r>:
 800ae46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae48:	460e      	mov	r6, r1
 800ae4a:	4614      	mov	r4, r2
 800ae4c:	4605      	mov	r5, r0
 800ae4e:	b118      	cbz	r0, 800ae58 <__swbuf_r+0x12>
 800ae50:	6a03      	ldr	r3, [r0, #32]
 800ae52:	b90b      	cbnz	r3, 800ae58 <__swbuf_r+0x12>
 800ae54:	f7ff ff10 	bl	800ac78 <__sinit>
 800ae58:	69a3      	ldr	r3, [r4, #24]
 800ae5a:	60a3      	str	r3, [r4, #8]
 800ae5c:	89a3      	ldrh	r3, [r4, #12]
 800ae5e:	071a      	lsls	r2, r3, #28
 800ae60:	d525      	bpl.n	800aeae <__swbuf_r+0x68>
 800ae62:	6923      	ldr	r3, [r4, #16]
 800ae64:	b31b      	cbz	r3, 800aeae <__swbuf_r+0x68>
 800ae66:	6823      	ldr	r3, [r4, #0]
 800ae68:	6922      	ldr	r2, [r4, #16]
 800ae6a:	1a98      	subs	r0, r3, r2
 800ae6c:	6963      	ldr	r3, [r4, #20]
 800ae6e:	b2f6      	uxtb	r6, r6
 800ae70:	4283      	cmp	r3, r0
 800ae72:	4637      	mov	r7, r6
 800ae74:	dc04      	bgt.n	800ae80 <__swbuf_r+0x3a>
 800ae76:	4621      	mov	r1, r4
 800ae78:	4628      	mov	r0, r5
 800ae7a:	f001 fdb9 	bl	800c9f0 <_fflush_r>
 800ae7e:	b9e0      	cbnz	r0, 800aeba <__swbuf_r+0x74>
 800ae80:	68a3      	ldr	r3, [r4, #8]
 800ae82:	3b01      	subs	r3, #1
 800ae84:	60a3      	str	r3, [r4, #8]
 800ae86:	6823      	ldr	r3, [r4, #0]
 800ae88:	1c5a      	adds	r2, r3, #1
 800ae8a:	6022      	str	r2, [r4, #0]
 800ae8c:	701e      	strb	r6, [r3, #0]
 800ae8e:	6962      	ldr	r2, [r4, #20]
 800ae90:	1c43      	adds	r3, r0, #1
 800ae92:	429a      	cmp	r2, r3
 800ae94:	d004      	beq.n	800aea0 <__swbuf_r+0x5a>
 800ae96:	89a3      	ldrh	r3, [r4, #12]
 800ae98:	07db      	lsls	r3, r3, #31
 800ae9a:	d506      	bpl.n	800aeaa <__swbuf_r+0x64>
 800ae9c:	2e0a      	cmp	r6, #10
 800ae9e:	d104      	bne.n	800aeaa <__swbuf_r+0x64>
 800aea0:	4621      	mov	r1, r4
 800aea2:	4628      	mov	r0, r5
 800aea4:	f001 fda4 	bl	800c9f0 <_fflush_r>
 800aea8:	b938      	cbnz	r0, 800aeba <__swbuf_r+0x74>
 800aeaa:	4638      	mov	r0, r7
 800aeac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aeae:	4621      	mov	r1, r4
 800aeb0:	4628      	mov	r0, r5
 800aeb2:	f000 f805 	bl	800aec0 <__swsetup_r>
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	d0d5      	beq.n	800ae66 <__swbuf_r+0x20>
 800aeba:	f04f 37ff 	mov.w	r7, #4294967295
 800aebe:	e7f4      	b.n	800aeaa <__swbuf_r+0x64>

0800aec0 <__swsetup_r>:
 800aec0:	b538      	push	{r3, r4, r5, lr}
 800aec2:	4b2a      	ldr	r3, [pc, #168]	; (800af6c <__swsetup_r+0xac>)
 800aec4:	4605      	mov	r5, r0
 800aec6:	6818      	ldr	r0, [r3, #0]
 800aec8:	460c      	mov	r4, r1
 800aeca:	b118      	cbz	r0, 800aed4 <__swsetup_r+0x14>
 800aecc:	6a03      	ldr	r3, [r0, #32]
 800aece:	b90b      	cbnz	r3, 800aed4 <__swsetup_r+0x14>
 800aed0:	f7ff fed2 	bl	800ac78 <__sinit>
 800aed4:	89a3      	ldrh	r3, [r4, #12]
 800aed6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aeda:	0718      	lsls	r0, r3, #28
 800aedc:	d422      	bmi.n	800af24 <__swsetup_r+0x64>
 800aede:	06d9      	lsls	r1, r3, #27
 800aee0:	d407      	bmi.n	800aef2 <__swsetup_r+0x32>
 800aee2:	2309      	movs	r3, #9
 800aee4:	602b      	str	r3, [r5, #0]
 800aee6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aeea:	81a3      	strh	r3, [r4, #12]
 800aeec:	f04f 30ff 	mov.w	r0, #4294967295
 800aef0:	e034      	b.n	800af5c <__swsetup_r+0x9c>
 800aef2:	0758      	lsls	r0, r3, #29
 800aef4:	d512      	bpl.n	800af1c <__swsetup_r+0x5c>
 800aef6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aef8:	b141      	cbz	r1, 800af0c <__swsetup_r+0x4c>
 800aefa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aefe:	4299      	cmp	r1, r3
 800af00:	d002      	beq.n	800af08 <__swsetup_r+0x48>
 800af02:	4628      	mov	r0, r5
 800af04:	f000 ff2e 	bl	800bd64 <_free_r>
 800af08:	2300      	movs	r3, #0
 800af0a:	6363      	str	r3, [r4, #52]	; 0x34
 800af0c:	89a3      	ldrh	r3, [r4, #12]
 800af0e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800af12:	81a3      	strh	r3, [r4, #12]
 800af14:	2300      	movs	r3, #0
 800af16:	6063      	str	r3, [r4, #4]
 800af18:	6923      	ldr	r3, [r4, #16]
 800af1a:	6023      	str	r3, [r4, #0]
 800af1c:	89a3      	ldrh	r3, [r4, #12]
 800af1e:	f043 0308 	orr.w	r3, r3, #8
 800af22:	81a3      	strh	r3, [r4, #12]
 800af24:	6923      	ldr	r3, [r4, #16]
 800af26:	b94b      	cbnz	r3, 800af3c <__swsetup_r+0x7c>
 800af28:	89a3      	ldrh	r3, [r4, #12]
 800af2a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800af2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af32:	d003      	beq.n	800af3c <__swsetup_r+0x7c>
 800af34:	4621      	mov	r1, r4
 800af36:	4628      	mov	r0, r5
 800af38:	f001 fda8 	bl	800ca8c <__smakebuf_r>
 800af3c:	89a0      	ldrh	r0, [r4, #12]
 800af3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800af42:	f010 0301 	ands.w	r3, r0, #1
 800af46:	d00a      	beq.n	800af5e <__swsetup_r+0x9e>
 800af48:	2300      	movs	r3, #0
 800af4a:	60a3      	str	r3, [r4, #8]
 800af4c:	6963      	ldr	r3, [r4, #20]
 800af4e:	425b      	negs	r3, r3
 800af50:	61a3      	str	r3, [r4, #24]
 800af52:	6923      	ldr	r3, [r4, #16]
 800af54:	b943      	cbnz	r3, 800af68 <__swsetup_r+0xa8>
 800af56:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800af5a:	d1c4      	bne.n	800aee6 <__swsetup_r+0x26>
 800af5c:	bd38      	pop	{r3, r4, r5, pc}
 800af5e:	0781      	lsls	r1, r0, #30
 800af60:	bf58      	it	pl
 800af62:	6963      	ldrpl	r3, [r4, #20]
 800af64:	60a3      	str	r3, [r4, #8]
 800af66:	e7f4      	b.n	800af52 <__swsetup_r+0x92>
 800af68:	2000      	movs	r0, #0
 800af6a:	e7f7      	b.n	800af5c <__swsetup_r+0x9c>
 800af6c:	200000e4 	.word	0x200000e4

0800af70 <memset>:
 800af70:	4402      	add	r2, r0
 800af72:	4603      	mov	r3, r0
 800af74:	4293      	cmp	r3, r2
 800af76:	d100      	bne.n	800af7a <memset+0xa>
 800af78:	4770      	bx	lr
 800af7a:	f803 1b01 	strb.w	r1, [r3], #1
 800af7e:	e7f9      	b.n	800af74 <memset+0x4>

0800af80 <_localeconv_r>:
 800af80:	4800      	ldr	r0, [pc, #0]	; (800af84 <_localeconv_r+0x4>)
 800af82:	4770      	bx	lr
 800af84:	200001d8 	.word	0x200001d8

0800af88 <_close_r>:
 800af88:	b538      	push	{r3, r4, r5, lr}
 800af8a:	4d06      	ldr	r5, [pc, #24]	; (800afa4 <_close_r+0x1c>)
 800af8c:	2300      	movs	r3, #0
 800af8e:	4604      	mov	r4, r0
 800af90:	4608      	mov	r0, r1
 800af92:	602b      	str	r3, [r5, #0]
 800af94:	f7f7 ff91 	bl	8002eba <_close>
 800af98:	1c43      	adds	r3, r0, #1
 800af9a:	d102      	bne.n	800afa2 <_close_r+0x1a>
 800af9c:	682b      	ldr	r3, [r5, #0]
 800af9e:	b103      	cbz	r3, 800afa2 <_close_r+0x1a>
 800afa0:	6023      	str	r3, [r4, #0]
 800afa2:	bd38      	pop	{r3, r4, r5, pc}
 800afa4:	20002860 	.word	0x20002860

0800afa8 <_lseek_r>:
 800afa8:	b538      	push	{r3, r4, r5, lr}
 800afaa:	4d07      	ldr	r5, [pc, #28]	; (800afc8 <_lseek_r+0x20>)
 800afac:	4604      	mov	r4, r0
 800afae:	4608      	mov	r0, r1
 800afb0:	4611      	mov	r1, r2
 800afb2:	2200      	movs	r2, #0
 800afb4:	602a      	str	r2, [r5, #0]
 800afb6:	461a      	mov	r2, r3
 800afb8:	f7f7 ffa6 	bl	8002f08 <_lseek>
 800afbc:	1c43      	adds	r3, r0, #1
 800afbe:	d102      	bne.n	800afc6 <_lseek_r+0x1e>
 800afc0:	682b      	ldr	r3, [r5, #0]
 800afc2:	b103      	cbz	r3, 800afc6 <_lseek_r+0x1e>
 800afc4:	6023      	str	r3, [r4, #0]
 800afc6:	bd38      	pop	{r3, r4, r5, pc}
 800afc8:	20002860 	.word	0x20002860

0800afcc <_read_r>:
 800afcc:	b538      	push	{r3, r4, r5, lr}
 800afce:	4d07      	ldr	r5, [pc, #28]	; (800afec <_read_r+0x20>)
 800afd0:	4604      	mov	r4, r0
 800afd2:	4608      	mov	r0, r1
 800afd4:	4611      	mov	r1, r2
 800afd6:	2200      	movs	r2, #0
 800afd8:	602a      	str	r2, [r5, #0]
 800afda:	461a      	mov	r2, r3
 800afdc:	f7f7 ff34 	bl	8002e48 <_read>
 800afe0:	1c43      	adds	r3, r0, #1
 800afe2:	d102      	bne.n	800afea <_read_r+0x1e>
 800afe4:	682b      	ldr	r3, [r5, #0]
 800afe6:	b103      	cbz	r3, 800afea <_read_r+0x1e>
 800afe8:	6023      	str	r3, [r4, #0]
 800afea:	bd38      	pop	{r3, r4, r5, pc}
 800afec:	20002860 	.word	0x20002860

0800aff0 <_write_r>:
 800aff0:	b538      	push	{r3, r4, r5, lr}
 800aff2:	4d07      	ldr	r5, [pc, #28]	; (800b010 <_write_r+0x20>)
 800aff4:	4604      	mov	r4, r0
 800aff6:	4608      	mov	r0, r1
 800aff8:	4611      	mov	r1, r2
 800affa:	2200      	movs	r2, #0
 800affc:	602a      	str	r2, [r5, #0]
 800affe:	461a      	mov	r2, r3
 800b000:	f7f7 ff3f 	bl	8002e82 <_write>
 800b004:	1c43      	adds	r3, r0, #1
 800b006:	d102      	bne.n	800b00e <_write_r+0x1e>
 800b008:	682b      	ldr	r3, [r5, #0]
 800b00a:	b103      	cbz	r3, 800b00e <_write_r+0x1e>
 800b00c:	6023      	str	r3, [r4, #0]
 800b00e:	bd38      	pop	{r3, r4, r5, pc}
 800b010:	20002860 	.word	0x20002860

0800b014 <__errno>:
 800b014:	4b01      	ldr	r3, [pc, #4]	; (800b01c <__errno+0x8>)
 800b016:	6818      	ldr	r0, [r3, #0]
 800b018:	4770      	bx	lr
 800b01a:	bf00      	nop
 800b01c:	200000e4 	.word	0x200000e4

0800b020 <__libc_init_array>:
 800b020:	b570      	push	{r4, r5, r6, lr}
 800b022:	4d0d      	ldr	r5, [pc, #52]	; (800b058 <__libc_init_array+0x38>)
 800b024:	4c0d      	ldr	r4, [pc, #52]	; (800b05c <__libc_init_array+0x3c>)
 800b026:	1b64      	subs	r4, r4, r5
 800b028:	10a4      	asrs	r4, r4, #2
 800b02a:	2600      	movs	r6, #0
 800b02c:	42a6      	cmp	r6, r4
 800b02e:	d109      	bne.n	800b044 <__libc_init_array+0x24>
 800b030:	4d0b      	ldr	r5, [pc, #44]	; (800b060 <__libc_init_array+0x40>)
 800b032:	4c0c      	ldr	r4, [pc, #48]	; (800b064 <__libc_init_array+0x44>)
 800b034:	f001 fe58 	bl	800cce8 <_init>
 800b038:	1b64      	subs	r4, r4, r5
 800b03a:	10a4      	asrs	r4, r4, #2
 800b03c:	2600      	movs	r6, #0
 800b03e:	42a6      	cmp	r6, r4
 800b040:	d105      	bne.n	800b04e <__libc_init_array+0x2e>
 800b042:	bd70      	pop	{r4, r5, r6, pc}
 800b044:	f855 3b04 	ldr.w	r3, [r5], #4
 800b048:	4798      	blx	r3
 800b04a:	3601      	adds	r6, #1
 800b04c:	e7ee      	b.n	800b02c <__libc_init_array+0xc>
 800b04e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b052:	4798      	blx	r3
 800b054:	3601      	adds	r6, #1
 800b056:	e7f2      	b.n	800b03e <__libc_init_array+0x1e>
 800b058:	0800dc24 	.word	0x0800dc24
 800b05c:	0800dc24 	.word	0x0800dc24
 800b060:	0800dc24 	.word	0x0800dc24
 800b064:	0800dc28 	.word	0x0800dc28

0800b068 <__retarget_lock_init_recursive>:
 800b068:	4770      	bx	lr

0800b06a <__retarget_lock_acquire_recursive>:
 800b06a:	4770      	bx	lr

0800b06c <__retarget_lock_release_recursive>:
 800b06c:	4770      	bx	lr

0800b06e <quorem>:
 800b06e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b072:	6903      	ldr	r3, [r0, #16]
 800b074:	690c      	ldr	r4, [r1, #16]
 800b076:	42a3      	cmp	r3, r4
 800b078:	4607      	mov	r7, r0
 800b07a:	db7e      	blt.n	800b17a <quorem+0x10c>
 800b07c:	3c01      	subs	r4, #1
 800b07e:	f101 0814 	add.w	r8, r1, #20
 800b082:	f100 0514 	add.w	r5, r0, #20
 800b086:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b08a:	9301      	str	r3, [sp, #4]
 800b08c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b090:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b094:	3301      	adds	r3, #1
 800b096:	429a      	cmp	r2, r3
 800b098:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b09c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b0a0:	fbb2 f6f3 	udiv	r6, r2, r3
 800b0a4:	d331      	bcc.n	800b10a <quorem+0x9c>
 800b0a6:	f04f 0e00 	mov.w	lr, #0
 800b0aa:	4640      	mov	r0, r8
 800b0ac:	46ac      	mov	ip, r5
 800b0ae:	46f2      	mov	sl, lr
 800b0b0:	f850 2b04 	ldr.w	r2, [r0], #4
 800b0b4:	b293      	uxth	r3, r2
 800b0b6:	fb06 e303 	mla	r3, r6, r3, lr
 800b0ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b0be:	0c1a      	lsrs	r2, r3, #16
 800b0c0:	b29b      	uxth	r3, r3
 800b0c2:	ebaa 0303 	sub.w	r3, sl, r3
 800b0c6:	f8dc a000 	ldr.w	sl, [ip]
 800b0ca:	fa13 f38a 	uxtah	r3, r3, sl
 800b0ce:	fb06 220e 	mla	r2, r6, lr, r2
 800b0d2:	9300      	str	r3, [sp, #0]
 800b0d4:	9b00      	ldr	r3, [sp, #0]
 800b0d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b0da:	b292      	uxth	r2, r2
 800b0dc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b0e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b0e4:	f8bd 3000 	ldrh.w	r3, [sp]
 800b0e8:	4581      	cmp	r9, r0
 800b0ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b0ee:	f84c 3b04 	str.w	r3, [ip], #4
 800b0f2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b0f6:	d2db      	bcs.n	800b0b0 <quorem+0x42>
 800b0f8:	f855 300b 	ldr.w	r3, [r5, fp]
 800b0fc:	b92b      	cbnz	r3, 800b10a <quorem+0x9c>
 800b0fe:	9b01      	ldr	r3, [sp, #4]
 800b100:	3b04      	subs	r3, #4
 800b102:	429d      	cmp	r5, r3
 800b104:	461a      	mov	r2, r3
 800b106:	d32c      	bcc.n	800b162 <quorem+0xf4>
 800b108:	613c      	str	r4, [r7, #16]
 800b10a:	4638      	mov	r0, r7
 800b10c:	f001 f9a6 	bl	800c45c <__mcmp>
 800b110:	2800      	cmp	r0, #0
 800b112:	db22      	blt.n	800b15a <quorem+0xec>
 800b114:	3601      	adds	r6, #1
 800b116:	4629      	mov	r1, r5
 800b118:	2000      	movs	r0, #0
 800b11a:	f858 2b04 	ldr.w	r2, [r8], #4
 800b11e:	f8d1 c000 	ldr.w	ip, [r1]
 800b122:	b293      	uxth	r3, r2
 800b124:	1ac3      	subs	r3, r0, r3
 800b126:	0c12      	lsrs	r2, r2, #16
 800b128:	fa13 f38c 	uxtah	r3, r3, ip
 800b12c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800b130:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b134:	b29b      	uxth	r3, r3
 800b136:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b13a:	45c1      	cmp	r9, r8
 800b13c:	f841 3b04 	str.w	r3, [r1], #4
 800b140:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b144:	d2e9      	bcs.n	800b11a <quorem+0xac>
 800b146:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b14a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b14e:	b922      	cbnz	r2, 800b15a <quorem+0xec>
 800b150:	3b04      	subs	r3, #4
 800b152:	429d      	cmp	r5, r3
 800b154:	461a      	mov	r2, r3
 800b156:	d30a      	bcc.n	800b16e <quorem+0x100>
 800b158:	613c      	str	r4, [r7, #16]
 800b15a:	4630      	mov	r0, r6
 800b15c:	b003      	add	sp, #12
 800b15e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b162:	6812      	ldr	r2, [r2, #0]
 800b164:	3b04      	subs	r3, #4
 800b166:	2a00      	cmp	r2, #0
 800b168:	d1ce      	bne.n	800b108 <quorem+0x9a>
 800b16a:	3c01      	subs	r4, #1
 800b16c:	e7c9      	b.n	800b102 <quorem+0x94>
 800b16e:	6812      	ldr	r2, [r2, #0]
 800b170:	3b04      	subs	r3, #4
 800b172:	2a00      	cmp	r2, #0
 800b174:	d1f0      	bne.n	800b158 <quorem+0xea>
 800b176:	3c01      	subs	r4, #1
 800b178:	e7eb      	b.n	800b152 <quorem+0xe4>
 800b17a:	2000      	movs	r0, #0
 800b17c:	e7ee      	b.n	800b15c <quorem+0xee>
	...

0800b180 <_dtoa_r>:
 800b180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b184:	ed2d 8b04 	vpush	{d8-d9}
 800b188:	69c5      	ldr	r5, [r0, #28]
 800b18a:	b093      	sub	sp, #76	; 0x4c
 800b18c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b190:	ec57 6b10 	vmov	r6, r7, d0
 800b194:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b198:	9107      	str	r1, [sp, #28]
 800b19a:	4604      	mov	r4, r0
 800b19c:	920a      	str	r2, [sp, #40]	; 0x28
 800b19e:	930d      	str	r3, [sp, #52]	; 0x34
 800b1a0:	b975      	cbnz	r5, 800b1c0 <_dtoa_r+0x40>
 800b1a2:	2010      	movs	r0, #16
 800b1a4:	f000 fe2a 	bl	800bdfc <malloc>
 800b1a8:	4602      	mov	r2, r0
 800b1aa:	61e0      	str	r0, [r4, #28]
 800b1ac:	b920      	cbnz	r0, 800b1b8 <_dtoa_r+0x38>
 800b1ae:	4bae      	ldr	r3, [pc, #696]	; (800b468 <_dtoa_r+0x2e8>)
 800b1b0:	21ef      	movs	r1, #239	; 0xef
 800b1b2:	48ae      	ldr	r0, [pc, #696]	; (800b46c <_dtoa_r+0x2ec>)
 800b1b4:	f001 fce6 	bl	800cb84 <__assert_func>
 800b1b8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b1bc:	6005      	str	r5, [r0, #0]
 800b1be:	60c5      	str	r5, [r0, #12]
 800b1c0:	69e3      	ldr	r3, [r4, #28]
 800b1c2:	6819      	ldr	r1, [r3, #0]
 800b1c4:	b151      	cbz	r1, 800b1dc <_dtoa_r+0x5c>
 800b1c6:	685a      	ldr	r2, [r3, #4]
 800b1c8:	604a      	str	r2, [r1, #4]
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	4093      	lsls	r3, r2
 800b1ce:	608b      	str	r3, [r1, #8]
 800b1d0:	4620      	mov	r0, r4
 800b1d2:	f000 ff07 	bl	800bfe4 <_Bfree>
 800b1d6:	69e3      	ldr	r3, [r4, #28]
 800b1d8:	2200      	movs	r2, #0
 800b1da:	601a      	str	r2, [r3, #0]
 800b1dc:	1e3b      	subs	r3, r7, #0
 800b1de:	bfbb      	ittet	lt
 800b1e0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b1e4:	9303      	strlt	r3, [sp, #12]
 800b1e6:	2300      	movge	r3, #0
 800b1e8:	2201      	movlt	r2, #1
 800b1ea:	bfac      	ite	ge
 800b1ec:	f8c8 3000 	strge.w	r3, [r8]
 800b1f0:	f8c8 2000 	strlt.w	r2, [r8]
 800b1f4:	4b9e      	ldr	r3, [pc, #632]	; (800b470 <_dtoa_r+0x2f0>)
 800b1f6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b1fa:	ea33 0308 	bics.w	r3, r3, r8
 800b1fe:	d11b      	bne.n	800b238 <_dtoa_r+0xb8>
 800b200:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b202:	f242 730f 	movw	r3, #9999	; 0x270f
 800b206:	6013      	str	r3, [r2, #0]
 800b208:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b20c:	4333      	orrs	r3, r6
 800b20e:	f000 8593 	beq.w	800bd38 <_dtoa_r+0xbb8>
 800b212:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b214:	b963      	cbnz	r3, 800b230 <_dtoa_r+0xb0>
 800b216:	4b97      	ldr	r3, [pc, #604]	; (800b474 <_dtoa_r+0x2f4>)
 800b218:	e027      	b.n	800b26a <_dtoa_r+0xea>
 800b21a:	4b97      	ldr	r3, [pc, #604]	; (800b478 <_dtoa_r+0x2f8>)
 800b21c:	9300      	str	r3, [sp, #0]
 800b21e:	3308      	adds	r3, #8
 800b220:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b222:	6013      	str	r3, [r2, #0]
 800b224:	9800      	ldr	r0, [sp, #0]
 800b226:	b013      	add	sp, #76	; 0x4c
 800b228:	ecbd 8b04 	vpop	{d8-d9}
 800b22c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b230:	4b90      	ldr	r3, [pc, #576]	; (800b474 <_dtoa_r+0x2f4>)
 800b232:	9300      	str	r3, [sp, #0]
 800b234:	3303      	adds	r3, #3
 800b236:	e7f3      	b.n	800b220 <_dtoa_r+0xa0>
 800b238:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b23c:	2200      	movs	r2, #0
 800b23e:	ec51 0b17 	vmov	r0, r1, d7
 800b242:	eeb0 8a47 	vmov.f32	s16, s14
 800b246:	eef0 8a67 	vmov.f32	s17, s15
 800b24a:	2300      	movs	r3, #0
 800b24c:	f7f5 fc3c 	bl	8000ac8 <__aeabi_dcmpeq>
 800b250:	4681      	mov	r9, r0
 800b252:	b160      	cbz	r0, 800b26e <_dtoa_r+0xee>
 800b254:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b256:	2301      	movs	r3, #1
 800b258:	6013      	str	r3, [r2, #0]
 800b25a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	f000 8568 	beq.w	800bd32 <_dtoa_r+0xbb2>
 800b262:	4b86      	ldr	r3, [pc, #536]	; (800b47c <_dtoa_r+0x2fc>)
 800b264:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b266:	6013      	str	r3, [r2, #0]
 800b268:	3b01      	subs	r3, #1
 800b26a:	9300      	str	r3, [sp, #0]
 800b26c:	e7da      	b.n	800b224 <_dtoa_r+0xa4>
 800b26e:	aa10      	add	r2, sp, #64	; 0x40
 800b270:	a911      	add	r1, sp, #68	; 0x44
 800b272:	4620      	mov	r0, r4
 800b274:	eeb0 0a48 	vmov.f32	s0, s16
 800b278:	eef0 0a68 	vmov.f32	s1, s17
 800b27c:	f001 f994 	bl	800c5a8 <__d2b>
 800b280:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b284:	4682      	mov	sl, r0
 800b286:	2d00      	cmp	r5, #0
 800b288:	d07f      	beq.n	800b38a <_dtoa_r+0x20a>
 800b28a:	ee18 3a90 	vmov	r3, s17
 800b28e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b292:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b296:	ec51 0b18 	vmov	r0, r1, d8
 800b29a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b29e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b2a2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800b2a6:	4619      	mov	r1, r3
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	4b75      	ldr	r3, [pc, #468]	; (800b480 <_dtoa_r+0x300>)
 800b2ac:	f7f4 ffec 	bl	8000288 <__aeabi_dsub>
 800b2b0:	a367      	add	r3, pc, #412	; (adr r3, 800b450 <_dtoa_r+0x2d0>)
 800b2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2b6:	f7f5 f99f 	bl	80005f8 <__aeabi_dmul>
 800b2ba:	a367      	add	r3, pc, #412	; (adr r3, 800b458 <_dtoa_r+0x2d8>)
 800b2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c0:	f7f4 ffe4 	bl	800028c <__adddf3>
 800b2c4:	4606      	mov	r6, r0
 800b2c6:	4628      	mov	r0, r5
 800b2c8:	460f      	mov	r7, r1
 800b2ca:	f7f5 f92b 	bl	8000524 <__aeabi_i2d>
 800b2ce:	a364      	add	r3, pc, #400	; (adr r3, 800b460 <_dtoa_r+0x2e0>)
 800b2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d4:	f7f5 f990 	bl	80005f8 <__aeabi_dmul>
 800b2d8:	4602      	mov	r2, r0
 800b2da:	460b      	mov	r3, r1
 800b2dc:	4630      	mov	r0, r6
 800b2de:	4639      	mov	r1, r7
 800b2e0:	f7f4 ffd4 	bl	800028c <__adddf3>
 800b2e4:	4606      	mov	r6, r0
 800b2e6:	460f      	mov	r7, r1
 800b2e8:	f7f5 fc36 	bl	8000b58 <__aeabi_d2iz>
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	4683      	mov	fp, r0
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	4639      	mov	r1, r7
 800b2f6:	f7f5 fbf1 	bl	8000adc <__aeabi_dcmplt>
 800b2fa:	b148      	cbz	r0, 800b310 <_dtoa_r+0x190>
 800b2fc:	4658      	mov	r0, fp
 800b2fe:	f7f5 f911 	bl	8000524 <__aeabi_i2d>
 800b302:	4632      	mov	r2, r6
 800b304:	463b      	mov	r3, r7
 800b306:	f7f5 fbdf 	bl	8000ac8 <__aeabi_dcmpeq>
 800b30a:	b908      	cbnz	r0, 800b310 <_dtoa_r+0x190>
 800b30c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b310:	f1bb 0f16 	cmp.w	fp, #22
 800b314:	d857      	bhi.n	800b3c6 <_dtoa_r+0x246>
 800b316:	4b5b      	ldr	r3, [pc, #364]	; (800b484 <_dtoa_r+0x304>)
 800b318:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b31c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b320:	ec51 0b18 	vmov	r0, r1, d8
 800b324:	f7f5 fbda 	bl	8000adc <__aeabi_dcmplt>
 800b328:	2800      	cmp	r0, #0
 800b32a:	d04e      	beq.n	800b3ca <_dtoa_r+0x24a>
 800b32c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b330:	2300      	movs	r3, #0
 800b332:	930c      	str	r3, [sp, #48]	; 0x30
 800b334:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b336:	1b5b      	subs	r3, r3, r5
 800b338:	1e5a      	subs	r2, r3, #1
 800b33a:	bf45      	ittet	mi
 800b33c:	f1c3 0301 	rsbmi	r3, r3, #1
 800b340:	9305      	strmi	r3, [sp, #20]
 800b342:	2300      	movpl	r3, #0
 800b344:	2300      	movmi	r3, #0
 800b346:	9206      	str	r2, [sp, #24]
 800b348:	bf54      	ite	pl
 800b34a:	9305      	strpl	r3, [sp, #20]
 800b34c:	9306      	strmi	r3, [sp, #24]
 800b34e:	f1bb 0f00 	cmp.w	fp, #0
 800b352:	db3c      	blt.n	800b3ce <_dtoa_r+0x24e>
 800b354:	9b06      	ldr	r3, [sp, #24]
 800b356:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b35a:	445b      	add	r3, fp
 800b35c:	9306      	str	r3, [sp, #24]
 800b35e:	2300      	movs	r3, #0
 800b360:	9308      	str	r3, [sp, #32]
 800b362:	9b07      	ldr	r3, [sp, #28]
 800b364:	2b09      	cmp	r3, #9
 800b366:	d868      	bhi.n	800b43a <_dtoa_r+0x2ba>
 800b368:	2b05      	cmp	r3, #5
 800b36a:	bfc4      	itt	gt
 800b36c:	3b04      	subgt	r3, #4
 800b36e:	9307      	strgt	r3, [sp, #28]
 800b370:	9b07      	ldr	r3, [sp, #28]
 800b372:	f1a3 0302 	sub.w	r3, r3, #2
 800b376:	bfcc      	ite	gt
 800b378:	2500      	movgt	r5, #0
 800b37a:	2501      	movle	r5, #1
 800b37c:	2b03      	cmp	r3, #3
 800b37e:	f200 8085 	bhi.w	800b48c <_dtoa_r+0x30c>
 800b382:	e8df f003 	tbb	[pc, r3]
 800b386:	3b2e      	.short	0x3b2e
 800b388:	5839      	.short	0x5839
 800b38a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b38e:	441d      	add	r5, r3
 800b390:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b394:	2b20      	cmp	r3, #32
 800b396:	bfc1      	itttt	gt
 800b398:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b39c:	fa08 f803 	lslgt.w	r8, r8, r3
 800b3a0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800b3a4:	fa26 f303 	lsrgt.w	r3, r6, r3
 800b3a8:	bfd6      	itet	le
 800b3aa:	f1c3 0320 	rsble	r3, r3, #32
 800b3ae:	ea48 0003 	orrgt.w	r0, r8, r3
 800b3b2:	fa06 f003 	lslle.w	r0, r6, r3
 800b3b6:	f7f5 f8a5 	bl	8000504 <__aeabi_ui2d>
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800b3c0:	3d01      	subs	r5, #1
 800b3c2:	920e      	str	r2, [sp, #56]	; 0x38
 800b3c4:	e76f      	b.n	800b2a6 <_dtoa_r+0x126>
 800b3c6:	2301      	movs	r3, #1
 800b3c8:	e7b3      	b.n	800b332 <_dtoa_r+0x1b2>
 800b3ca:	900c      	str	r0, [sp, #48]	; 0x30
 800b3cc:	e7b2      	b.n	800b334 <_dtoa_r+0x1b4>
 800b3ce:	9b05      	ldr	r3, [sp, #20]
 800b3d0:	eba3 030b 	sub.w	r3, r3, fp
 800b3d4:	9305      	str	r3, [sp, #20]
 800b3d6:	f1cb 0300 	rsb	r3, fp, #0
 800b3da:	9308      	str	r3, [sp, #32]
 800b3dc:	2300      	movs	r3, #0
 800b3de:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3e0:	e7bf      	b.n	800b362 <_dtoa_r+0x1e2>
 800b3e2:	2300      	movs	r3, #0
 800b3e4:	9309      	str	r3, [sp, #36]	; 0x24
 800b3e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	dc52      	bgt.n	800b492 <_dtoa_r+0x312>
 800b3ec:	2301      	movs	r3, #1
 800b3ee:	9301      	str	r3, [sp, #4]
 800b3f0:	9304      	str	r3, [sp, #16]
 800b3f2:	461a      	mov	r2, r3
 800b3f4:	920a      	str	r2, [sp, #40]	; 0x28
 800b3f6:	e00b      	b.n	800b410 <_dtoa_r+0x290>
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	e7f3      	b.n	800b3e4 <_dtoa_r+0x264>
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	9309      	str	r3, [sp, #36]	; 0x24
 800b400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b402:	445b      	add	r3, fp
 800b404:	9301      	str	r3, [sp, #4]
 800b406:	3301      	adds	r3, #1
 800b408:	2b01      	cmp	r3, #1
 800b40a:	9304      	str	r3, [sp, #16]
 800b40c:	bfb8      	it	lt
 800b40e:	2301      	movlt	r3, #1
 800b410:	69e0      	ldr	r0, [r4, #28]
 800b412:	2100      	movs	r1, #0
 800b414:	2204      	movs	r2, #4
 800b416:	f102 0614 	add.w	r6, r2, #20
 800b41a:	429e      	cmp	r6, r3
 800b41c:	d93d      	bls.n	800b49a <_dtoa_r+0x31a>
 800b41e:	6041      	str	r1, [r0, #4]
 800b420:	4620      	mov	r0, r4
 800b422:	f000 fd9f 	bl	800bf64 <_Balloc>
 800b426:	9000      	str	r0, [sp, #0]
 800b428:	2800      	cmp	r0, #0
 800b42a:	d139      	bne.n	800b4a0 <_dtoa_r+0x320>
 800b42c:	4b16      	ldr	r3, [pc, #88]	; (800b488 <_dtoa_r+0x308>)
 800b42e:	4602      	mov	r2, r0
 800b430:	f240 11af 	movw	r1, #431	; 0x1af
 800b434:	e6bd      	b.n	800b1b2 <_dtoa_r+0x32>
 800b436:	2301      	movs	r3, #1
 800b438:	e7e1      	b.n	800b3fe <_dtoa_r+0x27e>
 800b43a:	2501      	movs	r5, #1
 800b43c:	2300      	movs	r3, #0
 800b43e:	9307      	str	r3, [sp, #28]
 800b440:	9509      	str	r5, [sp, #36]	; 0x24
 800b442:	f04f 33ff 	mov.w	r3, #4294967295
 800b446:	9301      	str	r3, [sp, #4]
 800b448:	9304      	str	r3, [sp, #16]
 800b44a:	2200      	movs	r2, #0
 800b44c:	2312      	movs	r3, #18
 800b44e:	e7d1      	b.n	800b3f4 <_dtoa_r+0x274>
 800b450:	636f4361 	.word	0x636f4361
 800b454:	3fd287a7 	.word	0x3fd287a7
 800b458:	8b60c8b3 	.word	0x8b60c8b3
 800b45c:	3fc68a28 	.word	0x3fc68a28
 800b460:	509f79fb 	.word	0x509f79fb
 800b464:	3fd34413 	.word	0x3fd34413
 800b468:	0800d8e9 	.word	0x0800d8e9
 800b46c:	0800d900 	.word	0x0800d900
 800b470:	7ff00000 	.word	0x7ff00000
 800b474:	0800d8e5 	.word	0x0800d8e5
 800b478:	0800d8dc 	.word	0x0800d8dc
 800b47c:	0800d8b9 	.word	0x0800d8b9
 800b480:	3ff80000 	.word	0x3ff80000
 800b484:	0800d9f0 	.word	0x0800d9f0
 800b488:	0800d958 	.word	0x0800d958
 800b48c:	2301      	movs	r3, #1
 800b48e:	9309      	str	r3, [sp, #36]	; 0x24
 800b490:	e7d7      	b.n	800b442 <_dtoa_r+0x2c2>
 800b492:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b494:	9301      	str	r3, [sp, #4]
 800b496:	9304      	str	r3, [sp, #16]
 800b498:	e7ba      	b.n	800b410 <_dtoa_r+0x290>
 800b49a:	3101      	adds	r1, #1
 800b49c:	0052      	lsls	r2, r2, #1
 800b49e:	e7ba      	b.n	800b416 <_dtoa_r+0x296>
 800b4a0:	69e3      	ldr	r3, [r4, #28]
 800b4a2:	9a00      	ldr	r2, [sp, #0]
 800b4a4:	601a      	str	r2, [r3, #0]
 800b4a6:	9b04      	ldr	r3, [sp, #16]
 800b4a8:	2b0e      	cmp	r3, #14
 800b4aa:	f200 80a8 	bhi.w	800b5fe <_dtoa_r+0x47e>
 800b4ae:	2d00      	cmp	r5, #0
 800b4b0:	f000 80a5 	beq.w	800b5fe <_dtoa_r+0x47e>
 800b4b4:	f1bb 0f00 	cmp.w	fp, #0
 800b4b8:	dd38      	ble.n	800b52c <_dtoa_r+0x3ac>
 800b4ba:	4bc0      	ldr	r3, [pc, #768]	; (800b7bc <_dtoa_r+0x63c>)
 800b4bc:	f00b 020f 	and.w	r2, fp, #15
 800b4c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4c4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b4c8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800b4cc:	ea4f 182b 	mov.w	r8, fp, asr #4
 800b4d0:	d019      	beq.n	800b506 <_dtoa_r+0x386>
 800b4d2:	4bbb      	ldr	r3, [pc, #748]	; (800b7c0 <_dtoa_r+0x640>)
 800b4d4:	ec51 0b18 	vmov	r0, r1, d8
 800b4d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b4dc:	f7f5 f9b6 	bl	800084c <__aeabi_ddiv>
 800b4e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b4e4:	f008 080f 	and.w	r8, r8, #15
 800b4e8:	2503      	movs	r5, #3
 800b4ea:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800b7c0 <_dtoa_r+0x640>
 800b4ee:	f1b8 0f00 	cmp.w	r8, #0
 800b4f2:	d10a      	bne.n	800b50a <_dtoa_r+0x38a>
 800b4f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4f8:	4632      	mov	r2, r6
 800b4fa:	463b      	mov	r3, r7
 800b4fc:	f7f5 f9a6 	bl	800084c <__aeabi_ddiv>
 800b500:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b504:	e02b      	b.n	800b55e <_dtoa_r+0x3de>
 800b506:	2502      	movs	r5, #2
 800b508:	e7ef      	b.n	800b4ea <_dtoa_r+0x36a>
 800b50a:	f018 0f01 	tst.w	r8, #1
 800b50e:	d008      	beq.n	800b522 <_dtoa_r+0x3a2>
 800b510:	4630      	mov	r0, r6
 800b512:	4639      	mov	r1, r7
 800b514:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b518:	f7f5 f86e 	bl	80005f8 <__aeabi_dmul>
 800b51c:	3501      	adds	r5, #1
 800b51e:	4606      	mov	r6, r0
 800b520:	460f      	mov	r7, r1
 800b522:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b526:	f109 0908 	add.w	r9, r9, #8
 800b52a:	e7e0      	b.n	800b4ee <_dtoa_r+0x36e>
 800b52c:	f000 809f 	beq.w	800b66e <_dtoa_r+0x4ee>
 800b530:	f1cb 0600 	rsb	r6, fp, #0
 800b534:	4ba1      	ldr	r3, [pc, #644]	; (800b7bc <_dtoa_r+0x63c>)
 800b536:	4fa2      	ldr	r7, [pc, #648]	; (800b7c0 <_dtoa_r+0x640>)
 800b538:	f006 020f 	and.w	r2, r6, #15
 800b53c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b544:	ec51 0b18 	vmov	r0, r1, d8
 800b548:	f7f5 f856 	bl	80005f8 <__aeabi_dmul>
 800b54c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b550:	1136      	asrs	r6, r6, #4
 800b552:	2300      	movs	r3, #0
 800b554:	2502      	movs	r5, #2
 800b556:	2e00      	cmp	r6, #0
 800b558:	d17e      	bne.n	800b658 <_dtoa_r+0x4d8>
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d1d0      	bne.n	800b500 <_dtoa_r+0x380>
 800b55e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b560:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b564:	2b00      	cmp	r3, #0
 800b566:	f000 8084 	beq.w	800b672 <_dtoa_r+0x4f2>
 800b56a:	4b96      	ldr	r3, [pc, #600]	; (800b7c4 <_dtoa_r+0x644>)
 800b56c:	2200      	movs	r2, #0
 800b56e:	4640      	mov	r0, r8
 800b570:	4649      	mov	r1, r9
 800b572:	f7f5 fab3 	bl	8000adc <__aeabi_dcmplt>
 800b576:	2800      	cmp	r0, #0
 800b578:	d07b      	beq.n	800b672 <_dtoa_r+0x4f2>
 800b57a:	9b04      	ldr	r3, [sp, #16]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d078      	beq.n	800b672 <_dtoa_r+0x4f2>
 800b580:	9b01      	ldr	r3, [sp, #4]
 800b582:	2b00      	cmp	r3, #0
 800b584:	dd39      	ble.n	800b5fa <_dtoa_r+0x47a>
 800b586:	4b90      	ldr	r3, [pc, #576]	; (800b7c8 <_dtoa_r+0x648>)
 800b588:	2200      	movs	r2, #0
 800b58a:	4640      	mov	r0, r8
 800b58c:	4649      	mov	r1, r9
 800b58e:	f7f5 f833 	bl	80005f8 <__aeabi_dmul>
 800b592:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b596:	9e01      	ldr	r6, [sp, #4]
 800b598:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b59c:	3501      	adds	r5, #1
 800b59e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	f7f4 ffbe 	bl	8000524 <__aeabi_i2d>
 800b5a8:	4642      	mov	r2, r8
 800b5aa:	464b      	mov	r3, r9
 800b5ac:	f7f5 f824 	bl	80005f8 <__aeabi_dmul>
 800b5b0:	4b86      	ldr	r3, [pc, #536]	; (800b7cc <_dtoa_r+0x64c>)
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	f7f4 fe6a 	bl	800028c <__adddf3>
 800b5b8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800b5bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b5c0:	9303      	str	r3, [sp, #12]
 800b5c2:	2e00      	cmp	r6, #0
 800b5c4:	d158      	bne.n	800b678 <_dtoa_r+0x4f8>
 800b5c6:	4b82      	ldr	r3, [pc, #520]	; (800b7d0 <_dtoa_r+0x650>)
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	4640      	mov	r0, r8
 800b5cc:	4649      	mov	r1, r9
 800b5ce:	f7f4 fe5b 	bl	8000288 <__aeabi_dsub>
 800b5d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b5d6:	4680      	mov	r8, r0
 800b5d8:	4689      	mov	r9, r1
 800b5da:	f7f5 fa9d 	bl	8000b18 <__aeabi_dcmpgt>
 800b5de:	2800      	cmp	r0, #0
 800b5e0:	f040 8296 	bne.w	800bb10 <_dtoa_r+0x990>
 800b5e4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800b5e8:	4640      	mov	r0, r8
 800b5ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b5ee:	4649      	mov	r1, r9
 800b5f0:	f7f5 fa74 	bl	8000adc <__aeabi_dcmplt>
 800b5f4:	2800      	cmp	r0, #0
 800b5f6:	f040 8289 	bne.w	800bb0c <_dtoa_r+0x98c>
 800b5fa:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b5fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b600:	2b00      	cmp	r3, #0
 800b602:	f2c0 814e 	blt.w	800b8a2 <_dtoa_r+0x722>
 800b606:	f1bb 0f0e 	cmp.w	fp, #14
 800b60a:	f300 814a 	bgt.w	800b8a2 <_dtoa_r+0x722>
 800b60e:	4b6b      	ldr	r3, [pc, #428]	; (800b7bc <_dtoa_r+0x63c>)
 800b610:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b614:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	f280 80dc 	bge.w	800b7d8 <_dtoa_r+0x658>
 800b620:	9b04      	ldr	r3, [sp, #16]
 800b622:	2b00      	cmp	r3, #0
 800b624:	f300 80d8 	bgt.w	800b7d8 <_dtoa_r+0x658>
 800b628:	f040 826f 	bne.w	800bb0a <_dtoa_r+0x98a>
 800b62c:	4b68      	ldr	r3, [pc, #416]	; (800b7d0 <_dtoa_r+0x650>)
 800b62e:	2200      	movs	r2, #0
 800b630:	4640      	mov	r0, r8
 800b632:	4649      	mov	r1, r9
 800b634:	f7f4 ffe0 	bl	80005f8 <__aeabi_dmul>
 800b638:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b63c:	f7f5 fa62 	bl	8000b04 <__aeabi_dcmpge>
 800b640:	9e04      	ldr	r6, [sp, #16]
 800b642:	4637      	mov	r7, r6
 800b644:	2800      	cmp	r0, #0
 800b646:	f040 8245 	bne.w	800bad4 <_dtoa_r+0x954>
 800b64a:	9d00      	ldr	r5, [sp, #0]
 800b64c:	2331      	movs	r3, #49	; 0x31
 800b64e:	f805 3b01 	strb.w	r3, [r5], #1
 800b652:	f10b 0b01 	add.w	fp, fp, #1
 800b656:	e241      	b.n	800badc <_dtoa_r+0x95c>
 800b658:	07f2      	lsls	r2, r6, #31
 800b65a:	d505      	bpl.n	800b668 <_dtoa_r+0x4e8>
 800b65c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b660:	f7f4 ffca 	bl	80005f8 <__aeabi_dmul>
 800b664:	3501      	adds	r5, #1
 800b666:	2301      	movs	r3, #1
 800b668:	1076      	asrs	r6, r6, #1
 800b66a:	3708      	adds	r7, #8
 800b66c:	e773      	b.n	800b556 <_dtoa_r+0x3d6>
 800b66e:	2502      	movs	r5, #2
 800b670:	e775      	b.n	800b55e <_dtoa_r+0x3de>
 800b672:	9e04      	ldr	r6, [sp, #16]
 800b674:	465f      	mov	r7, fp
 800b676:	e792      	b.n	800b59e <_dtoa_r+0x41e>
 800b678:	9900      	ldr	r1, [sp, #0]
 800b67a:	4b50      	ldr	r3, [pc, #320]	; (800b7bc <_dtoa_r+0x63c>)
 800b67c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b680:	4431      	add	r1, r6
 800b682:	9102      	str	r1, [sp, #8]
 800b684:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b686:	eeb0 9a47 	vmov.f32	s18, s14
 800b68a:	eef0 9a67 	vmov.f32	s19, s15
 800b68e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b692:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b696:	2900      	cmp	r1, #0
 800b698:	d044      	beq.n	800b724 <_dtoa_r+0x5a4>
 800b69a:	494e      	ldr	r1, [pc, #312]	; (800b7d4 <_dtoa_r+0x654>)
 800b69c:	2000      	movs	r0, #0
 800b69e:	f7f5 f8d5 	bl	800084c <__aeabi_ddiv>
 800b6a2:	ec53 2b19 	vmov	r2, r3, d9
 800b6a6:	f7f4 fdef 	bl	8000288 <__aeabi_dsub>
 800b6aa:	9d00      	ldr	r5, [sp, #0]
 800b6ac:	ec41 0b19 	vmov	d9, r0, r1
 800b6b0:	4649      	mov	r1, r9
 800b6b2:	4640      	mov	r0, r8
 800b6b4:	f7f5 fa50 	bl	8000b58 <__aeabi_d2iz>
 800b6b8:	4606      	mov	r6, r0
 800b6ba:	f7f4 ff33 	bl	8000524 <__aeabi_i2d>
 800b6be:	4602      	mov	r2, r0
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	4640      	mov	r0, r8
 800b6c4:	4649      	mov	r1, r9
 800b6c6:	f7f4 fddf 	bl	8000288 <__aeabi_dsub>
 800b6ca:	3630      	adds	r6, #48	; 0x30
 800b6cc:	f805 6b01 	strb.w	r6, [r5], #1
 800b6d0:	ec53 2b19 	vmov	r2, r3, d9
 800b6d4:	4680      	mov	r8, r0
 800b6d6:	4689      	mov	r9, r1
 800b6d8:	f7f5 fa00 	bl	8000adc <__aeabi_dcmplt>
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	d164      	bne.n	800b7aa <_dtoa_r+0x62a>
 800b6e0:	4642      	mov	r2, r8
 800b6e2:	464b      	mov	r3, r9
 800b6e4:	4937      	ldr	r1, [pc, #220]	; (800b7c4 <_dtoa_r+0x644>)
 800b6e6:	2000      	movs	r0, #0
 800b6e8:	f7f4 fdce 	bl	8000288 <__aeabi_dsub>
 800b6ec:	ec53 2b19 	vmov	r2, r3, d9
 800b6f0:	f7f5 f9f4 	bl	8000adc <__aeabi_dcmplt>
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	f040 80b6 	bne.w	800b866 <_dtoa_r+0x6e6>
 800b6fa:	9b02      	ldr	r3, [sp, #8]
 800b6fc:	429d      	cmp	r5, r3
 800b6fe:	f43f af7c 	beq.w	800b5fa <_dtoa_r+0x47a>
 800b702:	4b31      	ldr	r3, [pc, #196]	; (800b7c8 <_dtoa_r+0x648>)
 800b704:	ec51 0b19 	vmov	r0, r1, d9
 800b708:	2200      	movs	r2, #0
 800b70a:	f7f4 ff75 	bl	80005f8 <__aeabi_dmul>
 800b70e:	4b2e      	ldr	r3, [pc, #184]	; (800b7c8 <_dtoa_r+0x648>)
 800b710:	ec41 0b19 	vmov	d9, r0, r1
 800b714:	2200      	movs	r2, #0
 800b716:	4640      	mov	r0, r8
 800b718:	4649      	mov	r1, r9
 800b71a:	f7f4 ff6d 	bl	80005f8 <__aeabi_dmul>
 800b71e:	4680      	mov	r8, r0
 800b720:	4689      	mov	r9, r1
 800b722:	e7c5      	b.n	800b6b0 <_dtoa_r+0x530>
 800b724:	ec51 0b17 	vmov	r0, r1, d7
 800b728:	f7f4 ff66 	bl	80005f8 <__aeabi_dmul>
 800b72c:	9b02      	ldr	r3, [sp, #8]
 800b72e:	9d00      	ldr	r5, [sp, #0]
 800b730:	930f      	str	r3, [sp, #60]	; 0x3c
 800b732:	ec41 0b19 	vmov	d9, r0, r1
 800b736:	4649      	mov	r1, r9
 800b738:	4640      	mov	r0, r8
 800b73a:	f7f5 fa0d 	bl	8000b58 <__aeabi_d2iz>
 800b73e:	4606      	mov	r6, r0
 800b740:	f7f4 fef0 	bl	8000524 <__aeabi_i2d>
 800b744:	3630      	adds	r6, #48	; 0x30
 800b746:	4602      	mov	r2, r0
 800b748:	460b      	mov	r3, r1
 800b74a:	4640      	mov	r0, r8
 800b74c:	4649      	mov	r1, r9
 800b74e:	f7f4 fd9b 	bl	8000288 <__aeabi_dsub>
 800b752:	f805 6b01 	strb.w	r6, [r5], #1
 800b756:	9b02      	ldr	r3, [sp, #8]
 800b758:	429d      	cmp	r5, r3
 800b75a:	4680      	mov	r8, r0
 800b75c:	4689      	mov	r9, r1
 800b75e:	f04f 0200 	mov.w	r2, #0
 800b762:	d124      	bne.n	800b7ae <_dtoa_r+0x62e>
 800b764:	4b1b      	ldr	r3, [pc, #108]	; (800b7d4 <_dtoa_r+0x654>)
 800b766:	ec51 0b19 	vmov	r0, r1, d9
 800b76a:	f7f4 fd8f 	bl	800028c <__adddf3>
 800b76e:	4602      	mov	r2, r0
 800b770:	460b      	mov	r3, r1
 800b772:	4640      	mov	r0, r8
 800b774:	4649      	mov	r1, r9
 800b776:	f7f5 f9cf 	bl	8000b18 <__aeabi_dcmpgt>
 800b77a:	2800      	cmp	r0, #0
 800b77c:	d173      	bne.n	800b866 <_dtoa_r+0x6e6>
 800b77e:	ec53 2b19 	vmov	r2, r3, d9
 800b782:	4914      	ldr	r1, [pc, #80]	; (800b7d4 <_dtoa_r+0x654>)
 800b784:	2000      	movs	r0, #0
 800b786:	f7f4 fd7f 	bl	8000288 <__aeabi_dsub>
 800b78a:	4602      	mov	r2, r0
 800b78c:	460b      	mov	r3, r1
 800b78e:	4640      	mov	r0, r8
 800b790:	4649      	mov	r1, r9
 800b792:	f7f5 f9a3 	bl	8000adc <__aeabi_dcmplt>
 800b796:	2800      	cmp	r0, #0
 800b798:	f43f af2f 	beq.w	800b5fa <_dtoa_r+0x47a>
 800b79c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b79e:	1e6b      	subs	r3, r5, #1
 800b7a0:	930f      	str	r3, [sp, #60]	; 0x3c
 800b7a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b7a6:	2b30      	cmp	r3, #48	; 0x30
 800b7a8:	d0f8      	beq.n	800b79c <_dtoa_r+0x61c>
 800b7aa:	46bb      	mov	fp, r7
 800b7ac:	e04a      	b.n	800b844 <_dtoa_r+0x6c4>
 800b7ae:	4b06      	ldr	r3, [pc, #24]	; (800b7c8 <_dtoa_r+0x648>)
 800b7b0:	f7f4 ff22 	bl	80005f8 <__aeabi_dmul>
 800b7b4:	4680      	mov	r8, r0
 800b7b6:	4689      	mov	r9, r1
 800b7b8:	e7bd      	b.n	800b736 <_dtoa_r+0x5b6>
 800b7ba:	bf00      	nop
 800b7bc:	0800d9f0 	.word	0x0800d9f0
 800b7c0:	0800d9c8 	.word	0x0800d9c8
 800b7c4:	3ff00000 	.word	0x3ff00000
 800b7c8:	40240000 	.word	0x40240000
 800b7cc:	401c0000 	.word	0x401c0000
 800b7d0:	40140000 	.word	0x40140000
 800b7d4:	3fe00000 	.word	0x3fe00000
 800b7d8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800b7dc:	9d00      	ldr	r5, [sp, #0]
 800b7de:	4642      	mov	r2, r8
 800b7e0:	464b      	mov	r3, r9
 800b7e2:	4630      	mov	r0, r6
 800b7e4:	4639      	mov	r1, r7
 800b7e6:	f7f5 f831 	bl	800084c <__aeabi_ddiv>
 800b7ea:	f7f5 f9b5 	bl	8000b58 <__aeabi_d2iz>
 800b7ee:	9001      	str	r0, [sp, #4]
 800b7f0:	f7f4 fe98 	bl	8000524 <__aeabi_i2d>
 800b7f4:	4642      	mov	r2, r8
 800b7f6:	464b      	mov	r3, r9
 800b7f8:	f7f4 fefe 	bl	80005f8 <__aeabi_dmul>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	460b      	mov	r3, r1
 800b800:	4630      	mov	r0, r6
 800b802:	4639      	mov	r1, r7
 800b804:	f7f4 fd40 	bl	8000288 <__aeabi_dsub>
 800b808:	9e01      	ldr	r6, [sp, #4]
 800b80a:	9f04      	ldr	r7, [sp, #16]
 800b80c:	3630      	adds	r6, #48	; 0x30
 800b80e:	f805 6b01 	strb.w	r6, [r5], #1
 800b812:	9e00      	ldr	r6, [sp, #0]
 800b814:	1bae      	subs	r6, r5, r6
 800b816:	42b7      	cmp	r7, r6
 800b818:	4602      	mov	r2, r0
 800b81a:	460b      	mov	r3, r1
 800b81c:	d134      	bne.n	800b888 <_dtoa_r+0x708>
 800b81e:	f7f4 fd35 	bl	800028c <__adddf3>
 800b822:	4642      	mov	r2, r8
 800b824:	464b      	mov	r3, r9
 800b826:	4606      	mov	r6, r0
 800b828:	460f      	mov	r7, r1
 800b82a:	f7f5 f975 	bl	8000b18 <__aeabi_dcmpgt>
 800b82e:	b9c8      	cbnz	r0, 800b864 <_dtoa_r+0x6e4>
 800b830:	4642      	mov	r2, r8
 800b832:	464b      	mov	r3, r9
 800b834:	4630      	mov	r0, r6
 800b836:	4639      	mov	r1, r7
 800b838:	f7f5 f946 	bl	8000ac8 <__aeabi_dcmpeq>
 800b83c:	b110      	cbz	r0, 800b844 <_dtoa_r+0x6c4>
 800b83e:	9b01      	ldr	r3, [sp, #4]
 800b840:	07db      	lsls	r3, r3, #31
 800b842:	d40f      	bmi.n	800b864 <_dtoa_r+0x6e4>
 800b844:	4651      	mov	r1, sl
 800b846:	4620      	mov	r0, r4
 800b848:	f000 fbcc 	bl	800bfe4 <_Bfree>
 800b84c:	2300      	movs	r3, #0
 800b84e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b850:	702b      	strb	r3, [r5, #0]
 800b852:	f10b 0301 	add.w	r3, fp, #1
 800b856:	6013      	str	r3, [r2, #0]
 800b858:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	f43f ace2 	beq.w	800b224 <_dtoa_r+0xa4>
 800b860:	601d      	str	r5, [r3, #0]
 800b862:	e4df      	b.n	800b224 <_dtoa_r+0xa4>
 800b864:	465f      	mov	r7, fp
 800b866:	462b      	mov	r3, r5
 800b868:	461d      	mov	r5, r3
 800b86a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b86e:	2a39      	cmp	r2, #57	; 0x39
 800b870:	d106      	bne.n	800b880 <_dtoa_r+0x700>
 800b872:	9a00      	ldr	r2, [sp, #0]
 800b874:	429a      	cmp	r2, r3
 800b876:	d1f7      	bne.n	800b868 <_dtoa_r+0x6e8>
 800b878:	9900      	ldr	r1, [sp, #0]
 800b87a:	2230      	movs	r2, #48	; 0x30
 800b87c:	3701      	adds	r7, #1
 800b87e:	700a      	strb	r2, [r1, #0]
 800b880:	781a      	ldrb	r2, [r3, #0]
 800b882:	3201      	adds	r2, #1
 800b884:	701a      	strb	r2, [r3, #0]
 800b886:	e790      	b.n	800b7aa <_dtoa_r+0x62a>
 800b888:	4ba3      	ldr	r3, [pc, #652]	; (800bb18 <_dtoa_r+0x998>)
 800b88a:	2200      	movs	r2, #0
 800b88c:	f7f4 feb4 	bl	80005f8 <__aeabi_dmul>
 800b890:	2200      	movs	r2, #0
 800b892:	2300      	movs	r3, #0
 800b894:	4606      	mov	r6, r0
 800b896:	460f      	mov	r7, r1
 800b898:	f7f5 f916 	bl	8000ac8 <__aeabi_dcmpeq>
 800b89c:	2800      	cmp	r0, #0
 800b89e:	d09e      	beq.n	800b7de <_dtoa_r+0x65e>
 800b8a0:	e7d0      	b.n	800b844 <_dtoa_r+0x6c4>
 800b8a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b8a4:	2a00      	cmp	r2, #0
 800b8a6:	f000 80ca 	beq.w	800ba3e <_dtoa_r+0x8be>
 800b8aa:	9a07      	ldr	r2, [sp, #28]
 800b8ac:	2a01      	cmp	r2, #1
 800b8ae:	f300 80ad 	bgt.w	800ba0c <_dtoa_r+0x88c>
 800b8b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b8b4:	2a00      	cmp	r2, #0
 800b8b6:	f000 80a5 	beq.w	800ba04 <_dtoa_r+0x884>
 800b8ba:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b8be:	9e08      	ldr	r6, [sp, #32]
 800b8c0:	9d05      	ldr	r5, [sp, #20]
 800b8c2:	9a05      	ldr	r2, [sp, #20]
 800b8c4:	441a      	add	r2, r3
 800b8c6:	9205      	str	r2, [sp, #20]
 800b8c8:	9a06      	ldr	r2, [sp, #24]
 800b8ca:	2101      	movs	r1, #1
 800b8cc:	441a      	add	r2, r3
 800b8ce:	4620      	mov	r0, r4
 800b8d0:	9206      	str	r2, [sp, #24]
 800b8d2:	f000 fc3d 	bl	800c150 <__i2b>
 800b8d6:	4607      	mov	r7, r0
 800b8d8:	b165      	cbz	r5, 800b8f4 <_dtoa_r+0x774>
 800b8da:	9b06      	ldr	r3, [sp, #24]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	dd09      	ble.n	800b8f4 <_dtoa_r+0x774>
 800b8e0:	42ab      	cmp	r3, r5
 800b8e2:	9a05      	ldr	r2, [sp, #20]
 800b8e4:	bfa8      	it	ge
 800b8e6:	462b      	movge	r3, r5
 800b8e8:	1ad2      	subs	r2, r2, r3
 800b8ea:	9205      	str	r2, [sp, #20]
 800b8ec:	9a06      	ldr	r2, [sp, #24]
 800b8ee:	1aed      	subs	r5, r5, r3
 800b8f0:	1ad3      	subs	r3, r2, r3
 800b8f2:	9306      	str	r3, [sp, #24]
 800b8f4:	9b08      	ldr	r3, [sp, #32]
 800b8f6:	b1f3      	cbz	r3, 800b936 <_dtoa_r+0x7b6>
 800b8f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	f000 80a3 	beq.w	800ba46 <_dtoa_r+0x8c6>
 800b900:	2e00      	cmp	r6, #0
 800b902:	dd10      	ble.n	800b926 <_dtoa_r+0x7a6>
 800b904:	4639      	mov	r1, r7
 800b906:	4632      	mov	r2, r6
 800b908:	4620      	mov	r0, r4
 800b90a:	f000 fce1 	bl	800c2d0 <__pow5mult>
 800b90e:	4652      	mov	r2, sl
 800b910:	4601      	mov	r1, r0
 800b912:	4607      	mov	r7, r0
 800b914:	4620      	mov	r0, r4
 800b916:	f000 fc31 	bl	800c17c <__multiply>
 800b91a:	4651      	mov	r1, sl
 800b91c:	4680      	mov	r8, r0
 800b91e:	4620      	mov	r0, r4
 800b920:	f000 fb60 	bl	800bfe4 <_Bfree>
 800b924:	46c2      	mov	sl, r8
 800b926:	9b08      	ldr	r3, [sp, #32]
 800b928:	1b9a      	subs	r2, r3, r6
 800b92a:	d004      	beq.n	800b936 <_dtoa_r+0x7b6>
 800b92c:	4651      	mov	r1, sl
 800b92e:	4620      	mov	r0, r4
 800b930:	f000 fcce 	bl	800c2d0 <__pow5mult>
 800b934:	4682      	mov	sl, r0
 800b936:	2101      	movs	r1, #1
 800b938:	4620      	mov	r0, r4
 800b93a:	f000 fc09 	bl	800c150 <__i2b>
 800b93e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b940:	2b00      	cmp	r3, #0
 800b942:	4606      	mov	r6, r0
 800b944:	f340 8081 	ble.w	800ba4a <_dtoa_r+0x8ca>
 800b948:	461a      	mov	r2, r3
 800b94a:	4601      	mov	r1, r0
 800b94c:	4620      	mov	r0, r4
 800b94e:	f000 fcbf 	bl	800c2d0 <__pow5mult>
 800b952:	9b07      	ldr	r3, [sp, #28]
 800b954:	2b01      	cmp	r3, #1
 800b956:	4606      	mov	r6, r0
 800b958:	dd7a      	ble.n	800ba50 <_dtoa_r+0x8d0>
 800b95a:	f04f 0800 	mov.w	r8, #0
 800b95e:	6933      	ldr	r3, [r6, #16]
 800b960:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b964:	6918      	ldr	r0, [r3, #16]
 800b966:	f000 fba5 	bl	800c0b4 <__hi0bits>
 800b96a:	f1c0 0020 	rsb	r0, r0, #32
 800b96e:	9b06      	ldr	r3, [sp, #24]
 800b970:	4418      	add	r0, r3
 800b972:	f010 001f 	ands.w	r0, r0, #31
 800b976:	f000 8094 	beq.w	800baa2 <_dtoa_r+0x922>
 800b97a:	f1c0 0320 	rsb	r3, r0, #32
 800b97e:	2b04      	cmp	r3, #4
 800b980:	f340 8085 	ble.w	800ba8e <_dtoa_r+0x90e>
 800b984:	9b05      	ldr	r3, [sp, #20]
 800b986:	f1c0 001c 	rsb	r0, r0, #28
 800b98a:	4403      	add	r3, r0
 800b98c:	9305      	str	r3, [sp, #20]
 800b98e:	9b06      	ldr	r3, [sp, #24]
 800b990:	4403      	add	r3, r0
 800b992:	4405      	add	r5, r0
 800b994:	9306      	str	r3, [sp, #24]
 800b996:	9b05      	ldr	r3, [sp, #20]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	dd05      	ble.n	800b9a8 <_dtoa_r+0x828>
 800b99c:	4651      	mov	r1, sl
 800b99e:	461a      	mov	r2, r3
 800b9a0:	4620      	mov	r0, r4
 800b9a2:	f000 fcef 	bl	800c384 <__lshift>
 800b9a6:	4682      	mov	sl, r0
 800b9a8:	9b06      	ldr	r3, [sp, #24]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	dd05      	ble.n	800b9ba <_dtoa_r+0x83a>
 800b9ae:	4631      	mov	r1, r6
 800b9b0:	461a      	mov	r2, r3
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	f000 fce6 	bl	800c384 <__lshift>
 800b9b8:	4606      	mov	r6, r0
 800b9ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d072      	beq.n	800baa6 <_dtoa_r+0x926>
 800b9c0:	4631      	mov	r1, r6
 800b9c2:	4650      	mov	r0, sl
 800b9c4:	f000 fd4a 	bl	800c45c <__mcmp>
 800b9c8:	2800      	cmp	r0, #0
 800b9ca:	da6c      	bge.n	800baa6 <_dtoa_r+0x926>
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	4651      	mov	r1, sl
 800b9d0:	220a      	movs	r2, #10
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	f000 fb28 	bl	800c028 <__multadd>
 800b9d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9da:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b9de:	4682      	mov	sl, r0
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	f000 81b0 	beq.w	800bd46 <_dtoa_r+0xbc6>
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	4639      	mov	r1, r7
 800b9ea:	220a      	movs	r2, #10
 800b9ec:	4620      	mov	r0, r4
 800b9ee:	f000 fb1b 	bl	800c028 <__multadd>
 800b9f2:	9b01      	ldr	r3, [sp, #4]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	4607      	mov	r7, r0
 800b9f8:	f300 8096 	bgt.w	800bb28 <_dtoa_r+0x9a8>
 800b9fc:	9b07      	ldr	r3, [sp, #28]
 800b9fe:	2b02      	cmp	r3, #2
 800ba00:	dc59      	bgt.n	800bab6 <_dtoa_r+0x936>
 800ba02:	e091      	b.n	800bb28 <_dtoa_r+0x9a8>
 800ba04:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba06:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ba0a:	e758      	b.n	800b8be <_dtoa_r+0x73e>
 800ba0c:	9b04      	ldr	r3, [sp, #16]
 800ba0e:	1e5e      	subs	r6, r3, #1
 800ba10:	9b08      	ldr	r3, [sp, #32]
 800ba12:	42b3      	cmp	r3, r6
 800ba14:	bfbf      	itttt	lt
 800ba16:	9b08      	ldrlt	r3, [sp, #32]
 800ba18:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ba1a:	9608      	strlt	r6, [sp, #32]
 800ba1c:	1af3      	sublt	r3, r6, r3
 800ba1e:	bfb4      	ite	lt
 800ba20:	18d2      	addlt	r2, r2, r3
 800ba22:	1b9e      	subge	r6, r3, r6
 800ba24:	9b04      	ldr	r3, [sp, #16]
 800ba26:	bfbc      	itt	lt
 800ba28:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ba2a:	2600      	movlt	r6, #0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	bfb7      	itett	lt
 800ba30:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ba34:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ba38:	1a9d      	sublt	r5, r3, r2
 800ba3a:	2300      	movlt	r3, #0
 800ba3c:	e741      	b.n	800b8c2 <_dtoa_r+0x742>
 800ba3e:	9e08      	ldr	r6, [sp, #32]
 800ba40:	9d05      	ldr	r5, [sp, #20]
 800ba42:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ba44:	e748      	b.n	800b8d8 <_dtoa_r+0x758>
 800ba46:	9a08      	ldr	r2, [sp, #32]
 800ba48:	e770      	b.n	800b92c <_dtoa_r+0x7ac>
 800ba4a:	9b07      	ldr	r3, [sp, #28]
 800ba4c:	2b01      	cmp	r3, #1
 800ba4e:	dc19      	bgt.n	800ba84 <_dtoa_r+0x904>
 800ba50:	9b02      	ldr	r3, [sp, #8]
 800ba52:	b9bb      	cbnz	r3, 800ba84 <_dtoa_r+0x904>
 800ba54:	9b03      	ldr	r3, [sp, #12]
 800ba56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba5a:	b99b      	cbnz	r3, 800ba84 <_dtoa_r+0x904>
 800ba5c:	9b03      	ldr	r3, [sp, #12]
 800ba5e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ba62:	0d1b      	lsrs	r3, r3, #20
 800ba64:	051b      	lsls	r3, r3, #20
 800ba66:	b183      	cbz	r3, 800ba8a <_dtoa_r+0x90a>
 800ba68:	9b05      	ldr	r3, [sp, #20]
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	9305      	str	r3, [sp, #20]
 800ba6e:	9b06      	ldr	r3, [sp, #24]
 800ba70:	3301      	adds	r3, #1
 800ba72:	9306      	str	r3, [sp, #24]
 800ba74:	f04f 0801 	mov.w	r8, #1
 800ba78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	f47f af6f 	bne.w	800b95e <_dtoa_r+0x7de>
 800ba80:	2001      	movs	r0, #1
 800ba82:	e774      	b.n	800b96e <_dtoa_r+0x7ee>
 800ba84:	f04f 0800 	mov.w	r8, #0
 800ba88:	e7f6      	b.n	800ba78 <_dtoa_r+0x8f8>
 800ba8a:	4698      	mov	r8, r3
 800ba8c:	e7f4      	b.n	800ba78 <_dtoa_r+0x8f8>
 800ba8e:	d082      	beq.n	800b996 <_dtoa_r+0x816>
 800ba90:	9a05      	ldr	r2, [sp, #20]
 800ba92:	331c      	adds	r3, #28
 800ba94:	441a      	add	r2, r3
 800ba96:	9205      	str	r2, [sp, #20]
 800ba98:	9a06      	ldr	r2, [sp, #24]
 800ba9a:	441a      	add	r2, r3
 800ba9c:	441d      	add	r5, r3
 800ba9e:	9206      	str	r2, [sp, #24]
 800baa0:	e779      	b.n	800b996 <_dtoa_r+0x816>
 800baa2:	4603      	mov	r3, r0
 800baa4:	e7f4      	b.n	800ba90 <_dtoa_r+0x910>
 800baa6:	9b04      	ldr	r3, [sp, #16]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	dc37      	bgt.n	800bb1c <_dtoa_r+0x99c>
 800baac:	9b07      	ldr	r3, [sp, #28]
 800baae:	2b02      	cmp	r3, #2
 800bab0:	dd34      	ble.n	800bb1c <_dtoa_r+0x99c>
 800bab2:	9b04      	ldr	r3, [sp, #16]
 800bab4:	9301      	str	r3, [sp, #4]
 800bab6:	9b01      	ldr	r3, [sp, #4]
 800bab8:	b963      	cbnz	r3, 800bad4 <_dtoa_r+0x954>
 800baba:	4631      	mov	r1, r6
 800babc:	2205      	movs	r2, #5
 800babe:	4620      	mov	r0, r4
 800bac0:	f000 fab2 	bl	800c028 <__multadd>
 800bac4:	4601      	mov	r1, r0
 800bac6:	4606      	mov	r6, r0
 800bac8:	4650      	mov	r0, sl
 800baca:	f000 fcc7 	bl	800c45c <__mcmp>
 800bace:	2800      	cmp	r0, #0
 800bad0:	f73f adbb 	bgt.w	800b64a <_dtoa_r+0x4ca>
 800bad4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bad6:	9d00      	ldr	r5, [sp, #0]
 800bad8:	ea6f 0b03 	mvn.w	fp, r3
 800badc:	f04f 0800 	mov.w	r8, #0
 800bae0:	4631      	mov	r1, r6
 800bae2:	4620      	mov	r0, r4
 800bae4:	f000 fa7e 	bl	800bfe4 <_Bfree>
 800bae8:	2f00      	cmp	r7, #0
 800baea:	f43f aeab 	beq.w	800b844 <_dtoa_r+0x6c4>
 800baee:	f1b8 0f00 	cmp.w	r8, #0
 800baf2:	d005      	beq.n	800bb00 <_dtoa_r+0x980>
 800baf4:	45b8      	cmp	r8, r7
 800baf6:	d003      	beq.n	800bb00 <_dtoa_r+0x980>
 800baf8:	4641      	mov	r1, r8
 800bafa:	4620      	mov	r0, r4
 800bafc:	f000 fa72 	bl	800bfe4 <_Bfree>
 800bb00:	4639      	mov	r1, r7
 800bb02:	4620      	mov	r0, r4
 800bb04:	f000 fa6e 	bl	800bfe4 <_Bfree>
 800bb08:	e69c      	b.n	800b844 <_dtoa_r+0x6c4>
 800bb0a:	2600      	movs	r6, #0
 800bb0c:	4637      	mov	r7, r6
 800bb0e:	e7e1      	b.n	800bad4 <_dtoa_r+0x954>
 800bb10:	46bb      	mov	fp, r7
 800bb12:	4637      	mov	r7, r6
 800bb14:	e599      	b.n	800b64a <_dtoa_r+0x4ca>
 800bb16:	bf00      	nop
 800bb18:	40240000 	.word	0x40240000
 800bb1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	f000 80c8 	beq.w	800bcb4 <_dtoa_r+0xb34>
 800bb24:	9b04      	ldr	r3, [sp, #16]
 800bb26:	9301      	str	r3, [sp, #4]
 800bb28:	2d00      	cmp	r5, #0
 800bb2a:	dd05      	ble.n	800bb38 <_dtoa_r+0x9b8>
 800bb2c:	4639      	mov	r1, r7
 800bb2e:	462a      	mov	r2, r5
 800bb30:	4620      	mov	r0, r4
 800bb32:	f000 fc27 	bl	800c384 <__lshift>
 800bb36:	4607      	mov	r7, r0
 800bb38:	f1b8 0f00 	cmp.w	r8, #0
 800bb3c:	d05b      	beq.n	800bbf6 <_dtoa_r+0xa76>
 800bb3e:	6879      	ldr	r1, [r7, #4]
 800bb40:	4620      	mov	r0, r4
 800bb42:	f000 fa0f 	bl	800bf64 <_Balloc>
 800bb46:	4605      	mov	r5, r0
 800bb48:	b928      	cbnz	r0, 800bb56 <_dtoa_r+0x9d6>
 800bb4a:	4b83      	ldr	r3, [pc, #524]	; (800bd58 <_dtoa_r+0xbd8>)
 800bb4c:	4602      	mov	r2, r0
 800bb4e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800bb52:	f7ff bb2e 	b.w	800b1b2 <_dtoa_r+0x32>
 800bb56:	693a      	ldr	r2, [r7, #16]
 800bb58:	3202      	adds	r2, #2
 800bb5a:	0092      	lsls	r2, r2, #2
 800bb5c:	f107 010c 	add.w	r1, r7, #12
 800bb60:	300c      	adds	r0, #12
 800bb62:	f001 f801 	bl	800cb68 <memcpy>
 800bb66:	2201      	movs	r2, #1
 800bb68:	4629      	mov	r1, r5
 800bb6a:	4620      	mov	r0, r4
 800bb6c:	f000 fc0a 	bl	800c384 <__lshift>
 800bb70:	9b00      	ldr	r3, [sp, #0]
 800bb72:	3301      	adds	r3, #1
 800bb74:	9304      	str	r3, [sp, #16]
 800bb76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb7a:	4413      	add	r3, r2
 800bb7c:	9308      	str	r3, [sp, #32]
 800bb7e:	9b02      	ldr	r3, [sp, #8]
 800bb80:	f003 0301 	and.w	r3, r3, #1
 800bb84:	46b8      	mov	r8, r7
 800bb86:	9306      	str	r3, [sp, #24]
 800bb88:	4607      	mov	r7, r0
 800bb8a:	9b04      	ldr	r3, [sp, #16]
 800bb8c:	4631      	mov	r1, r6
 800bb8e:	3b01      	subs	r3, #1
 800bb90:	4650      	mov	r0, sl
 800bb92:	9301      	str	r3, [sp, #4]
 800bb94:	f7ff fa6b 	bl	800b06e <quorem>
 800bb98:	4641      	mov	r1, r8
 800bb9a:	9002      	str	r0, [sp, #8]
 800bb9c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bba0:	4650      	mov	r0, sl
 800bba2:	f000 fc5b 	bl	800c45c <__mcmp>
 800bba6:	463a      	mov	r2, r7
 800bba8:	9005      	str	r0, [sp, #20]
 800bbaa:	4631      	mov	r1, r6
 800bbac:	4620      	mov	r0, r4
 800bbae:	f000 fc71 	bl	800c494 <__mdiff>
 800bbb2:	68c2      	ldr	r2, [r0, #12]
 800bbb4:	4605      	mov	r5, r0
 800bbb6:	bb02      	cbnz	r2, 800bbfa <_dtoa_r+0xa7a>
 800bbb8:	4601      	mov	r1, r0
 800bbba:	4650      	mov	r0, sl
 800bbbc:	f000 fc4e 	bl	800c45c <__mcmp>
 800bbc0:	4602      	mov	r2, r0
 800bbc2:	4629      	mov	r1, r5
 800bbc4:	4620      	mov	r0, r4
 800bbc6:	9209      	str	r2, [sp, #36]	; 0x24
 800bbc8:	f000 fa0c 	bl	800bfe4 <_Bfree>
 800bbcc:	9b07      	ldr	r3, [sp, #28]
 800bbce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbd0:	9d04      	ldr	r5, [sp, #16]
 800bbd2:	ea43 0102 	orr.w	r1, r3, r2
 800bbd6:	9b06      	ldr	r3, [sp, #24]
 800bbd8:	4319      	orrs	r1, r3
 800bbda:	d110      	bne.n	800bbfe <_dtoa_r+0xa7e>
 800bbdc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bbe0:	d029      	beq.n	800bc36 <_dtoa_r+0xab6>
 800bbe2:	9b05      	ldr	r3, [sp, #20]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	dd02      	ble.n	800bbee <_dtoa_r+0xa6e>
 800bbe8:	9b02      	ldr	r3, [sp, #8]
 800bbea:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800bbee:	9b01      	ldr	r3, [sp, #4]
 800bbf0:	f883 9000 	strb.w	r9, [r3]
 800bbf4:	e774      	b.n	800bae0 <_dtoa_r+0x960>
 800bbf6:	4638      	mov	r0, r7
 800bbf8:	e7ba      	b.n	800bb70 <_dtoa_r+0x9f0>
 800bbfa:	2201      	movs	r2, #1
 800bbfc:	e7e1      	b.n	800bbc2 <_dtoa_r+0xa42>
 800bbfe:	9b05      	ldr	r3, [sp, #20]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	db04      	blt.n	800bc0e <_dtoa_r+0xa8e>
 800bc04:	9907      	ldr	r1, [sp, #28]
 800bc06:	430b      	orrs	r3, r1
 800bc08:	9906      	ldr	r1, [sp, #24]
 800bc0a:	430b      	orrs	r3, r1
 800bc0c:	d120      	bne.n	800bc50 <_dtoa_r+0xad0>
 800bc0e:	2a00      	cmp	r2, #0
 800bc10:	dded      	ble.n	800bbee <_dtoa_r+0xa6e>
 800bc12:	4651      	mov	r1, sl
 800bc14:	2201      	movs	r2, #1
 800bc16:	4620      	mov	r0, r4
 800bc18:	f000 fbb4 	bl	800c384 <__lshift>
 800bc1c:	4631      	mov	r1, r6
 800bc1e:	4682      	mov	sl, r0
 800bc20:	f000 fc1c 	bl	800c45c <__mcmp>
 800bc24:	2800      	cmp	r0, #0
 800bc26:	dc03      	bgt.n	800bc30 <_dtoa_r+0xab0>
 800bc28:	d1e1      	bne.n	800bbee <_dtoa_r+0xa6e>
 800bc2a:	f019 0f01 	tst.w	r9, #1
 800bc2e:	d0de      	beq.n	800bbee <_dtoa_r+0xa6e>
 800bc30:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bc34:	d1d8      	bne.n	800bbe8 <_dtoa_r+0xa68>
 800bc36:	9a01      	ldr	r2, [sp, #4]
 800bc38:	2339      	movs	r3, #57	; 0x39
 800bc3a:	7013      	strb	r3, [r2, #0]
 800bc3c:	462b      	mov	r3, r5
 800bc3e:	461d      	mov	r5, r3
 800bc40:	3b01      	subs	r3, #1
 800bc42:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bc46:	2a39      	cmp	r2, #57	; 0x39
 800bc48:	d06c      	beq.n	800bd24 <_dtoa_r+0xba4>
 800bc4a:	3201      	adds	r2, #1
 800bc4c:	701a      	strb	r2, [r3, #0]
 800bc4e:	e747      	b.n	800bae0 <_dtoa_r+0x960>
 800bc50:	2a00      	cmp	r2, #0
 800bc52:	dd07      	ble.n	800bc64 <_dtoa_r+0xae4>
 800bc54:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bc58:	d0ed      	beq.n	800bc36 <_dtoa_r+0xab6>
 800bc5a:	9a01      	ldr	r2, [sp, #4]
 800bc5c:	f109 0301 	add.w	r3, r9, #1
 800bc60:	7013      	strb	r3, [r2, #0]
 800bc62:	e73d      	b.n	800bae0 <_dtoa_r+0x960>
 800bc64:	9b04      	ldr	r3, [sp, #16]
 800bc66:	9a08      	ldr	r2, [sp, #32]
 800bc68:	f803 9c01 	strb.w	r9, [r3, #-1]
 800bc6c:	4293      	cmp	r3, r2
 800bc6e:	d043      	beq.n	800bcf8 <_dtoa_r+0xb78>
 800bc70:	4651      	mov	r1, sl
 800bc72:	2300      	movs	r3, #0
 800bc74:	220a      	movs	r2, #10
 800bc76:	4620      	mov	r0, r4
 800bc78:	f000 f9d6 	bl	800c028 <__multadd>
 800bc7c:	45b8      	cmp	r8, r7
 800bc7e:	4682      	mov	sl, r0
 800bc80:	f04f 0300 	mov.w	r3, #0
 800bc84:	f04f 020a 	mov.w	r2, #10
 800bc88:	4641      	mov	r1, r8
 800bc8a:	4620      	mov	r0, r4
 800bc8c:	d107      	bne.n	800bc9e <_dtoa_r+0xb1e>
 800bc8e:	f000 f9cb 	bl	800c028 <__multadd>
 800bc92:	4680      	mov	r8, r0
 800bc94:	4607      	mov	r7, r0
 800bc96:	9b04      	ldr	r3, [sp, #16]
 800bc98:	3301      	adds	r3, #1
 800bc9a:	9304      	str	r3, [sp, #16]
 800bc9c:	e775      	b.n	800bb8a <_dtoa_r+0xa0a>
 800bc9e:	f000 f9c3 	bl	800c028 <__multadd>
 800bca2:	4639      	mov	r1, r7
 800bca4:	4680      	mov	r8, r0
 800bca6:	2300      	movs	r3, #0
 800bca8:	220a      	movs	r2, #10
 800bcaa:	4620      	mov	r0, r4
 800bcac:	f000 f9bc 	bl	800c028 <__multadd>
 800bcb0:	4607      	mov	r7, r0
 800bcb2:	e7f0      	b.n	800bc96 <_dtoa_r+0xb16>
 800bcb4:	9b04      	ldr	r3, [sp, #16]
 800bcb6:	9301      	str	r3, [sp, #4]
 800bcb8:	9d00      	ldr	r5, [sp, #0]
 800bcba:	4631      	mov	r1, r6
 800bcbc:	4650      	mov	r0, sl
 800bcbe:	f7ff f9d6 	bl	800b06e <quorem>
 800bcc2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800bcc6:	9b00      	ldr	r3, [sp, #0]
 800bcc8:	f805 9b01 	strb.w	r9, [r5], #1
 800bccc:	1aea      	subs	r2, r5, r3
 800bcce:	9b01      	ldr	r3, [sp, #4]
 800bcd0:	4293      	cmp	r3, r2
 800bcd2:	dd07      	ble.n	800bce4 <_dtoa_r+0xb64>
 800bcd4:	4651      	mov	r1, sl
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	220a      	movs	r2, #10
 800bcda:	4620      	mov	r0, r4
 800bcdc:	f000 f9a4 	bl	800c028 <__multadd>
 800bce0:	4682      	mov	sl, r0
 800bce2:	e7ea      	b.n	800bcba <_dtoa_r+0xb3a>
 800bce4:	9b01      	ldr	r3, [sp, #4]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	bfc8      	it	gt
 800bcea:	461d      	movgt	r5, r3
 800bcec:	9b00      	ldr	r3, [sp, #0]
 800bcee:	bfd8      	it	le
 800bcf0:	2501      	movle	r5, #1
 800bcf2:	441d      	add	r5, r3
 800bcf4:	f04f 0800 	mov.w	r8, #0
 800bcf8:	4651      	mov	r1, sl
 800bcfa:	2201      	movs	r2, #1
 800bcfc:	4620      	mov	r0, r4
 800bcfe:	f000 fb41 	bl	800c384 <__lshift>
 800bd02:	4631      	mov	r1, r6
 800bd04:	4682      	mov	sl, r0
 800bd06:	f000 fba9 	bl	800c45c <__mcmp>
 800bd0a:	2800      	cmp	r0, #0
 800bd0c:	dc96      	bgt.n	800bc3c <_dtoa_r+0xabc>
 800bd0e:	d102      	bne.n	800bd16 <_dtoa_r+0xb96>
 800bd10:	f019 0f01 	tst.w	r9, #1
 800bd14:	d192      	bne.n	800bc3c <_dtoa_r+0xabc>
 800bd16:	462b      	mov	r3, r5
 800bd18:	461d      	mov	r5, r3
 800bd1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd1e:	2a30      	cmp	r2, #48	; 0x30
 800bd20:	d0fa      	beq.n	800bd18 <_dtoa_r+0xb98>
 800bd22:	e6dd      	b.n	800bae0 <_dtoa_r+0x960>
 800bd24:	9a00      	ldr	r2, [sp, #0]
 800bd26:	429a      	cmp	r2, r3
 800bd28:	d189      	bne.n	800bc3e <_dtoa_r+0xabe>
 800bd2a:	f10b 0b01 	add.w	fp, fp, #1
 800bd2e:	2331      	movs	r3, #49	; 0x31
 800bd30:	e796      	b.n	800bc60 <_dtoa_r+0xae0>
 800bd32:	4b0a      	ldr	r3, [pc, #40]	; (800bd5c <_dtoa_r+0xbdc>)
 800bd34:	f7ff ba99 	b.w	800b26a <_dtoa_r+0xea>
 800bd38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	f47f aa6d 	bne.w	800b21a <_dtoa_r+0x9a>
 800bd40:	4b07      	ldr	r3, [pc, #28]	; (800bd60 <_dtoa_r+0xbe0>)
 800bd42:	f7ff ba92 	b.w	800b26a <_dtoa_r+0xea>
 800bd46:	9b01      	ldr	r3, [sp, #4]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	dcb5      	bgt.n	800bcb8 <_dtoa_r+0xb38>
 800bd4c:	9b07      	ldr	r3, [sp, #28]
 800bd4e:	2b02      	cmp	r3, #2
 800bd50:	f73f aeb1 	bgt.w	800bab6 <_dtoa_r+0x936>
 800bd54:	e7b0      	b.n	800bcb8 <_dtoa_r+0xb38>
 800bd56:	bf00      	nop
 800bd58:	0800d958 	.word	0x0800d958
 800bd5c:	0800d8b8 	.word	0x0800d8b8
 800bd60:	0800d8dc 	.word	0x0800d8dc

0800bd64 <_free_r>:
 800bd64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bd66:	2900      	cmp	r1, #0
 800bd68:	d044      	beq.n	800bdf4 <_free_r+0x90>
 800bd6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd6e:	9001      	str	r0, [sp, #4]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	f1a1 0404 	sub.w	r4, r1, #4
 800bd76:	bfb8      	it	lt
 800bd78:	18e4      	addlt	r4, r4, r3
 800bd7a:	f000 f8e7 	bl	800bf4c <__malloc_lock>
 800bd7e:	4a1e      	ldr	r2, [pc, #120]	; (800bdf8 <_free_r+0x94>)
 800bd80:	9801      	ldr	r0, [sp, #4]
 800bd82:	6813      	ldr	r3, [r2, #0]
 800bd84:	b933      	cbnz	r3, 800bd94 <_free_r+0x30>
 800bd86:	6063      	str	r3, [r4, #4]
 800bd88:	6014      	str	r4, [r2, #0]
 800bd8a:	b003      	add	sp, #12
 800bd8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bd90:	f000 b8e2 	b.w	800bf58 <__malloc_unlock>
 800bd94:	42a3      	cmp	r3, r4
 800bd96:	d908      	bls.n	800bdaa <_free_r+0x46>
 800bd98:	6825      	ldr	r5, [r4, #0]
 800bd9a:	1961      	adds	r1, r4, r5
 800bd9c:	428b      	cmp	r3, r1
 800bd9e:	bf01      	itttt	eq
 800bda0:	6819      	ldreq	r1, [r3, #0]
 800bda2:	685b      	ldreq	r3, [r3, #4]
 800bda4:	1949      	addeq	r1, r1, r5
 800bda6:	6021      	streq	r1, [r4, #0]
 800bda8:	e7ed      	b.n	800bd86 <_free_r+0x22>
 800bdaa:	461a      	mov	r2, r3
 800bdac:	685b      	ldr	r3, [r3, #4]
 800bdae:	b10b      	cbz	r3, 800bdb4 <_free_r+0x50>
 800bdb0:	42a3      	cmp	r3, r4
 800bdb2:	d9fa      	bls.n	800bdaa <_free_r+0x46>
 800bdb4:	6811      	ldr	r1, [r2, #0]
 800bdb6:	1855      	adds	r5, r2, r1
 800bdb8:	42a5      	cmp	r5, r4
 800bdba:	d10b      	bne.n	800bdd4 <_free_r+0x70>
 800bdbc:	6824      	ldr	r4, [r4, #0]
 800bdbe:	4421      	add	r1, r4
 800bdc0:	1854      	adds	r4, r2, r1
 800bdc2:	42a3      	cmp	r3, r4
 800bdc4:	6011      	str	r1, [r2, #0]
 800bdc6:	d1e0      	bne.n	800bd8a <_free_r+0x26>
 800bdc8:	681c      	ldr	r4, [r3, #0]
 800bdca:	685b      	ldr	r3, [r3, #4]
 800bdcc:	6053      	str	r3, [r2, #4]
 800bdce:	440c      	add	r4, r1
 800bdd0:	6014      	str	r4, [r2, #0]
 800bdd2:	e7da      	b.n	800bd8a <_free_r+0x26>
 800bdd4:	d902      	bls.n	800bddc <_free_r+0x78>
 800bdd6:	230c      	movs	r3, #12
 800bdd8:	6003      	str	r3, [r0, #0]
 800bdda:	e7d6      	b.n	800bd8a <_free_r+0x26>
 800bddc:	6825      	ldr	r5, [r4, #0]
 800bdde:	1961      	adds	r1, r4, r5
 800bde0:	428b      	cmp	r3, r1
 800bde2:	bf04      	itt	eq
 800bde4:	6819      	ldreq	r1, [r3, #0]
 800bde6:	685b      	ldreq	r3, [r3, #4]
 800bde8:	6063      	str	r3, [r4, #4]
 800bdea:	bf04      	itt	eq
 800bdec:	1949      	addeq	r1, r1, r5
 800bdee:	6021      	streq	r1, [r4, #0]
 800bdf0:	6054      	str	r4, [r2, #4]
 800bdf2:	e7ca      	b.n	800bd8a <_free_r+0x26>
 800bdf4:	b003      	add	sp, #12
 800bdf6:	bd30      	pop	{r4, r5, pc}
 800bdf8:	20002868 	.word	0x20002868

0800bdfc <malloc>:
 800bdfc:	4b02      	ldr	r3, [pc, #8]	; (800be08 <malloc+0xc>)
 800bdfe:	4601      	mov	r1, r0
 800be00:	6818      	ldr	r0, [r3, #0]
 800be02:	f000 b823 	b.w	800be4c <_malloc_r>
 800be06:	bf00      	nop
 800be08:	200000e4 	.word	0x200000e4

0800be0c <sbrk_aligned>:
 800be0c:	b570      	push	{r4, r5, r6, lr}
 800be0e:	4e0e      	ldr	r6, [pc, #56]	; (800be48 <sbrk_aligned+0x3c>)
 800be10:	460c      	mov	r4, r1
 800be12:	6831      	ldr	r1, [r6, #0]
 800be14:	4605      	mov	r5, r0
 800be16:	b911      	cbnz	r1, 800be1e <sbrk_aligned+0x12>
 800be18:	f000 fe96 	bl	800cb48 <_sbrk_r>
 800be1c:	6030      	str	r0, [r6, #0]
 800be1e:	4621      	mov	r1, r4
 800be20:	4628      	mov	r0, r5
 800be22:	f000 fe91 	bl	800cb48 <_sbrk_r>
 800be26:	1c43      	adds	r3, r0, #1
 800be28:	d00a      	beq.n	800be40 <sbrk_aligned+0x34>
 800be2a:	1cc4      	adds	r4, r0, #3
 800be2c:	f024 0403 	bic.w	r4, r4, #3
 800be30:	42a0      	cmp	r0, r4
 800be32:	d007      	beq.n	800be44 <sbrk_aligned+0x38>
 800be34:	1a21      	subs	r1, r4, r0
 800be36:	4628      	mov	r0, r5
 800be38:	f000 fe86 	bl	800cb48 <_sbrk_r>
 800be3c:	3001      	adds	r0, #1
 800be3e:	d101      	bne.n	800be44 <sbrk_aligned+0x38>
 800be40:	f04f 34ff 	mov.w	r4, #4294967295
 800be44:	4620      	mov	r0, r4
 800be46:	bd70      	pop	{r4, r5, r6, pc}
 800be48:	2000286c 	.word	0x2000286c

0800be4c <_malloc_r>:
 800be4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be50:	1ccd      	adds	r5, r1, #3
 800be52:	f025 0503 	bic.w	r5, r5, #3
 800be56:	3508      	adds	r5, #8
 800be58:	2d0c      	cmp	r5, #12
 800be5a:	bf38      	it	cc
 800be5c:	250c      	movcc	r5, #12
 800be5e:	2d00      	cmp	r5, #0
 800be60:	4607      	mov	r7, r0
 800be62:	db01      	blt.n	800be68 <_malloc_r+0x1c>
 800be64:	42a9      	cmp	r1, r5
 800be66:	d905      	bls.n	800be74 <_malloc_r+0x28>
 800be68:	230c      	movs	r3, #12
 800be6a:	603b      	str	r3, [r7, #0]
 800be6c:	2600      	movs	r6, #0
 800be6e:	4630      	mov	r0, r6
 800be70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be74:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bf48 <_malloc_r+0xfc>
 800be78:	f000 f868 	bl	800bf4c <__malloc_lock>
 800be7c:	f8d8 3000 	ldr.w	r3, [r8]
 800be80:	461c      	mov	r4, r3
 800be82:	bb5c      	cbnz	r4, 800bedc <_malloc_r+0x90>
 800be84:	4629      	mov	r1, r5
 800be86:	4638      	mov	r0, r7
 800be88:	f7ff ffc0 	bl	800be0c <sbrk_aligned>
 800be8c:	1c43      	adds	r3, r0, #1
 800be8e:	4604      	mov	r4, r0
 800be90:	d155      	bne.n	800bf3e <_malloc_r+0xf2>
 800be92:	f8d8 4000 	ldr.w	r4, [r8]
 800be96:	4626      	mov	r6, r4
 800be98:	2e00      	cmp	r6, #0
 800be9a:	d145      	bne.n	800bf28 <_malloc_r+0xdc>
 800be9c:	2c00      	cmp	r4, #0
 800be9e:	d048      	beq.n	800bf32 <_malloc_r+0xe6>
 800bea0:	6823      	ldr	r3, [r4, #0]
 800bea2:	4631      	mov	r1, r6
 800bea4:	4638      	mov	r0, r7
 800bea6:	eb04 0903 	add.w	r9, r4, r3
 800beaa:	f000 fe4d 	bl	800cb48 <_sbrk_r>
 800beae:	4581      	cmp	r9, r0
 800beb0:	d13f      	bne.n	800bf32 <_malloc_r+0xe6>
 800beb2:	6821      	ldr	r1, [r4, #0]
 800beb4:	1a6d      	subs	r5, r5, r1
 800beb6:	4629      	mov	r1, r5
 800beb8:	4638      	mov	r0, r7
 800beba:	f7ff ffa7 	bl	800be0c <sbrk_aligned>
 800bebe:	3001      	adds	r0, #1
 800bec0:	d037      	beq.n	800bf32 <_malloc_r+0xe6>
 800bec2:	6823      	ldr	r3, [r4, #0]
 800bec4:	442b      	add	r3, r5
 800bec6:	6023      	str	r3, [r4, #0]
 800bec8:	f8d8 3000 	ldr.w	r3, [r8]
 800becc:	2b00      	cmp	r3, #0
 800bece:	d038      	beq.n	800bf42 <_malloc_r+0xf6>
 800bed0:	685a      	ldr	r2, [r3, #4]
 800bed2:	42a2      	cmp	r2, r4
 800bed4:	d12b      	bne.n	800bf2e <_malloc_r+0xe2>
 800bed6:	2200      	movs	r2, #0
 800bed8:	605a      	str	r2, [r3, #4]
 800beda:	e00f      	b.n	800befc <_malloc_r+0xb0>
 800bedc:	6822      	ldr	r2, [r4, #0]
 800bede:	1b52      	subs	r2, r2, r5
 800bee0:	d41f      	bmi.n	800bf22 <_malloc_r+0xd6>
 800bee2:	2a0b      	cmp	r2, #11
 800bee4:	d917      	bls.n	800bf16 <_malloc_r+0xca>
 800bee6:	1961      	adds	r1, r4, r5
 800bee8:	42a3      	cmp	r3, r4
 800beea:	6025      	str	r5, [r4, #0]
 800beec:	bf18      	it	ne
 800beee:	6059      	strne	r1, [r3, #4]
 800bef0:	6863      	ldr	r3, [r4, #4]
 800bef2:	bf08      	it	eq
 800bef4:	f8c8 1000 	streq.w	r1, [r8]
 800bef8:	5162      	str	r2, [r4, r5]
 800befa:	604b      	str	r3, [r1, #4]
 800befc:	4638      	mov	r0, r7
 800befe:	f104 060b 	add.w	r6, r4, #11
 800bf02:	f000 f829 	bl	800bf58 <__malloc_unlock>
 800bf06:	f026 0607 	bic.w	r6, r6, #7
 800bf0a:	1d23      	adds	r3, r4, #4
 800bf0c:	1af2      	subs	r2, r6, r3
 800bf0e:	d0ae      	beq.n	800be6e <_malloc_r+0x22>
 800bf10:	1b9b      	subs	r3, r3, r6
 800bf12:	50a3      	str	r3, [r4, r2]
 800bf14:	e7ab      	b.n	800be6e <_malloc_r+0x22>
 800bf16:	42a3      	cmp	r3, r4
 800bf18:	6862      	ldr	r2, [r4, #4]
 800bf1a:	d1dd      	bne.n	800bed8 <_malloc_r+0x8c>
 800bf1c:	f8c8 2000 	str.w	r2, [r8]
 800bf20:	e7ec      	b.n	800befc <_malloc_r+0xb0>
 800bf22:	4623      	mov	r3, r4
 800bf24:	6864      	ldr	r4, [r4, #4]
 800bf26:	e7ac      	b.n	800be82 <_malloc_r+0x36>
 800bf28:	4634      	mov	r4, r6
 800bf2a:	6876      	ldr	r6, [r6, #4]
 800bf2c:	e7b4      	b.n	800be98 <_malloc_r+0x4c>
 800bf2e:	4613      	mov	r3, r2
 800bf30:	e7cc      	b.n	800becc <_malloc_r+0x80>
 800bf32:	230c      	movs	r3, #12
 800bf34:	603b      	str	r3, [r7, #0]
 800bf36:	4638      	mov	r0, r7
 800bf38:	f000 f80e 	bl	800bf58 <__malloc_unlock>
 800bf3c:	e797      	b.n	800be6e <_malloc_r+0x22>
 800bf3e:	6025      	str	r5, [r4, #0]
 800bf40:	e7dc      	b.n	800befc <_malloc_r+0xb0>
 800bf42:	605b      	str	r3, [r3, #4]
 800bf44:	deff      	udf	#255	; 0xff
 800bf46:	bf00      	nop
 800bf48:	20002868 	.word	0x20002868

0800bf4c <__malloc_lock>:
 800bf4c:	4801      	ldr	r0, [pc, #4]	; (800bf54 <__malloc_lock+0x8>)
 800bf4e:	f7ff b88c 	b.w	800b06a <__retarget_lock_acquire_recursive>
 800bf52:	bf00      	nop
 800bf54:	20002864 	.word	0x20002864

0800bf58 <__malloc_unlock>:
 800bf58:	4801      	ldr	r0, [pc, #4]	; (800bf60 <__malloc_unlock+0x8>)
 800bf5a:	f7ff b887 	b.w	800b06c <__retarget_lock_release_recursive>
 800bf5e:	bf00      	nop
 800bf60:	20002864 	.word	0x20002864

0800bf64 <_Balloc>:
 800bf64:	b570      	push	{r4, r5, r6, lr}
 800bf66:	69c6      	ldr	r6, [r0, #28]
 800bf68:	4604      	mov	r4, r0
 800bf6a:	460d      	mov	r5, r1
 800bf6c:	b976      	cbnz	r6, 800bf8c <_Balloc+0x28>
 800bf6e:	2010      	movs	r0, #16
 800bf70:	f7ff ff44 	bl	800bdfc <malloc>
 800bf74:	4602      	mov	r2, r0
 800bf76:	61e0      	str	r0, [r4, #28]
 800bf78:	b920      	cbnz	r0, 800bf84 <_Balloc+0x20>
 800bf7a:	4b18      	ldr	r3, [pc, #96]	; (800bfdc <_Balloc+0x78>)
 800bf7c:	4818      	ldr	r0, [pc, #96]	; (800bfe0 <_Balloc+0x7c>)
 800bf7e:	216b      	movs	r1, #107	; 0x6b
 800bf80:	f000 fe00 	bl	800cb84 <__assert_func>
 800bf84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bf88:	6006      	str	r6, [r0, #0]
 800bf8a:	60c6      	str	r6, [r0, #12]
 800bf8c:	69e6      	ldr	r6, [r4, #28]
 800bf8e:	68f3      	ldr	r3, [r6, #12]
 800bf90:	b183      	cbz	r3, 800bfb4 <_Balloc+0x50>
 800bf92:	69e3      	ldr	r3, [r4, #28]
 800bf94:	68db      	ldr	r3, [r3, #12]
 800bf96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bf9a:	b9b8      	cbnz	r0, 800bfcc <_Balloc+0x68>
 800bf9c:	2101      	movs	r1, #1
 800bf9e:	fa01 f605 	lsl.w	r6, r1, r5
 800bfa2:	1d72      	adds	r2, r6, #5
 800bfa4:	0092      	lsls	r2, r2, #2
 800bfa6:	4620      	mov	r0, r4
 800bfa8:	f000 fe0a 	bl	800cbc0 <_calloc_r>
 800bfac:	b160      	cbz	r0, 800bfc8 <_Balloc+0x64>
 800bfae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bfb2:	e00e      	b.n	800bfd2 <_Balloc+0x6e>
 800bfb4:	2221      	movs	r2, #33	; 0x21
 800bfb6:	2104      	movs	r1, #4
 800bfb8:	4620      	mov	r0, r4
 800bfba:	f000 fe01 	bl	800cbc0 <_calloc_r>
 800bfbe:	69e3      	ldr	r3, [r4, #28]
 800bfc0:	60f0      	str	r0, [r6, #12]
 800bfc2:	68db      	ldr	r3, [r3, #12]
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d1e4      	bne.n	800bf92 <_Balloc+0x2e>
 800bfc8:	2000      	movs	r0, #0
 800bfca:	bd70      	pop	{r4, r5, r6, pc}
 800bfcc:	6802      	ldr	r2, [r0, #0]
 800bfce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bfd8:	e7f7      	b.n	800bfca <_Balloc+0x66>
 800bfda:	bf00      	nop
 800bfdc:	0800d8e9 	.word	0x0800d8e9
 800bfe0:	0800d969 	.word	0x0800d969

0800bfe4 <_Bfree>:
 800bfe4:	b570      	push	{r4, r5, r6, lr}
 800bfe6:	69c6      	ldr	r6, [r0, #28]
 800bfe8:	4605      	mov	r5, r0
 800bfea:	460c      	mov	r4, r1
 800bfec:	b976      	cbnz	r6, 800c00c <_Bfree+0x28>
 800bfee:	2010      	movs	r0, #16
 800bff0:	f7ff ff04 	bl	800bdfc <malloc>
 800bff4:	4602      	mov	r2, r0
 800bff6:	61e8      	str	r0, [r5, #28]
 800bff8:	b920      	cbnz	r0, 800c004 <_Bfree+0x20>
 800bffa:	4b09      	ldr	r3, [pc, #36]	; (800c020 <_Bfree+0x3c>)
 800bffc:	4809      	ldr	r0, [pc, #36]	; (800c024 <_Bfree+0x40>)
 800bffe:	218f      	movs	r1, #143	; 0x8f
 800c000:	f000 fdc0 	bl	800cb84 <__assert_func>
 800c004:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c008:	6006      	str	r6, [r0, #0]
 800c00a:	60c6      	str	r6, [r0, #12]
 800c00c:	b13c      	cbz	r4, 800c01e <_Bfree+0x3a>
 800c00e:	69eb      	ldr	r3, [r5, #28]
 800c010:	6862      	ldr	r2, [r4, #4]
 800c012:	68db      	ldr	r3, [r3, #12]
 800c014:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c018:	6021      	str	r1, [r4, #0]
 800c01a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c01e:	bd70      	pop	{r4, r5, r6, pc}
 800c020:	0800d8e9 	.word	0x0800d8e9
 800c024:	0800d969 	.word	0x0800d969

0800c028 <__multadd>:
 800c028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c02c:	690d      	ldr	r5, [r1, #16]
 800c02e:	4607      	mov	r7, r0
 800c030:	460c      	mov	r4, r1
 800c032:	461e      	mov	r6, r3
 800c034:	f101 0c14 	add.w	ip, r1, #20
 800c038:	2000      	movs	r0, #0
 800c03a:	f8dc 3000 	ldr.w	r3, [ip]
 800c03e:	b299      	uxth	r1, r3
 800c040:	fb02 6101 	mla	r1, r2, r1, r6
 800c044:	0c1e      	lsrs	r6, r3, #16
 800c046:	0c0b      	lsrs	r3, r1, #16
 800c048:	fb02 3306 	mla	r3, r2, r6, r3
 800c04c:	b289      	uxth	r1, r1
 800c04e:	3001      	adds	r0, #1
 800c050:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c054:	4285      	cmp	r5, r0
 800c056:	f84c 1b04 	str.w	r1, [ip], #4
 800c05a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c05e:	dcec      	bgt.n	800c03a <__multadd+0x12>
 800c060:	b30e      	cbz	r6, 800c0a6 <__multadd+0x7e>
 800c062:	68a3      	ldr	r3, [r4, #8]
 800c064:	42ab      	cmp	r3, r5
 800c066:	dc19      	bgt.n	800c09c <__multadd+0x74>
 800c068:	6861      	ldr	r1, [r4, #4]
 800c06a:	4638      	mov	r0, r7
 800c06c:	3101      	adds	r1, #1
 800c06e:	f7ff ff79 	bl	800bf64 <_Balloc>
 800c072:	4680      	mov	r8, r0
 800c074:	b928      	cbnz	r0, 800c082 <__multadd+0x5a>
 800c076:	4602      	mov	r2, r0
 800c078:	4b0c      	ldr	r3, [pc, #48]	; (800c0ac <__multadd+0x84>)
 800c07a:	480d      	ldr	r0, [pc, #52]	; (800c0b0 <__multadd+0x88>)
 800c07c:	21ba      	movs	r1, #186	; 0xba
 800c07e:	f000 fd81 	bl	800cb84 <__assert_func>
 800c082:	6922      	ldr	r2, [r4, #16]
 800c084:	3202      	adds	r2, #2
 800c086:	f104 010c 	add.w	r1, r4, #12
 800c08a:	0092      	lsls	r2, r2, #2
 800c08c:	300c      	adds	r0, #12
 800c08e:	f000 fd6b 	bl	800cb68 <memcpy>
 800c092:	4621      	mov	r1, r4
 800c094:	4638      	mov	r0, r7
 800c096:	f7ff ffa5 	bl	800bfe4 <_Bfree>
 800c09a:	4644      	mov	r4, r8
 800c09c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c0a0:	3501      	adds	r5, #1
 800c0a2:	615e      	str	r6, [r3, #20]
 800c0a4:	6125      	str	r5, [r4, #16]
 800c0a6:	4620      	mov	r0, r4
 800c0a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0ac:	0800d958 	.word	0x0800d958
 800c0b0:	0800d969 	.word	0x0800d969

0800c0b4 <__hi0bits>:
 800c0b4:	0c03      	lsrs	r3, r0, #16
 800c0b6:	041b      	lsls	r3, r3, #16
 800c0b8:	b9d3      	cbnz	r3, 800c0f0 <__hi0bits+0x3c>
 800c0ba:	0400      	lsls	r0, r0, #16
 800c0bc:	2310      	movs	r3, #16
 800c0be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c0c2:	bf04      	itt	eq
 800c0c4:	0200      	lsleq	r0, r0, #8
 800c0c6:	3308      	addeq	r3, #8
 800c0c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c0cc:	bf04      	itt	eq
 800c0ce:	0100      	lsleq	r0, r0, #4
 800c0d0:	3304      	addeq	r3, #4
 800c0d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c0d6:	bf04      	itt	eq
 800c0d8:	0080      	lsleq	r0, r0, #2
 800c0da:	3302      	addeq	r3, #2
 800c0dc:	2800      	cmp	r0, #0
 800c0de:	db05      	blt.n	800c0ec <__hi0bits+0x38>
 800c0e0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c0e4:	f103 0301 	add.w	r3, r3, #1
 800c0e8:	bf08      	it	eq
 800c0ea:	2320      	moveq	r3, #32
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	4770      	bx	lr
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	e7e4      	b.n	800c0be <__hi0bits+0xa>

0800c0f4 <__lo0bits>:
 800c0f4:	6803      	ldr	r3, [r0, #0]
 800c0f6:	f013 0207 	ands.w	r2, r3, #7
 800c0fa:	d00c      	beq.n	800c116 <__lo0bits+0x22>
 800c0fc:	07d9      	lsls	r1, r3, #31
 800c0fe:	d422      	bmi.n	800c146 <__lo0bits+0x52>
 800c100:	079a      	lsls	r2, r3, #30
 800c102:	bf49      	itett	mi
 800c104:	085b      	lsrmi	r3, r3, #1
 800c106:	089b      	lsrpl	r3, r3, #2
 800c108:	6003      	strmi	r3, [r0, #0]
 800c10a:	2201      	movmi	r2, #1
 800c10c:	bf5c      	itt	pl
 800c10e:	6003      	strpl	r3, [r0, #0]
 800c110:	2202      	movpl	r2, #2
 800c112:	4610      	mov	r0, r2
 800c114:	4770      	bx	lr
 800c116:	b299      	uxth	r1, r3
 800c118:	b909      	cbnz	r1, 800c11e <__lo0bits+0x2a>
 800c11a:	0c1b      	lsrs	r3, r3, #16
 800c11c:	2210      	movs	r2, #16
 800c11e:	b2d9      	uxtb	r1, r3
 800c120:	b909      	cbnz	r1, 800c126 <__lo0bits+0x32>
 800c122:	3208      	adds	r2, #8
 800c124:	0a1b      	lsrs	r3, r3, #8
 800c126:	0719      	lsls	r1, r3, #28
 800c128:	bf04      	itt	eq
 800c12a:	091b      	lsreq	r3, r3, #4
 800c12c:	3204      	addeq	r2, #4
 800c12e:	0799      	lsls	r1, r3, #30
 800c130:	bf04      	itt	eq
 800c132:	089b      	lsreq	r3, r3, #2
 800c134:	3202      	addeq	r2, #2
 800c136:	07d9      	lsls	r1, r3, #31
 800c138:	d403      	bmi.n	800c142 <__lo0bits+0x4e>
 800c13a:	085b      	lsrs	r3, r3, #1
 800c13c:	f102 0201 	add.w	r2, r2, #1
 800c140:	d003      	beq.n	800c14a <__lo0bits+0x56>
 800c142:	6003      	str	r3, [r0, #0]
 800c144:	e7e5      	b.n	800c112 <__lo0bits+0x1e>
 800c146:	2200      	movs	r2, #0
 800c148:	e7e3      	b.n	800c112 <__lo0bits+0x1e>
 800c14a:	2220      	movs	r2, #32
 800c14c:	e7e1      	b.n	800c112 <__lo0bits+0x1e>
	...

0800c150 <__i2b>:
 800c150:	b510      	push	{r4, lr}
 800c152:	460c      	mov	r4, r1
 800c154:	2101      	movs	r1, #1
 800c156:	f7ff ff05 	bl	800bf64 <_Balloc>
 800c15a:	4602      	mov	r2, r0
 800c15c:	b928      	cbnz	r0, 800c16a <__i2b+0x1a>
 800c15e:	4b05      	ldr	r3, [pc, #20]	; (800c174 <__i2b+0x24>)
 800c160:	4805      	ldr	r0, [pc, #20]	; (800c178 <__i2b+0x28>)
 800c162:	f240 1145 	movw	r1, #325	; 0x145
 800c166:	f000 fd0d 	bl	800cb84 <__assert_func>
 800c16a:	2301      	movs	r3, #1
 800c16c:	6144      	str	r4, [r0, #20]
 800c16e:	6103      	str	r3, [r0, #16]
 800c170:	bd10      	pop	{r4, pc}
 800c172:	bf00      	nop
 800c174:	0800d958 	.word	0x0800d958
 800c178:	0800d969 	.word	0x0800d969

0800c17c <__multiply>:
 800c17c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c180:	4691      	mov	r9, r2
 800c182:	690a      	ldr	r2, [r1, #16]
 800c184:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c188:	429a      	cmp	r2, r3
 800c18a:	bfb8      	it	lt
 800c18c:	460b      	movlt	r3, r1
 800c18e:	460c      	mov	r4, r1
 800c190:	bfbc      	itt	lt
 800c192:	464c      	movlt	r4, r9
 800c194:	4699      	movlt	r9, r3
 800c196:	6927      	ldr	r7, [r4, #16]
 800c198:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c19c:	68a3      	ldr	r3, [r4, #8]
 800c19e:	6861      	ldr	r1, [r4, #4]
 800c1a0:	eb07 060a 	add.w	r6, r7, sl
 800c1a4:	42b3      	cmp	r3, r6
 800c1a6:	b085      	sub	sp, #20
 800c1a8:	bfb8      	it	lt
 800c1aa:	3101      	addlt	r1, #1
 800c1ac:	f7ff feda 	bl	800bf64 <_Balloc>
 800c1b0:	b930      	cbnz	r0, 800c1c0 <__multiply+0x44>
 800c1b2:	4602      	mov	r2, r0
 800c1b4:	4b44      	ldr	r3, [pc, #272]	; (800c2c8 <__multiply+0x14c>)
 800c1b6:	4845      	ldr	r0, [pc, #276]	; (800c2cc <__multiply+0x150>)
 800c1b8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800c1bc:	f000 fce2 	bl	800cb84 <__assert_func>
 800c1c0:	f100 0514 	add.w	r5, r0, #20
 800c1c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c1c8:	462b      	mov	r3, r5
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	4543      	cmp	r3, r8
 800c1ce:	d321      	bcc.n	800c214 <__multiply+0x98>
 800c1d0:	f104 0314 	add.w	r3, r4, #20
 800c1d4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c1d8:	f109 0314 	add.w	r3, r9, #20
 800c1dc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c1e0:	9202      	str	r2, [sp, #8]
 800c1e2:	1b3a      	subs	r2, r7, r4
 800c1e4:	3a15      	subs	r2, #21
 800c1e6:	f022 0203 	bic.w	r2, r2, #3
 800c1ea:	3204      	adds	r2, #4
 800c1ec:	f104 0115 	add.w	r1, r4, #21
 800c1f0:	428f      	cmp	r7, r1
 800c1f2:	bf38      	it	cc
 800c1f4:	2204      	movcc	r2, #4
 800c1f6:	9201      	str	r2, [sp, #4]
 800c1f8:	9a02      	ldr	r2, [sp, #8]
 800c1fa:	9303      	str	r3, [sp, #12]
 800c1fc:	429a      	cmp	r2, r3
 800c1fe:	d80c      	bhi.n	800c21a <__multiply+0x9e>
 800c200:	2e00      	cmp	r6, #0
 800c202:	dd03      	ble.n	800c20c <__multiply+0x90>
 800c204:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d05b      	beq.n	800c2c4 <__multiply+0x148>
 800c20c:	6106      	str	r6, [r0, #16]
 800c20e:	b005      	add	sp, #20
 800c210:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c214:	f843 2b04 	str.w	r2, [r3], #4
 800c218:	e7d8      	b.n	800c1cc <__multiply+0x50>
 800c21a:	f8b3 a000 	ldrh.w	sl, [r3]
 800c21e:	f1ba 0f00 	cmp.w	sl, #0
 800c222:	d024      	beq.n	800c26e <__multiply+0xf2>
 800c224:	f104 0e14 	add.w	lr, r4, #20
 800c228:	46a9      	mov	r9, r5
 800c22a:	f04f 0c00 	mov.w	ip, #0
 800c22e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c232:	f8d9 1000 	ldr.w	r1, [r9]
 800c236:	fa1f fb82 	uxth.w	fp, r2
 800c23a:	b289      	uxth	r1, r1
 800c23c:	fb0a 110b 	mla	r1, sl, fp, r1
 800c240:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c244:	f8d9 2000 	ldr.w	r2, [r9]
 800c248:	4461      	add	r1, ip
 800c24a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c24e:	fb0a c20b 	mla	r2, sl, fp, ip
 800c252:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c256:	b289      	uxth	r1, r1
 800c258:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c25c:	4577      	cmp	r7, lr
 800c25e:	f849 1b04 	str.w	r1, [r9], #4
 800c262:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c266:	d8e2      	bhi.n	800c22e <__multiply+0xb2>
 800c268:	9a01      	ldr	r2, [sp, #4]
 800c26a:	f845 c002 	str.w	ip, [r5, r2]
 800c26e:	9a03      	ldr	r2, [sp, #12]
 800c270:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c274:	3304      	adds	r3, #4
 800c276:	f1b9 0f00 	cmp.w	r9, #0
 800c27a:	d021      	beq.n	800c2c0 <__multiply+0x144>
 800c27c:	6829      	ldr	r1, [r5, #0]
 800c27e:	f104 0c14 	add.w	ip, r4, #20
 800c282:	46ae      	mov	lr, r5
 800c284:	f04f 0a00 	mov.w	sl, #0
 800c288:	f8bc b000 	ldrh.w	fp, [ip]
 800c28c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c290:	fb09 220b 	mla	r2, r9, fp, r2
 800c294:	4452      	add	r2, sl
 800c296:	b289      	uxth	r1, r1
 800c298:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c29c:	f84e 1b04 	str.w	r1, [lr], #4
 800c2a0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800c2a4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c2a8:	f8be 1000 	ldrh.w	r1, [lr]
 800c2ac:	fb09 110a 	mla	r1, r9, sl, r1
 800c2b0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800c2b4:	4567      	cmp	r7, ip
 800c2b6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c2ba:	d8e5      	bhi.n	800c288 <__multiply+0x10c>
 800c2bc:	9a01      	ldr	r2, [sp, #4]
 800c2be:	50a9      	str	r1, [r5, r2]
 800c2c0:	3504      	adds	r5, #4
 800c2c2:	e799      	b.n	800c1f8 <__multiply+0x7c>
 800c2c4:	3e01      	subs	r6, #1
 800c2c6:	e79b      	b.n	800c200 <__multiply+0x84>
 800c2c8:	0800d958 	.word	0x0800d958
 800c2cc:	0800d969 	.word	0x0800d969

0800c2d0 <__pow5mult>:
 800c2d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2d4:	4615      	mov	r5, r2
 800c2d6:	f012 0203 	ands.w	r2, r2, #3
 800c2da:	4606      	mov	r6, r0
 800c2dc:	460f      	mov	r7, r1
 800c2de:	d007      	beq.n	800c2f0 <__pow5mult+0x20>
 800c2e0:	4c25      	ldr	r4, [pc, #148]	; (800c378 <__pow5mult+0xa8>)
 800c2e2:	3a01      	subs	r2, #1
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c2ea:	f7ff fe9d 	bl	800c028 <__multadd>
 800c2ee:	4607      	mov	r7, r0
 800c2f0:	10ad      	asrs	r5, r5, #2
 800c2f2:	d03d      	beq.n	800c370 <__pow5mult+0xa0>
 800c2f4:	69f4      	ldr	r4, [r6, #28]
 800c2f6:	b97c      	cbnz	r4, 800c318 <__pow5mult+0x48>
 800c2f8:	2010      	movs	r0, #16
 800c2fa:	f7ff fd7f 	bl	800bdfc <malloc>
 800c2fe:	4602      	mov	r2, r0
 800c300:	61f0      	str	r0, [r6, #28]
 800c302:	b928      	cbnz	r0, 800c310 <__pow5mult+0x40>
 800c304:	4b1d      	ldr	r3, [pc, #116]	; (800c37c <__pow5mult+0xac>)
 800c306:	481e      	ldr	r0, [pc, #120]	; (800c380 <__pow5mult+0xb0>)
 800c308:	f240 11b3 	movw	r1, #435	; 0x1b3
 800c30c:	f000 fc3a 	bl	800cb84 <__assert_func>
 800c310:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c314:	6004      	str	r4, [r0, #0]
 800c316:	60c4      	str	r4, [r0, #12]
 800c318:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800c31c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c320:	b94c      	cbnz	r4, 800c336 <__pow5mult+0x66>
 800c322:	f240 2171 	movw	r1, #625	; 0x271
 800c326:	4630      	mov	r0, r6
 800c328:	f7ff ff12 	bl	800c150 <__i2b>
 800c32c:	2300      	movs	r3, #0
 800c32e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c332:	4604      	mov	r4, r0
 800c334:	6003      	str	r3, [r0, #0]
 800c336:	f04f 0900 	mov.w	r9, #0
 800c33a:	07eb      	lsls	r3, r5, #31
 800c33c:	d50a      	bpl.n	800c354 <__pow5mult+0x84>
 800c33e:	4639      	mov	r1, r7
 800c340:	4622      	mov	r2, r4
 800c342:	4630      	mov	r0, r6
 800c344:	f7ff ff1a 	bl	800c17c <__multiply>
 800c348:	4639      	mov	r1, r7
 800c34a:	4680      	mov	r8, r0
 800c34c:	4630      	mov	r0, r6
 800c34e:	f7ff fe49 	bl	800bfe4 <_Bfree>
 800c352:	4647      	mov	r7, r8
 800c354:	106d      	asrs	r5, r5, #1
 800c356:	d00b      	beq.n	800c370 <__pow5mult+0xa0>
 800c358:	6820      	ldr	r0, [r4, #0]
 800c35a:	b938      	cbnz	r0, 800c36c <__pow5mult+0x9c>
 800c35c:	4622      	mov	r2, r4
 800c35e:	4621      	mov	r1, r4
 800c360:	4630      	mov	r0, r6
 800c362:	f7ff ff0b 	bl	800c17c <__multiply>
 800c366:	6020      	str	r0, [r4, #0]
 800c368:	f8c0 9000 	str.w	r9, [r0]
 800c36c:	4604      	mov	r4, r0
 800c36e:	e7e4      	b.n	800c33a <__pow5mult+0x6a>
 800c370:	4638      	mov	r0, r7
 800c372:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c376:	bf00      	nop
 800c378:	0800dab8 	.word	0x0800dab8
 800c37c:	0800d8e9 	.word	0x0800d8e9
 800c380:	0800d969 	.word	0x0800d969

0800c384 <__lshift>:
 800c384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c388:	460c      	mov	r4, r1
 800c38a:	6849      	ldr	r1, [r1, #4]
 800c38c:	6923      	ldr	r3, [r4, #16]
 800c38e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c392:	68a3      	ldr	r3, [r4, #8]
 800c394:	4607      	mov	r7, r0
 800c396:	4691      	mov	r9, r2
 800c398:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c39c:	f108 0601 	add.w	r6, r8, #1
 800c3a0:	42b3      	cmp	r3, r6
 800c3a2:	db0b      	blt.n	800c3bc <__lshift+0x38>
 800c3a4:	4638      	mov	r0, r7
 800c3a6:	f7ff fddd 	bl	800bf64 <_Balloc>
 800c3aa:	4605      	mov	r5, r0
 800c3ac:	b948      	cbnz	r0, 800c3c2 <__lshift+0x3e>
 800c3ae:	4602      	mov	r2, r0
 800c3b0:	4b28      	ldr	r3, [pc, #160]	; (800c454 <__lshift+0xd0>)
 800c3b2:	4829      	ldr	r0, [pc, #164]	; (800c458 <__lshift+0xd4>)
 800c3b4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800c3b8:	f000 fbe4 	bl	800cb84 <__assert_func>
 800c3bc:	3101      	adds	r1, #1
 800c3be:	005b      	lsls	r3, r3, #1
 800c3c0:	e7ee      	b.n	800c3a0 <__lshift+0x1c>
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	f100 0114 	add.w	r1, r0, #20
 800c3c8:	f100 0210 	add.w	r2, r0, #16
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	4553      	cmp	r3, sl
 800c3d0:	db33      	blt.n	800c43a <__lshift+0xb6>
 800c3d2:	6920      	ldr	r0, [r4, #16]
 800c3d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c3d8:	f104 0314 	add.w	r3, r4, #20
 800c3dc:	f019 091f 	ands.w	r9, r9, #31
 800c3e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c3e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c3e8:	d02b      	beq.n	800c442 <__lshift+0xbe>
 800c3ea:	f1c9 0e20 	rsb	lr, r9, #32
 800c3ee:	468a      	mov	sl, r1
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	6818      	ldr	r0, [r3, #0]
 800c3f4:	fa00 f009 	lsl.w	r0, r0, r9
 800c3f8:	4310      	orrs	r0, r2
 800c3fa:	f84a 0b04 	str.w	r0, [sl], #4
 800c3fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800c402:	459c      	cmp	ip, r3
 800c404:	fa22 f20e 	lsr.w	r2, r2, lr
 800c408:	d8f3      	bhi.n	800c3f2 <__lshift+0x6e>
 800c40a:	ebac 0304 	sub.w	r3, ip, r4
 800c40e:	3b15      	subs	r3, #21
 800c410:	f023 0303 	bic.w	r3, r3, #3
 800c414:	3304      	adds	r3, #4
 800c416:	f104 0015 	add.w	r0, r4, #21
 800c41a:	4584      	cmp	ip, r0
 800c41c:	bf38      	it	cc
 800c41e:	2304      	movcc	r3, #4
 800c420:	50ca      	str	r2, [r1, r3]
 800c422:	b10a      	cbz	r2, 800c428 <__lshift+0xa4>
 800c424:	f108 0602 	add.w	r6, r8, #2
 800c428:	3e01      	subs	r6, #1
 800c42a:	4638      	mov	r0, r7
 800c42c:	612e      	str	r6, [r5, #16]
 800c42e:	4621      	mov	r1, r4
 800c430:	f7ff fdd8 	bl	800bfe4 <_Bfree>
 800c434:	4628      	mov	r0, r5
 800c436:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c43a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c43e:	3301      	adds	r3, #1
 800c440:	e7c5      	b.n	800c3ce <__lshift+0x4a>
 800c442:	3904      	subs	r1, #4
 800c444:	f853 2b04 	ldr.w	r2, [r3], #4
 800c448:	f841 2f04 	str.w	r2, [r1, #4]!
 800c44c:	459c      	cmp	ip, r3
 800c44e:	d8f9      	bhi.n	800c444 <__lshift+0xc0>
 800c450:	e7ea      	b.n	800c428 <__lshift+0xa4>
 800c452:	bf00      	nop
 800c454:	0800d958 	.word	0x0800d958
 800c458:	0800d969 	.word	0x0800d969

0800c45c <__mcmp>:
 800c45c:	b530      	push	{r4, r5, lr}
 800c45e:	6902      	ldr	r2, [r0, #16]
 800c460:	690c      	ldr	r4, [r1, #16]
 800c462:	1b12      	subs	r2, r2, r4
 800c464:	d10e      	bne.n	800c484 <__mcmp+0x28>
 800c466:	f100 0314 	add.w	r3, r0, #20
 800c46a:	3114      	adds	r1, #20
 800c46c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c470:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c474:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c478:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c47c:	42a5      	cmp	r5, r4
 800c47e:	d003      	beq.n	800c488 <__mcmp+0x2c>
 800c480:	d305      	bcc.n	800c48e <__mcmp+0x32>
 800c482:	2201      	movs	r2, #1
 800c484:	4610      	mov	r0, r2
 800c486:	bd30      	pop	{r4, r5, pc}
 800c488:	4283      	cmp	r3, r0
 800c48a:	d3f3      	bcc.n	800c474 <__mcmp+0x18>
 800c48c:	e7fa      	b.n	800c484 <__mcmp+0x28>
 800c48e:	f04f 32ff 	mov.w	r2, #4294967295
 800c492:	e7f7      	b.n	800c484 <__mcmp+0x28>

0800c494 <__mdiff>:
 800c494:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c498:	460c      	mov	r4, r1
 800c49a:	4606      	mov	r6, r0
 800c49c:	4611      	mov	r1, r2
 800c49e:	4620      	mov	r0, r4
 800c4a0:	4690      	mov	r8, r2
 800c4a2:	f7ff ffdb 	bl	800c45c <__mcmp>
 800c4a6:	1e05      	subs	r5, r0, #0
 800c4a8:	d110      	bne.n	800c4cc <__mdiff+0x38>
 800c4aa:	4629      	mov	r1, r5
 800c4ac:	4630      	mov	r0, r6
 800c4ae:	f7ff fd59 	bl	800bf64 <_Balloc>
 800c4b2:	b930      	cbnz	r0, 800c4c2 <__mdiff+0x2e>
 800c4b4:	4b3a      	ldr	r3, [pc, #232]	; (800c5a0 <__mdiff+0x10c>)
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	f240 2137 	movw	r1, #567	; 0x237
 800c4bc:	4839      	ldr	r0, [pc, #228]	; (800c5a4 <__mdiff+0x110>)
 800c4be:	f000 fb61 	bl	800cb84 <__assert_func>
 800c4c2:	2301      	movs	r3, #1
 800c4c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c4c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4cc:	bfa4      	itt	ge
 800c4ce:	4643      	movge	r3, r8
 800c4d0:	46a0      	movge	r8, r4
 800c4d2:	4630      	mov	r0, r6
 800c4d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c4d8:	bfa6      	itte	ge
 800c4da:	461c      	movge	r4, r3
 800c4dc:	2500      	movge	r5, #0
 800c4de:	2501      	movlt	r5, #1
 800c4e0:	f7ff fd40 	bl	800bf64 <_Balloc>
 800c4e4:	b920      	cbnz	r0, 800c4f0 <__mdiff+0x5c>
 800c4e6:	4b2e      	ldr	r3, [pc, #184]	; (800c5a0 <__mdiff+0x10c>)
 800c4e8:	4602      	mov	r2, r0
 800c4ea:	f240 2145 	movw	r1, #581	; 0x245
 800c4ee:	e7e5      	b.n	800c4bc <__mdiff+0x28>
 800c4f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c4f4:	6926      	ldr	r6, [r4, #16]
 800c4f6:	60c5      	str	r5, [r0, #12]
 800c4f8:	f104 0914 	add.w	r9, r4, #20
 800c4fc:	f108 0514 	add.w	r5, r8, #20
 800c500:	f100 0e14 	add.w	lr, r0, #20
 800c504:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c508:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c50c:	f108 0210 	add.w	r2, r8, #16
 800c510:	46f2      	mov	sl, lr
 800c512:	2100      	movs	r1, #0
 800c514:	f859 3b04 	ldr.w	r3, [r9], #4
 800c518:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c51c:	fa11 f88b 	uxtah	r8, r1, fp
 800c520:	b299      	uxth	r1, r3
 800c522:	0c1b      	lsrs	r3, r3, #16
 800c524:	eba8 0801 	sub.w	r8, r8, r1
 800c528:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c52c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c530:	fa1f f888 	uxth.w	r8, r8
 800c534:	1419      	asrs	r1, r3, #16
 800c536:	454e      	cmp	r6, r9
 800c538:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c53c:	f84a 3b04 	str.w	r3, [sl], #4
 800c540:	d8e8      	bhi.n	800c514 <__mdiff+0x80>
 800c542:	1b33      	subs	r3, r6, r4
 800c544:	3b15      	subs	r3, #21
 800c546:	f023 0303 	bic.w	r3, r3, #3
 800c54a:	3304      	adds	r3, #4
 800c54c:	3415      	adds	r4, #21
 800c54e:	42a6      	cmp	r6, r4
 800c550:	bf38      	it	cc
 800c552:	2304      	movcc	r3, #4
 800c554:	441d      	add	r5, r3
 800c556:	4473      	add	r3, lr
 800c558:	469e      	mov	lr, r3
 800c55a:	462e      	mov	r6, r5
 800c55c:	4566      	cmp	r6, ip
 800c55e:	d30e      	bcc.n	800c57e <__mdiff+0xea>
 800c560:	f10c 0203 	add.w	r2, ip, #3
 800c564:	1b52      	subs	r2, r2, r5
 800c566:	f022 0203 	bic.w	r2, r2, #3
 800c56a:	3d03      	subs	r5, #3
 800c56c:	45ac      	cmp	ip, r5
 800c56e:	bf38      	it	cc
 800c570:	2200      	movcc	r2, #0
 800c572:	4413      	add	r3, r2
 800c574:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c578:	b17a      	cbz	r2, 800c59a <__mdiff+0x106>
 800c57a:	6107      	str	r7, [r0, #16]
 800c57c:	e7a4      	b.n	800c4c8 <__mdiff+0x34>
 800c57e:	f856 8b04 	ldr.w	r8, [r6], #4
 800c582:	fa11 f288 	uxtah	r2, r1, r8
 800c586:	1414      	asrs	r4, r2, #16
 800c588:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c58c:	b292      	uxth	r2, r2
 800c58e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c592:	f84e 2b04 	str.w	r2, [lr], #4
 800c596:	1421      	asrs	r1, r4, #16
 800c598:	e7e0      	b.n	800c55c <__mdiff+0xc8>
 800c59a:	3f01      	subs	r7, #1
 800c59c:	e7ea      	b.n	800c574 <__mdiff+0xe0>
 800c59e:	bf00      	nop
 800c5a0:	0800d958 	.word	0x0800d958
 800c5a4:	0800d969 	.word	0x0800d969

0800c5a8 <__d2b>:
 800c5a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c5ac:	460f      	mov	r7, r1
 800c5ae:	2101      	movs	r1, #1
 800c5b0:	ec59 8b10 	vmov	r8, r9, d0
 800c5b4:	4616      	mov	r6, r2
 800c5b6:	f7ff fcd5 	bl	800bf64 <_Balloc>
 800c5ba:	4604      	mov	r4, r0
 800c5bc:	b930      	cbnz	r0, 800c5cc <__d2b+0x24>
 800c5be:	4602      	mov	r2, r0
 800c5c0:	4b24      	ldr	r3, [pc, #144]	; (800c654 <__d2b+0xac>)
 800c5c2:	4825      	ldr	r0, [pc, #148]	; (800c658 <__d2b+0xb0>)
 800c5c4:	f240 310f 	movw	r1, #783	; 0x30f
 800c5c8:	f000 fadc 	bl	800cb84 <__assert_func>
 800c5cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c5d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c5d4:	bb2d      	cbnz	r5, 800c622 <__d2b+0x7a>
 800c5d6:	9301      	str	r3, [sp, #4]
 800c5d8:	f1b8 0300 	subs.w	r3, r8, #0
 800c5dc:	d026      	beq.n	800c62c <__d2b+0x84>
 800c5de:	4668      	mov	r0, sp
 800c5e0:	9300      	str	r3, [sp, #0]
 800c5e2:	f7ff fd87 	bl	800c0f4 <__lo0bits>
 800c5e6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c5ea:	b1e8      	cbz	r0, 800c628 <__d2b+0x80>
 800c5ec:	f1c0 0320 	rsb	r3, r0, #32
 800c5f0:	fa02 f303 	lsl.w	r3, r2, r3
 800c5f4:	430b      	orrs	r3, r1
 800c5f6:	40c2      	lsrs	r2, r0
 800c5f8:	6163      	str	r3, [r4, #20]
 800c5fa:	9201      	str	r2, [sp, #4]
 800c5fc:	9b01      	ldr	r3, [sp, #4]
 800c5fe:	61a3      	str	r3, [r4, #24]
 800c600:	2b00      	cmp	r3, #0
 800c602:	bf14      	ite	ne
 800c604:	2202      	movne	r2, #2
 800c606:	2201      	moveq	r2, #1
 800c608:	6122      	str	r2, [r4, #16]
 800c60a:	b1bd      	cbz	r5, 800c63c <__d2b+0x94>
 800c60c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c610:	4405      	add	r5, r0
 800c612:	603d      	str	r5, [r7, #0]
 800c614:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c618:	6030      	str	r0, [r6, #0]
 800c61a:	4620      	mov	r0, r4
 800c61c:	b003      	add	sp, #12
 800c61e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c622:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c626:	e7d6      	b.n	800c5d6 <__d2b+0x2e>
 800c628:	6161      	str	r1, [r4, #20]
 800c62a:	e7e7      	b.n	800c5fc <__d2b+0x54>
 800c62c:	a801      	add	r0, sp, #4
 800c62e:	f7ff fd61 	bl	800c0f4 <__lo0bits>
 800c632:	9b01      	ldr	r3, [sp, #4]
 800c634:	6163      	str	r3, [r4, #20]
 800c636:	3020      	adds	r0, #32
 800c638:	2201      	movs	r2, #1
 800c63a:	e7e5      	b.n	800c608 <__d2b+0x60>
 800c63c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c640:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c644:	6038      	str	r0, [r7, #0]
 800c646:	6918      	ldr	r0, [r3, #16]
 800c648:	f7ff fd34 	bl	800c0b4 <__hi0bits>
 800c64c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c650:	e7e2      	b.n	800c618 <__d2b+0x70>
 800c652:	bf00      	nop
 800c654:	0800d958 	.word	0x0800d958
 800c658:	0800d969 	.word	0x0800d969

0800c65c <__sfputc_r>:
 800c65c:	6893      	ldr	r3, [r2, #8]
 800c65e:	3b01      	subs	r3, #1
 800c660:	2b00      	cmp	r3, #0
 800c662:	b410      	push	{r4}
 800c664:	6093      	str	r3, [r2, #8]
 800c666:	da08      	bge.n	800c67a <__sfputc_r+0x1e>
 800c668:	6994      	ldr	r4, [r2, #24]
 800c66a:	42a3      	cmp	r3, r4
 800c66c:	db01      	blt.n	800c672 <__sfputc_r+0x16>
 800c66e:	290a      	cmp	r1, #10
 800c670:	d103      	bne.n	800c67a <__sfputc_r+0x1e>
 800c672:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c676:	f7fe bbe6 	b.w	800ae46 <__swbuf_r>
 800c67a:	6813      	ldr	r3, [r2, #0]
 800c67c:	1c58      	adds	r0, r3, #1
 800c67e:	6010      	str	r0, [r2, #0]
 800c680:	7019      	strb	r1, [r3, #0]
 800c682:	4608      	mov	r0, r1
 800c684:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c688:	4770      	bx	lr

0800c68a <__sfputs_r>:
 800c68a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c68c:	4606      	mov	r6, r0
 800c68e:	460f      	mov	r7, r1
 800c690:	4614      	mov	r4, r2
 800c692:	18d5      	adds	r5, r2, r3
 800c694:	42ac      	cmp	r4, r5
 800c696:	d101      	bne.n	800c69c <__sfputs_r+0x12>
 800c698:	2000      	movs	r0, #0
 800c69a:	e007      	b.n	800c6ac <__sfputs_r+0x22>
 800c69c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6a0:	463a      	mov	r2, r7
 800c6a2:	4630      	mov	r0, r6
 800c6a4:	f7ff ffda 	bl	800c65c <__sfputc_r>
 800c6a8:	1c43      	adds	r3, r0, #1
 800c6aa:	d1f3      	bne.n	800c694 <__sfputs_r+0xa>
 800c6ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c6b0 <_vfiprintf_r>:
 800c6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6b4:	460d      	mov	r5, r1
 800c6b6:	b09d      	sub	sp, #116	; 0x74
 800c6b8:	4614      	mov	r4, r2
 800c6ba:	4698      	mov	r8, r3
 800c6bc:	4606      	mov	r6, r0
 800c6be:	b118      	cbz	r0, 800c6c8 <_vfiprintf_r+0x18>
 800c6c0:	6a03      	ldr	r3, [r0, #32]
 800c6c2:	b90b      	cbnz	r3, 800c6c8 <_vfiprintf_r+0x18>
 800c6c4:	f7fe fad8 	bl	800ac78 <__sinit>
 800c6c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c6ca:	07d9      	lsls	r1, r3, #31
 800c6cc:	d405      	bmi.n	800c6da <_vfiprintf_r+0x2a>
 800c6ce:	89ab      	ldrh	r3, [r5, #12]
 800c6d0:	059a      	lsls	r2, r3, #22
 800c6d2:	d402      	bmi.n	800c6da <_vfiprintf_r+0x2a>
 800c6d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c6d6:	f7fe fcc8 	bl	800b06a <__retarget_lock_acquire_recursive>
 800c6da:	89ab      	ldrh	r3, [r5, #12]
 800c6dc:	071b      	lsls	r3, r3, #28
 800c6de:	d501      	bpl.n	800c6e4 <_vfiprintf_r+0x34>
 800c6e0:	692b      	ldr	r3, [r5, #16]
 800c6e2:	b99b      	cbnz	r3, 800c70c <_vfiprintf_r+0x5c>
 800c6e4:	4629      	mov	r1, r5
 800c6e6:	4630      	mov	r0, r6
 800c6e8:	f7fe fbea 	bl	800aec0 <__swsetup_r>
 800c6ec:	b170      	cbz	r0, 800c70c <_vfiprintf_r+0x5c>
 800c6ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c6f0:	07dc      	lsls	r4, r3, #31
 800c6f2:	d504      	bpl.n	800c6fe <_vfiprintf_r+0x4e>
 800c6f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c6f8:	b01d      	add	sp, #116	; 0x74
 800c6fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6fe:	89ab      	ldrh	r3, [r5, #12]
 800c700:	0598      	lsls	r0, r3, #22
 800c702:	d4f7      	bmi.n	800c6f4 <_vfiprintf_r+0x44>
 800c704:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c706:	f7fe fcb1 	bl	800b06c <__retarget_lock_release_recursive>
 800c70a:	e7f3      	b.n	800c6f4 <_vfiprintf_r+0x44>
 800c70c:	2300      	movs	r3, #0
 800c70e:	9309      	str	r3, [sp, #36]	; 0x24
 800c710:	2320      	movs	r3, #32
 800c712:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c716:	f8cd 800c 	str.w	r8, [sp, #12]
 800c71a:	2330      	movs	r3, #48	; 0x30
 800c71c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c8d0 <_vfiprintf_r+0x220>
 800c720:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c724:	f04f 0901 	mov.w	r9, #1
 800c728:	4623      	mov	r3, r4
 800c72a:	469a      	mov	sl, r3
 800c72c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c730:	b10a      	cbz	r2, 800c736 <_vfiprintf_r+0x86>
 800c732:	2a25      	cmp	r2, #37	; 0x25
 800c734:	d1f9      	bne.n	800c72a <_vfiprintf_r+0x7a>
 800c736:	ebba 0b04 	subs.w	fp, sl, r4
 800c73a:	d00b      	beq.n	800c754 <_vfiprintf_r+0xa4>
 800c73c:	465b      	mov	r3, fp
 800c73e:	4622      	mov	r2, r4
 800c740:	4629      	mov	r1, r5
 800c742:	4630      	mov	r0, r6
 800c744:	f7ff ffa1 	bl	800c68a <__sfputs_r>
 800c748:	3001      	adds	r0, #1
 800c74a:	f000 80a9 	beq.w	800c8a0 <_vfiprintf_r+0x1f0>
 800c74e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c750:	445a      	add	r2, fp
 800c752:	9209      	str	r2, [sp, #36]	; 0x24
 800c754:	f89a 3000 	ldrb.w	r3, [sl]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	f000 80a1 	beq.w	800c8a0 <_vfiprintf_r+0x1f0>
 800c75e:	2300      	movs	r3, #0
 800c760:	f04f 32ff 	mov.w	r2, #4294967295
 800c764:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c768:	f10a 0a01 	add.w	sl, sl, #1
 800c76c:	9304      	str	r3, [sp, #16]
 800c76e:	9307      	str	r3, [sp, #28]
 800c770:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c774:	931a      	str	r3, [sp, #104]	; 0x68
 800c776:	4654      	mov	r4, sl
 800c778:	2205      	movs	r2, #5
 800c77a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c77e:	4854      	ldr	r0, [pc, #336]	; (800c8d0 <_vfiprintf_r+0x220>)
 800c780:	f7f3 fd26 	bl	80001d0 <memchr>
 800c784:	9a04      	ldr	r2, [sp, #16]
 800c786:	b9d8      	cbnz	r0, 800c7c0 <_vfiprintf_r+0x110>
 800c788:	06d1      	lsls	r1, r2, #27
 800c78a:	bf44      	itt	mi
 800c78c:	2320      	movmi	r3, #32
 800c78e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c792:	0713      	lsls	r3, r2, #28
 800c794:	bf44      	itt	mi
 800c796:	232b      	movmi	r3, #43	; 0x2b
 800c798:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c79c:	f89a 3000 	ldrb.w	r3, [sl]
 800c7a0:	2b2a      	cmp	r3, #42	; 0x2a
 800c7a2:	d015      	beq.n	800c7d0 <_vfiprintf_r+0x120>
 800c7a4:	9a07      	ldr	r2, [sp, #28]
 800c7a6:	4654      	mov	r4, sl
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	f04f 0c0a 	mov.w	ip, #10
 800c7ae:	4621      	mov	r1, r4
 800c7b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7b4:	3b30      	subs	r3, #48	; 0x30
 800c7b6:	2b09      	cmp	r3, #9
 800c7b8:	d94d      	bls.n	800c856 <_vfiprintf_r+0x1a6>
 800c7ba:	b1b0      	cbz	r0, 800c7ea <_vfiprintf_r+0x13a>
 800c7bc:	9207      	str	r2, [sp, #28]
 800c7be:	e014      	b.n	800c7ea <_vfiprintf_r+0x13a>
 800c7c0:	eba0 0308 	sub.w	r3, r0, r8
 800c7c4:	fa09 f303 	lsl.w	r3, r9, r3
 800c7c8:	4313      	orrs	r3, r2
 800c7ca:	9304      	str	r3, [sp, #16]
 800c7cc:	46a2      	mov	sl, r4
 800c7ce:	e7d2      	b.n	800c776 <_vfiprintf_r+0xc6>
 800c7d0:	9b03      	ldr	r3, [sp, #12]
 800c7d2:	1d19      	adds	r1, r3, #4
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	9103      	str	r1, [sp, #12]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	bfbb      	ittet	lt
 800c7dc:	425b      	neglt	r3, r3
 800c7de:	f042 0202 	orrlt.w	r2, r2, #2
 800c7e2:	9307      	strge	r3, [sp, #28]
 800c7e4:	9307      	strlt	r3, [sp, #28]
 800c7e6:	bfb8      	it	lt
 800c7e8:	9204      	strlt	r2, [sp, #16]
 800c7ea:	7823      	ldrb	r3, [r4, #0]
 800c7ec:	2b2e      	cmp	r3, #46	; 0x2e
 800c7ee:	d10c      	bne.n	800c80a <_vfiprintf_r+0x15a>
 800c7f0:	7863      	ldrb	r3, [r4, #1]
 800c7f2:	2b2a      	cmp	r3, #42	; 0x2a
 800c7f4:	d134      	bne.n	800c860 <_vfiprintf_r+0x1b0>
 800c7f6:	9b03      	ldr	r3, [sp, #12]
 800c7f8:	1d1a      	adds	r2, r3, #4
 800c7fa:	681b      	ldr	r3, [r3, #0]
 800c7fc:	9203      	str	r2, [sp, #12]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	bfb8      	it	lt
 800c802:	f04f 33ff 	movlt.w	r3, #4294967295
 800c806:	3402      	adds	r4, #2
 800c808:	9305      	str	r3, [sp, #20]
 800c80a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c8e0 <_vfiprintf_r+0x230>
 800c80e:	7821      	ldrb	r1, [r4, #0]
 800c810:	2203      	movs	r2, #3
 800c812:	4650      	mov	r0, sl
 800c814:	f7f3 fcdc 	bl	80001d0 <memchr>
 800c818:	b138      	cbz	r0, 800c82a <_vfiprintf_r+0x17a>
 800c81a:	9b04      	ldr	r3, [sp, #16]
 800c81c:	eba0 000a 	sub.w	r0, r0, sl
 800c820:	2240      	movs	r2, #64	; 0x40
 800c822:	4082      	lsls	r2, r0
 800c824:	4313      	orrs	r3, r2
 800c826:	3401      	adds	r4, #1
 800c828:	9304      	str	r3, [sp, #16]
 800c82a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c82e:	4829      	ldr	r0, [pc, #164]	; (800c8d4 <_vfiprintf_r+0x224>)
 800c830:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c834:	2206      	movs	r2, #6
 800c836:	f7f3 fccb 	bl	80001d0 <memchr>
 800c83a:	2800      	cmp	r0, #0
 800c83c:	d03f      	beq.n	800c8be <_vfiprintf_r+0x20e>
 800c83e:	4b26      	ldr	r3, [pc, #152]	; (800c8d8 <_vfiprintf_r+0x228>)
 800c840:	bb1b      	cbnz	r3, 800c88a <_vfiprintf_r+0x1da>
 800c842:	9b03      	ldr	r3, [sp, #12]
 800c844:	3307      	adds	r3, #7
 800c846:	f023 0307 	bic.w	r3, r3, #7
 800c84a:	3308      	adds	r3, #8
 800c84c:	9303      	str	r3, [sp, #12]
 800c84e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c850:	443b      	add	r3, r7
 800c852:	9309      	str	r3, [sp, #36]	; 0x24
 800c854:	e768      	b.n	800c728 <_vfiprintf_r+0x78>
 800c856:	fb0c 3202 	mla	r2, ip, r2, r3
 800c85a:	460c      	mov	r4, r1
 800c85c:	2001      	movs	r0, #1
 800c85e:	e7a6      	b.n	800c7ae <_vfiprintf_r+0xfe>
 800c860:	2300      	movs	r3, #0
 800c862:	3401      	adds	r4, #1
 800c864:	9305      	str	r3, [sp, #20]
 800c866:	4619      	mov	r1, r3
 800c868:	f04f 0c0a 	mov.w	ip, #10
 800c86c:	4620      	mov	r0, r4
 800c86e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c872:	3a30      	subs	r2, #48	; 0x30
 800c874:	2a09      	cmp	r2, #9
 800c876:	d903      	bls.n	800c880 <_vfiprintf_r+0x1d0>
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d0c6      	beq.n	800c80a <_vfiprintf_r+0x15a>
 800c87c:	9105      	str	r1, [sp, #20]
 800c87e:	e7c4      	b.n	800c80a <_vfiprintf_r+0x15a>
 800c880:	fb0c 2101 	mla	r1, ip, r1, r2
 800c884:	4604      	mov	r4, r0
 800c886:	2301      	movs	r3, #1
 800c888:	e7f0      	b.n	800c86c <_vfiprintf_r+0x1bc>
 800c88a:	ab03      	add	r3, sp, #12
 800c88c:	9300      	str	r3, [sp, #0]
 800c88e:	462a      	mov	r2, r5
 800c890:	4b12      	ldr	r3, [pc, #72]	; (800c8dc <_vfiprintf_r+0x22c>)
 800c892:	a904      	add	r1, sp, #16
 800c894:	4630      	mov	r0, r6
 800c896:	f7fd fd9d 	bl	800a3d4 <_printf_float>
 800c89a:	4607      	mov	r7, r0
 800c89c:	1c78      	adds	r0, r7, #1
 800c89e:	d1d6      	bne.n	800c84e <_vfiprintf_r+0x19e>
 800c8a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c8a2:	07d9      	lsls	r1, r3, #31
 800c8a4:	d405      	bmi.n	800c8b2 <_vfiprintf_r+0x202>
 800c8a6:	89ab      	ldrh	r3, [r5, #12]
 800c8a8:	059a      	lsls	r2, r3, #22
 800c8aa:	d402      	bmi.n	800c8b2 <_vfiprintf_r+0x202>
 800c8ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c8ae:	f7fe fbdd 	bl	800b06c <__retarget_lock_release_recursive>
 800c8b2:	89ab      	ldrh	r3, [r5, #12]
 800c8b4:	065b      	lsls	r3, r3, #25
 800c8b6:	f53f af1d 	bmi.w	800c6f4 <_vfiprintf_r+0x44>
 800c8ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c8bc:	e71c      	b.n	800c6f8 <_vfiprintf_r+0x48>
 800c8be:	ab03      	add	r3, sp, #12
 800c8c0:	9300      	str	r3, [sp, #0]
 800c8c2:	462a      	mov	r2, r5
 800c8c4:	4b05      	ldr	r3, [pc, #20]	; (800c8dc <_vfiprintf_r+0x22c>)
 800c8c6:	a904      	add	r1, sp, #16
 800c8c8:	4630      	mov	r0, r6
 800c8ca:	f7fe f827 	bl	800a91c <_printf_i>
 800c8ce:	e7e4      	b.n	800c89a <_vfiprintf_r+0x1ea>
 800c8d0:	0800dac4 	.word	0x0800dac4
 800c8d4:	0800dace 	.word	0x0800dace
 800c8d8:	0800a3d5 	.word	0x0800a3d5
 800c8dc:	0800c68b 	.word	0x0800c68b
 800c8e0:	0800daca 	.word	0x0800daca

0800c8e4 <__sflush_r>:
 800c8e4:	898a      	ldrh	r2, [r1, #12]
 800c8e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8ea:	4605      	mov	r5, r0
 800c8ec:	0710      	lsls	r0, r2, #28
 800c8ee:	460c      	mov	r4, r1
 800c8f0:	d458      	bmi.n	800c9a4 <__sflush_r+0xc0>
 800c8f2:	684b      	ldr	r3, [r1, #4]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	dc05      	bgt.n	800c904 <__sflush_r+0x20>
 800c8f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	dc02      	bgt.n	800c904 <__sflush_r+0x20>
 800c8fe:	2000      	movs	r0, #0
 800c900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c904:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c906:	2e00      	cmp	r6, #0
 800c908:	d0f9      	beq.n	800c8fe <__sflush_r+0x1a>
 800c90a:	2300      	movs	r3, #0
 800c90c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c910:	682f      	ldr	r7, [r5, #0]
 800c912:	6a21      	ldr	r1, [r4, #32]
 800c914:	602b      	str	r3, [r5, #0]
 800c916:	d032      	beq.n	800c97e <__sflush_r+0x9a>
 800c918:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c91a:	89a3      	ldrh	r3, [r4, #12]
 800c91c:	075a      	lsls	r2, r3, #29
 800c91e:	d505      	bpl.n	800c92c <__sflush_r+0x48>
 800c920:	6863      	ldr	r3, [r4, #4]
 800c922:	1ac0      	subs	r0, r0, r3
 800c924:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c926:	b10b      	cbz	r3, 800c92c <__sflush_r+0x48>
 800c928:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c92a:	1ac0      	subs	r0, r0, r3
 800c92c:	2300      	movs	r3, #0
 800c92e:	4602      	mov	r2, r0
 800c930:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c932:	6a21      	ldr	r1, [r4, #32]
 800c934:	4628      	mov	r0, r5
 800c936:	47b0      	blx	r6
 800c938:	1c43      	adds	r3, r0, #1
 800c93a:	89a3      	ldrh	r3, [r4, #12]
 800c93c:	d106      	bne.n	800c94c <__sflush_r+0x68>
 800c93e:	6829      	ldr	r1, [r5, #0]
 800c940:	291d      	cmp	r1, #29
 800c942:	d82b      	bhi.n	800c99c <__sflush_r+0xb8>
 800c944:	4a29      	ldr	r2, [pc, #164]	; (800c9ec <__sflush_r+0x108>)
 800c946:	410a      	asrs	r2, r1
 800c948:	07d6      	lsls	r6, r2, #31
 800c94a:	d427      	bmi.n	800c99c <__sflush_r+0xb8>
 800c94c:	2200      	movs	r2, #0
 800c94e:	6062      	str	r2, [r4, #4]
 800c950:	04d9      	lsls	r1, r3, #19
 800c952:	6922      	ldr	r2, [r4, #16]
 800c954:	6022      	str	r2, [r4, #0]
 800c956:	d504      	bpl.n	800c962 <__sflush_r+0x7e>
 800c958:	1c42      	adds	r2, r0, #1
 800c95a:	d101      	bne.n	800c960 <__sflush_r+0x7c>
 800c95c:	682b      	ldr	r3, [r5, #0]
 800c95e:	b903      	cbnz	r3, 800c962 <__sflush_r+0x7e>
 800c960:	6560      	str	r0, [r4, #84]	; 0x54
 800c962:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c964:	602f      	str	r7, [r5, #0]
 800c966:	2900      	cmp	r1, #0
 800c968:	d0c9      	beq.n	800c8fe <__sflush_r+0x1a>
 800c96a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c96e:	4299      	cmp	r1, r3
 800c970:	d002      	beq.n	800c978 <__sflush_r+0x94>
 800c972:	4628      	mov	r0, r5
 800c974:	f7ff f9f6 	bl	800bd64 <_free_r>
 800c978:	2000      	movs	r0, #0
 800c97a:	6360      	str	r0, [r4, #52]	; 0x34
 800c97c:	e7c0      	b.n	800c900 <__sflush_r+0x1c>
 800c97e:	2301      	movs	r3, #1
 800c980:	4628      	mov	r0, r5
 800c982:	47b0      	blx	r6
 800c984:	1c41      	adds	r1, r0, #1
 800c986:	d1c8      	bne.n	800c91a <__sflush_r+0x36>
 800c988:	682b      	ldr	r3, [r5, #0]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d0c5      	beq.n	800c91a <__sflush_r+0x36>
 800c98e:	2b1d      	cmp	r3, #29
 800c990:	d001      	beq.n	800c996 <__sflush_r+0xb2>
 800c992:	2b16      	cmp	r3, #22
 800c994:	d101      	bne.n	800c99a <__sflush_r+0xb6>
 800c996:	602f      	str	r7, [r5, #0]
 800c998:	e7b1      	b.n	800c8fe <__sflush_r+0x1a>
 800c99a:	89a3      	ldrh	r3, [r4, #12]
 800c99c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9a0:	81a3      	strh	r3, [r4, #12]
 800c9a2:	e7ad      	b.n	800c900 <__sflush_r+0x1c>
 800c9a4:	690f      	ldr	r7, [r1, #16]
 800c9a6:	2f00      	cmp	r7, #0
 800c9a8:	d0a9      	beq.n	800c8fe <__sflush_r+0x1a>
 800c9aa:	0793      	lsls	r3, r2, #30
 800c9ac:	680e      	ldr	r6, [r1, #0]
 800c9ae:	bf08      	it	eq
 800c9b0:	694b      	ldreq	r3, [r1, #20]
 800c9b2:	600f      	str	r7, [r1, #0]
 800c9b4:	bf18      	it	ne
 800c9b6:	2300      	movne	r3, #0
 800c9b8:	eba6 0807 	sub.w	r8, r6, r7
 800c9bc:	608b      	str	r3, [r1, #8]
 800c9be:	f1b8 0f00 	cmp.w	r8, #0
 800c9c2:	dd9c      	ble.n	800c8fe <__sflush_r+0x1a>
 800c9c4:	6a21      	ldr	r1, [r4, #32]
 800c9c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c9c8:	4643      	mov	r3, r8
 800c9ca:	463a      	mov	r2, r7
 800c9cc:	4628      	mov	r0, r5
 800c9ce:	47b0      	blx	r6
 800c9d0:	2800      	cmp	r0, #0
 800c9d2:	dc06      	bgt.n	800c9e2 <__sflush_r+0xfe>
 800c9d4:	89a3      	ldrh	r3, [r4, #12]
 800c9d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9da:	81a3      	strh	r3, [r4, #12]
 800c9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800c9e0:	e78e      	b.n	800c900 <__sflush_r+0x1c>
 800c9e2:	4407      	add	r7, r0
 800c9e4:	eba8 0800 	sub.w	r8, r8, r0
 800c9e8:	e7e9      	b.n	800c9be <__sflush_r+0xda>
 800c9ea:	bf00      	nop
 800c9ec:	dfbffffe 	.word	0xdfbffffe

0800c9f0 <_fflush_r>:
 800c9f0:	b538      	push	{r3, r4, r5, lr}
 800c9f2:	690b      	ldr	r3, [r1, #16]
 800c9f4:	4605      	mov	r5, r0
 800c9f6:	460c      	mov	r4, r1
 800c9f8:	b913      	cbnz	r3, 800ca00 <_fflush_r+0x10>
 800c9fa:	2500      	movs	r5, #0
 800c9fc:	4628      	mov	r0, r5
 800c9fe:	bd38      	pop	{r3, r4, r5, pc}
 800ca00:	b118      	cbz	r0, 800ca0a <_fflush_r+0x1a>
 800ca02:	6a03      	ldr	r3, [r0, #32]
 800ca04:	b90b      	cbnz	r3, 800ca0a <_fflush_r+0x1a>
 800ca06:	f7fe f937 	bl	800ac78 <__sinit>
 800ca0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d0f3      	beq.n	800c9fa <_fflush_r+0xa>
 800ca12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ca14:	07d0      	lsls	r0, r2, #31
 800ca16:	d404      	bmi.n	800ca22 <_fflush_r+0x32>
 800ca18:	0599      	lsls	r1, r3, #22
 800ca1a:	d402      	bmi.n	800ca22 <_fflush_r+0x32>
 800ca1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca1e:	f7fe fb24 	bl	800b06a <__retarget_lock_acquire_recursive>
 800ca22:	4628      	mov	r0, r5
 800ca24:	4621      	mov	r1, r4
 800ca26:	f7ff ff5d 	bl	800c8e4 <__sflush_r>
 800ca2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca2c:	07da      	lsls	r2, r3, #31
 800ca2e:	4605      	mov	r5, r0
 800ca30:	d4e4      	bmi.n	800c9fc <_fflush_r+0xc>
 800ca32:	89a3      	ldrh	r3, [r4, #12]
 800ca34:	059b      	lsls	r3, r3, #22
 800ca36:	d4e1      	bmi.n	800c9fc <_fflush_r+0xc>
 800ca38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca3a:	f7fe fb17 	bl	800b06c <__retarget_lock_release_recursive>
 800ca3e:	e7dd      	b.n	800c9fc <_fflush_r+0xc>

0800ca40 <__swhatbuf_r>:
 800ca40:	b570      	push	{r4, r5, r6, lr}
 800ca42:	460c      	mov	r4, r1
 800ca44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ca48:	2900      	cmp	r1, #0
 800ca4a:	b096      	sub	sp, #88	; 0x58
 800ca4c:	4615      	mov	r5, r2
 800ca4e:	461e      	mov	r6, r3
 800ca50:	da0d      	bge.n	800ca6e <__swhatbuf_r+0x2e>
 800ca52:	89a3      	ldrh	r3, [r4, #12]
 800ca54:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ca58:	f04f 0100 	mov.w	r1, #0
 800ca5c:	bf0c      	ite	eq
 800ca5e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ca62:	2340      	movne	r3, #64	; 0x40
 800ca64:	2000      	movs	r0, #0
 800ca66:	6031      	str	r1, [r6, #0]
 800ca68:	602b      	str	r3, [r5, #0]
 800ca6a:	b016      	add	sp, #88	; 0x58
 800ca6c:	bd70      	pop	{r4, r5, r6, pc}
 800ca6e:	466a      	mov	r2, sp
 800ca70:	f000 f848 	bl	800cb04 <_fstat_r>
 800ca74:	2800      	cmp	r0, #0
 800ca76:	dbec      	blt.n	800ca52 <__swhatbuf_r+0x12>
 800ca78:	9901      	ldr	r1, [sp, #4]
 800ca7a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ca7e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ca82:	4259      	negs	r1, r3
 800ca84:	4159      	adcs	r1, r3
 800ca86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ca8a:	e7eb      	b.n	800ca64 <__swhatbuf_r+0x24>

0800ca8c <__smakebuf_r>:
 800ca8c:	898b      	ldrh	r3, [r1, #12]
 800ca8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ca90:	079d      	lsls	r5, r3, #30
 800ca92:	4606      	mov	r6, r0
 800ca94:	460c      	mov	r4, r1
 800ca96:	d507      	bpl.n	800caa8 <__smakebuf_r+0x1c>
 800ca98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ca9c:	6023      	str	r3, [r4, #0]
 800ca9e:	6123      	str	r3, [r4, #16]
 800caa0:	2301      	movs	r3, #1
 800caa2:	6163      	str	r3, [r4, #20]
 800caa4:	b002      	add	sp, #8
 800caa6:	bd70      	pop	{r4, r5, r6, pc}
 800caa8:	ab01      	add	r3, sp, #4
 800caaa:	466a      	mov	r2, sp
 800caac:	f7ff ffc8 	bl	800ca40 <__swhatbuf_r>
 800cab0:	9900      	ldr	r1, [sp, #0]
 800cab2:	4605      	mov	r5, r0
 800cab4:	4630      	mov	r0, r6
 800cab6:	f7ff f9c9 	bl	800be4c <_malloc_r>
 800caba:	b948      	cbnz	r0, 800cad0 <__smakebuf_r+0x44>
 800cabc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cac0:	059a      	lsls	r2, r3, #22
 800cac2:	d4ef      	bmi.n	800caa4 <__smakebuf_r+0x18>
 800cac4:	f023 0303 	bic.w	r3, r3, #3
 800cac8:	f043 0302 	orr.w	r3, r3, #2
 800cacc:	81a3      	strh	r3, [r4, #12]
 800cace:	e7e3      	b.n	800ca98 <__smakebuf_r+0xc>
 800cad0:	89a3      	ldrh	r3, [r4, #12]
 800cad2:	6020      	str	r0, [r4, #0]
 800cad4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cad8:	81a3      	strh	r3, [r4, #12]
 800cada:	9b00      	ldr	r3, [sp, #0]
 800cadc:	6163      	str	r3, [r4, #20]
 800cade:	9b01      	ldr	r3, [sp, #4]
 800cae0:	6120      	str	r0, [r4, #16]
 800cae2:	b15b      	cbz	r3, 800cafc <__smakebuf_r+0x70>
 800cae4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cae8:	4630      	mov	r0, r6
 800caea:	f000 f81d 	bl	800cb28 <_isatty_r>
 800caee:	b128      	cbz	r0, 800cafc <__smakebuf_r+0x70>
 800caf0:	89a3      	ldrh	r3, [r4, #12]
 800caf2:	f023 0303 	bic.w	r3, r3, #3
 800caf6:	f043 0301 	orr.w	r3, r3, #1
 800cafa:	81a3      	strh	r3, [r4, #12]
 800cafc:	89a3      	ldrh	r3, [r4, #12]
 800cafe:	431d      	orrs	r5, r3
 800cb00:	81a5      	strh	r5, [r4, #12]
 800cb02:	e7cf      	b.n	800caa4 <__smakebuf_r+0x18>

0800cb04 <_fstat_r>:
 800cb04:	b538      	push	{r3, r4, r5, lr}
 800cb06:	4d07      	ldr	r5, [pc, #28]	; (800cb24 <_fstat_r+0x20>)
 800cb08:	2300      	movs	r3, #0
 800cb0a:	4604      	mov	r4, r0
 800cb0c:	4608      	mov	r0, r1
 800cb0e:	4611      	mov	r1, r2
 800cb10:	602b      	str	r3, [r5, #0]
 800cb12:	f7f6 f9de 	bl	8002ed2 <_fstat>
 800cb16:	1c43      	adds	r3, r0, #1
 800cb18:	d102      	bne.n	800cb20 <_fstat_r+0x1c>
 800cb1a:	682b      	ldr	r3, [r5, #0]
 800cb1c:	b103      	cbz	r3, 800cb20 <_fstat_r+0x1c>
 800cb1e:	6023      	str	r3, [r4, #0]
 800cb20:	bd38      	pop	{r3, r4, r5, pc}
 800cb22:	bf00      	nop
 800cb24:	20002860 	.word	0x20002860

0800cb28 <_isatty_r>:
 800cb28:	b538      	push	{r3, r4, r5, lr}
 800cb2a:	4d06      	ldr	r5, [pc, #24]	; (800cb44 <_isatty_r+0x1c>)
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	4604      	mov	r4, r0
 800cb30:	4608      	mov	r0, r1
 800cb32:	602b      	str	r3, [r5, #0]
 800cb34:	f7f6 f9dd 	bl	8002ef2 <_isatty>
 800cb38:	1c43      	adds	r3, r0, #1
 800cb3a:	d102      	bne.n	800cb42 <_isatty_r+0x1a>
 800cb3c:	682b      	ldr	r3, [r5, #0]
 800cb3e:	b103      	cbz	r3, 800cb42 <_isatty_r+0x1a>
 800cb40:	6023      	str	r3, [r4, #0]
 800cb42:	bd38      	pop	{r3, r4, r5, pc}
 800cb44:	20002860 	.word	0x20002860

0800cb48 <_sbrk_r>:
 800cb48:	b538      	push	{r3, r4, r5, lr}
 800cb4a:	4d06      	ldr	r5, [pc, #24]	; (800cb64 <_sbrk_r+0x1c>)
 800cb4c:	2300      	movs	r3, #0
 800cb4e:	4604      	mov	r4, r0
 800cb50:	4608      	mov	r0, r1
 800cb52:	602b      	str	r3, [r5, #0]
 800cb54:	f7f6 f9e6 	bl	8002f24 <_sbrk>
 800cb58:	1c43      	adds	r3, r0, #1
 800cb5a:	d102      	bne.n	800cb62 <_sbrk_r+0x1a>
 800cb5c:	682b      	ldr	r3, [r5, #0]
 800cb5e:	b103      	cbz	r3, 800cb62 <_sbrk_r+0x1a>
 800cb60:	6023      	str	r3, [r4, #0]
 800cb62:	bd38      	pop	{r3, r4, r5, pc}
 800cb64:	20002860 	.word	0x20002860

0800cb68 <memcpy>:
 800cb68:	440a      	add	r2, r1
 800cb6a:	4291      	cmp	r1, r2
 800cb6c:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb70:	d100      	bne.n	800cb74 <memcpy+0xc>
 800cb72:	4770      	bx	lr
 800cb74:	b510      	push	{r4, lr}
 800cb76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb7e:	4291      	cmp	r1, r2
 800cb80:	d1f9      	bne.n	800cb76 <memcpy+0xe>
 800cb82:	bd10      	pop	{r4, pc}

0800cb84 <__assert_func>:
 800cb84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cb86:	4614      	mov	r4, r2
 800cb88:	461a      	mov	r2, r3
 800cb8a:	4b09      	ldr	r3, [pc, #36]	; (800cbb0 <__assert_func+0x2c>)
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	4605      	mov	r5, r0
 800cb90:	68d8      	ldr	r0, [r3, #12]
 800cb92:	b14c      	cbz	r4, 800cba8 <__assert_func+0x24>
 800cb94:	4b07      	ldr	r3, [pc, #28]	; (800cbb4 <__assert_func+0x30>)
 800cb96:	9100      	str	r1, [sp, #0]
 800cb98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cb9c:	4906      	ldr	r1, [pc, #24]	; (800cbb8 <__assert_func+0x34>)
 800cb9e:	462b      	mov	r3, r5
 800cba0:	f000 f844 	bl	800cc2c <fiprintf>
 800cba4:	f000 f854 	bl	800cc50 <abort>
 800cba8:	4b04      	ldr	r3, [pc, #16]	; (800cbbc <__assert_func+0x38>)
 800cbaa:	461c      	mov	r4, r3
 800cbac:	e7f3      	b.n	800cb96 <__assert_func+0x12>
 800cbae:	bf00      	nop
 800cbb0:	200000e4 	.word	0x200000e4
 800cbb4:	0800dadf 	.word	0x0800dadf
 800cbb8:	0800daec 	.word	0x0800daec
 800cbbc:	0800db1a 	.word	0x0800db1a

0800cbc0 <_calloc_r>:
 800cbc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cbc2:	fba1 2402 	umull	r2, r4, r1, r2
 800cbc6:	b94c      	cbnz	r4, 800cbdc <_calloc_r+0x1c>
 800cbc8:	4611      	mov	r1, r2
 800cbca:	9201      	str	r2, [sp, #4]
 800cbcc:	f7ff f93e 	bl	800be4c <_malloc_r>
 800cbd0:	9a01      	ldr	r2, [sp, #4]
 800cbd2:	4605      	mov	r5, r0
 800cbd4:	b930      	cbnz	r0, 800cbe4 <_calloc_r+0x24>
 800cbd6:	4628      	mov	r0, r5
 800cbd8:	b003      	add	sp, #12
 800cbda:	bd30      	pop	{r4, r5, pc}
 800cbdc:	220c      	movs	r2, #12
 800cbde:	6002      	str	r2, [r0, #0]
 800cbe0:	2500      	movs	r5, #0
 800cbe2:	e7f8      	b.n	800cbd6 <_calloc_r+0x16>
 800cbe4:	4621      	mov	r1, r4
 800cbe6:	f7fe f9c3 	bl	800af70 <memset>
 800cbea:	e7f4      	b.n	800cbd6 <_calloc_r+0x16>

0800cbec <__ascii_mbtowc>:
 800cbec:	b082      	sub	sp, #8
 800cbee:	b901      	cbnz	r1, 800cbf2 <__ascii_mbtowc+0x6>
 800cbf0:	a901      	add	r1, sp, #4
 800cbf2:	b142      	cbz	r2, 800cc06 <__ascii_mbtowc+0x1a>
 800cbf4:	b14b      	cbz	r3, 800cc0a <__ascii_mbtowc+0x1e>
 800cbf6:	7813      	ldrb	r3, [r2, #0]
 800cbf8:	600b      	str	r3, [r1, #0]
 800cbfa:	7812      	ldrb	r2, [r2, #0]
 800cbfc:	1e10      	subs	r0, r2, #0
 800cbfe:	bf18      	it	ne
 800cc00:	2001      	movne	r0, #1
 800cc02:	b002      	add	sp, #8
 800cc04:	4770      	bx	lr
 800cc06:	4610      	mov	r0, r2
 800cc08:	e7fb      	b.n	800cc02 <__ascii_mbtowc+0x16>
 800cc0a:	f06f 0001 	mvn.w	r0, #1
 800cc0e:	e7f8      	b.n	800cc02 <__ascii_mbtowc+0x16>

0800cc10 <__ascii_wctomb>:
 800cc10:	b149      	cbz	r1, 800cc26 <__ascii_wctomb+0x16>
 800cc12:	2aff      	cmp	r2, #255	; 0xff
 800cc14:	bf85      	ittet	hi
 800cc16:	238a      	movhi	r3, #138	; 0x8a
 800cc18:	6003      	strhi	r3, [r0, #0]
 800cc1a:	700a      	strbls	r2, [r1, #0]
 800cc1c:	f04f 30ff 	movhi.w	r0, #4294967295
 800cc20:	bf98      	it	ls
 800cc22:	2001      	movls	r0, #1
 800cc24:	4770      	bx	lr
 800cc26:	4608      	mov	r0, r1
 800cc28:	4770      	bx	lr
	...

0800cc2c <fiprintf>:
 800cc2c:	b40e      	push	{r1, r2, r3}
 800cc2e:	b503      	push	{r0, r1, lr}
 800cc30:	4601      	mov	r1, r0
 800cc32:	ab03      	add	r3, sp, #12
 800cc34:	4805      	ldr	r0, [pc, #20]	; (800cc4c <fiprintf+0x20>)
 800cc36:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc3a:	6800      	ldr	r0, [r0, #0]
 800cc3c:	9301      	str	r3, [sp, #4]
 800cc3e:	f7ff fd37 	bl	800c6b0 <_vfiprintf_r>
 800cc42:	b002      	add	sp, #8
 800cc44:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc48:	b003      	add	sp, #12
 800cc4a:	4770      	bx	lr
 800cc4c:	200000e4 	.word	0x200000e4

0800cc50 <abort>:
 800cc50:	b508      	push	{r3, lr}
 800cc52:	2006      	movs	r0, #6
 800cc54:	f000 f82c 	bl	800ccb0 <raise>
 800cc58:	2001      	movs	r0, #1
 800cc5a:	f7f6 f8eb 	bl	8002e34 <_exit>

0800cc5e <_raise_r>:
 800cc5e:	291f      	cmp	r1, #31
 800cc60:	b538      	push	{r3, r4, r5, lr}
 800cc62:	4604      	mov	r4, r0
 800cc64:	460d      	mov	r5, r1
 800cc66:	d904      	bls.n	800cc72 <_raise_r+0x14>
 800cc68:	2316      	movs	r3, #22
 800cc6a:	6003      	str	r3, [r0, #0]
 800cc6c:	f04f 30ff 	mov.w	r0, #4294967295
 800cc70:	bd38      	pop	{r3, r4, r5, pc}
 800cc72:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800cc74:	b112      	cbz	r2, 800cc7c <_raise_r+0x1e>
 800cc76:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc7a:	b94b      	cbnz	r3, 800cc90 <_raise_r+0x32>
 800cc7c:	4620      	mov	r0, r4
 800cc7e:	f000 f831 	bl	800cce4 <_getpid_r>
 800cc82:	462a      	mov	r2, r5
 800cc84:	4601      	mov	r1, r0
 800cc86:	4620      	mov	r0, r4
 800cc88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc8c:	f000 b818 	b.w	800ccc0 <_kill_r>
 800cc90:	2b01      	cmp	r3, #1
 800cc92:	d00a      	beq.n	800ccaa <_raise_r+0x4c>
 800cc94:	1c59      	adds	r1, r3, #1
 800cc96:	d103      	bne.n	800cca0 <_raise_r+0x42>
 800cc98:	2316      	movs	r3, #22
 800cc9a:	6003      	str	r3, [r0, #0]
 800cc9c:	2001      	movs	r0, #1
 800cc9e:	e7e7      	b.n	800cc70 <_raise_r+0x12>
 800cca0:	2400      	movs	r4, #0
 800cca2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cca6:	4628      	mov	r0, r5
 800cca8:	4798      	blx	r3
 800ccaa:	2000      	movs	r0, #0
 800ccac:	e7e0      	b.n	800cc70 <_raise_r+0x12>
	...

0800ccb0 <raise>:
 800ccb0:	4b02      	ldr	r3, [pc, #8]	; (800ccbc <raise+0xc>)
 800ccb2:	4601      	mov	r1, r0
 800ccb4:	6818      	ldr	r0, [r3, #0]
 800ccb6:	f7ff bfd2 	b.w	800cc5e <_raise_r>
 800ccba:	bf00      	nop
 800ccbc:	200000e4 	.word	0x200000e4

0800ccc0 <_kill_r>:
 800ccc0:	b538      	push	{r3, r4, r5, lr}
 800ccc2:	4d07      	ldr	r5, [pc, #28]	; (800cce0 <_kill_r+0x20>)
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	4604      	mov	r4, r0
 800ccc8:	4608      	mov	r0, r1
 800ccca:	4611      	mov	r1, r2
 800cccc:	602b      	str	r3, [r5, #0]
 800ccce:	f7f6 f8a1 	bl	8002e14 <_kill>
 800ccd2:	1c43      	adds	r3, r0, #1
 800ccd4:	d102      	bne.n	800ccdc <_kill_r+0x1c>
 800ccd6:	682b      	ldr	r3, [r5, #0]
 800ccd8:	b103      	cbz	r3, 800ccdc <_kill_r+0x1c>
 800ccda:	6023      	str	r3, [r4, #0]
 800ccdc:	bd38      	pop	{r3, r4, r5, pc}
 800ccde:	bf00      	nop
 800cce0:	20002860 	.word	0x20002860

0800cce4 <_getpid_r>:
 800cce4:	f7f6 b88e 	b.w	8002e04 <_getpid>

0800cce8 <_init>:
 800cce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccea:	bf00      	nop
 800ccec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccee:	bc08      	pop	{r3}
 800ccf0:	469e      	mov	lr, r3
 800ccf2:	4770      	bx	lr

0800ccf4 <_fini>:
 800ccf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccf6:	bf00      	nop
 800ccf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ccfa:	bc08      	pop	{r3}
 800ccfc:	469e      	mov	lr, r3
 800ccfe:	4770      	bx	lr
