

================================================================
== Vivado HLS Report for 'image_filter_fh_PadImage_480_640_51_s'
================================================================
* Date:           Wed Jun  3 13:51:22 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        image_filter_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.50|      5.55|        0.81|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  366925|  366925|  366925|  366925|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  366923|  366923|         4|          1|          1|  366921|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: output_1 [1/1] 0.00ns
:0  %output_1 = alloca float, align 4

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(float* %out_data_stream_V, [8 x i8]* @str64, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str65, [1 x i8]* @str65, [8 x i8]* @str64)

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(float* %in_data_stream_V, [8 x i8]* @str60, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str61, [1 x i8]* @str61, [8 x i8]* @str60)

ST_1: stg_10 [1/1] 1.57ns
:3  br label %.preheader


 <State 2>: 5.51ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]

ST_2: i [1/1] 0.00ns
.preheader:1  %i = phi i10 [ 0, %0 ], [ %i_mid2, %._crit_edge ]

ST_2: asd [1/1] 0.00ns
.preheader:2  %asd = phi i10 [ 0, %0 ], [ %asd_1, %._crit_edge ]

ST_2: exitcond_flatten [1/1] 2.33ns
.preheader:4  %exitcond_flatten = icmp eq i19 %indvar_flatten, -157367

ST_2: indvar_flatten_next [1/1] 2.08ns
.preheader:5  %indvar_flatten_next = add i19 %indvar_flatten, 1

ST_2: stg_16 [1/1] 0.00ns
.preheader:6  br i1 %exitcond_flatten, label %6, label %.preheader.preheader

ST_2: exitcond [1/1] 2.07ns
.preheader.preheader:1  %exitcond = icmp eq i10 %asd, -333

ST_2: asd_mid2 [1/1] 1.37ns
.preheader.preheader:2  %asd_mid2 = select i1 %exitcond, i10 0, i10 %asd

ST_2: i_s [1/1] 1.84ns
.preheader.preheader:3  %i_s = add i10 %i, 1

ST_2: i_mid2 [1/1] 1.37ns
.preheader.preheader:4  %i_mid2 = select i1 %exitcond, i10 %i_s, i10 %i

ST_2: tmp [1/1] 2.07ns
.preheader.preheader:5  %tmp = icmp ult i10 %i_mid2, 480

ST_2: tmp_s [1/1] 2.07ns
.preheader.preheader:6  %tmp_s = icmp eq i10 %i_mid2, 479

ST_2: tmp_2 [1/1] 2.07ns
.preheader.preheader:9  %tmp_2 = icmp ult i10 %asd_mid2, -384

ST_2: stg_24 [1/1] 0.00ns
.preheader.preheader:10  br i1 %tmp, label %1, label %4

ST_2: stg_25 [1/1] 0.00ns
:4  br i1 %tmp_s, label %3, label %._crit_edge2

ST_2: asd_1 [1/1] 1.84ns
._crit_edge:6  %asd_1 = add i10 %asd_mid2, 1


 <State 3>: 5.55ns
ST_3: output_2 [1/1] 0.00ns
.preheader:3  %output_2 = load float* %output_1, align 4

ST_3: stg_28 [1/1] 1.57ns
:0  br i1 %tmp_2, label %5, label %._crit_edge

ST_3: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = zext i10 %asd_mid2 to i64

ST_3: linebuffer_addr [1/1] 0.00ns
:1  %linebuffer_addr = getelementptr inbounds [640 x float]* @linebuffer, i64 0, i64 %tmp_7

ST_3: output [2/2] 2.71ns
:2  %output = load float* %linebuffer_addr, align 4

ST_3: stg_32 [1/1] 1.57ns
:0  br i1 %tmp_2, label %2, label %._crit_edge

ST_3: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_3: stg_34 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_3: tmp_6 [1/1] 2.84ns
:2  %tmp_6 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %in_data_stream_V)

ST_3: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_4)

ST_3: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = zext i10 %asd_mid2 to i64

ST_3: linebuffer_addr_1 [1/1] 0.00ns
:1  %linebuffer_addr_1 = getelementptr inbounds [640 x float]* @linebuffer, i64 0, i64 %tmp_8

ST_3: stg_39 [1/1] 2.71ns
:2  store float %tmp_6, float* %linebuffer_addr_1, align 4

ST_3: stg_40 [1/1] 0.00ns
._crit_edge2:0  store float %tmp_6, float* %output_1, align 4


 <State 4>: 4.28ns
ST_4: output [1/2] 2.71ns
:2  %output = load float* %linebuffer_addr, align 4

ST_4: stg_42 [1/1] 1.57ns
:3  br label %._crit_edge

ST_4: stg_43 [1/1] 1.57ns
._crit_edge2:1  br label %._crit_edge


 <State 5>: 2.84ns
ST_5: stg_44 [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 366921, i64 366921, i64 366921)

ST_5: tmp_1 [1/1] 0.00ns
.preheader.preheader:7  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1837)

ST_5: stg_46 [1/1] 0.00ns
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1807) nounwind

ST_5: stg_47 [1/1] 0.00ns
:3  br label %._crit_edge2

ST_5: tmp_5 [1/1] 0.00ns
._crit_edge:0  %tmp_5 = phi float [ %output, %5 ], [ %tmp_6, %._crit_edge2 ], [ %output_2, %1 ], [ %output_2, %4 ]

ST_5: tmp_9 [1/1] 0.00ns
._crit_edge:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1829)

ST_5: stg_50 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1807) nounwind

ST_5: stg_51 [1/1] 2.84ns
._crit_edge:3  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %out_data_stream_V, float %tmp_5)

ST_5: empty_11 [1/1] 0.00ns
._crit_edge:4  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1829, i32 %tmp_9)

ST_5: empty_12 [1/1] 0.00ns
._crit_edge:5  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1837, i32 %tmp_1)

ST_5: stg_54 [1/1] 0.00ns
._crit_edge:7  br label %.preheader


 <State 6>: 0.00ns
ST_6: stg_55 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
