ISim log file
Running: C:\Users\152\Documents\CSM152A-Project4\Lab4\boss_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/152/Documents/CSM152A-Project4/Lab4/boss_tb_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/152/Documents/CSM152A-Project4/Lab4/boss_tb.v" Line 76.  For instance boss_tb/bossCollisions/, width 10 of formal port bossX is not equal to width 1 of actual signal bossX.
WARNING: File "C:/Users/152/Documents/CSM152A-Project4/Lab4/boss_tb.v" Line 76.  For instance boss_tb/bossCollisions/, width 9 of formal port bossY is not equal to width 1 of actual signal bossY.
WARNING: File "C:/Users/152/Documents/CSM152A-Project4/Lab4/boss_tb.v" Line 76.  For instance boss_tb/bossCollisions/, width 10 of formal port bossW is not equal to width 1 of actual signal bossW.
WARNING: File "C:/Users/152/Documents/CSM152A-Project4/Lab4/boss_tb.v" Line 76.  For instance boss_tb/bossCollisions/, width 9 of formal port bossH is not equal to width 1 of actual signal bossH.
WARNING: File "C:/Users/152/Documents/CSM152A-Project4/Lab4/boss_tb.v" Line 78.  For instance boss_tb/bossCollisions/, width 10 of formal port projW is not equal to width 1 of actual signal playerProjW.
Time resolution is 1 ps
# onerror resume
# wave add /
