---
layout: post
title: "[Verilog] Procedures"
category: education
---

---

# ğŸ“˜ Procedures

---

## âœ… Always blocks (combinational)

```verilog
module top_module(
    input a, 
    input b,
    output wire out_assign,
    output reg out_alwaysblock
);

    assign out_assign = a & b;

    always @(*) begin
        out_alwaysblock = a & b;
    end

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- `assign`ì€ wireì—ë§Œ ì‚¬ìš©, `always`ëŠ” reg ë³€ìˆ˜ì— ì‚¬ìš©  
- combinational always blockì€ `always @(*)`ë¡œ ì„ ì–¸  
- assignê³¼ always blockì€ ë™ì¼í•œ ì¡°í•© ë…¼ë¦¬ë¥¼ ìƒì„±í•  ìˆ˜ ìˆìŒ  

---

## âœ… Always blocks (clocked)

```verilog
module top_module(
    input clk,
    input a,
    input b,
    output wire out_assign,
    output reg out_always_comb,
    output reg out_always_ff
);

    assign out_assign = a ^ b;

    always @(*) begin
        out_always_comb = a ^ b;
    end

    always @(posedge clk) begin
        out_always_ff <= a ^ b;
    end

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- `always @(*)`ëŠ” ì¡°í•©ë…¼ë¦¬, `always @(posedge clk)`ëŠ” ìˆœì°¨ë…¼ë¦¬  
- clocked always blockì—ì„œëŠ” non-blocking assignment (`<=`) ì‚¬ìš©í•´ì•¼ ì•ˆì „í•¨  
- ì‹œë®¬ë ˆì´í„°ì™€ í•©ì„± ê²°ê³¼ë¥¼ ì¼ì¹˜ì‹œí‚¤ê¸° ìœ„í•´ ë°˜ë“œì‹œ ê·œì¹™ ì¤€ìˆ˜í•  ê²ƒ

---

## âœ… If statement

```verilog
module top_module(
    input a,
    input b,
    input sel_b1,
    input sel_b2,
    output wire out_assign,
    output reg out_always
);

    assign out_assign = (sel_b1 & sel_b2) ? b : a;

    always @(*) begin
        if (sel_b1 & sel_b2)
            out_always = b;
        else
            out_always = a;
    end

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- `assign`ì˜ ì‚¼í•­ ì—°ì‚°ìì™€ `always`ì˜ ifë¬¸ì€ ë™ì¼í•œ ë…¼ë¦¬ë¥¼ í‘œí˜„í•  ìˆ˜ ìˆìŒ  
- ifë¬¸ì—ì„œ ì¶œë ¥ì— í•­ìƒ ê°’ì´ í• ë‹¹ë˜ì–´ì•¼ ë˜ì¹˜ë¥¼ í”¼í•  ìˆ˜ ìˆìŒ

---

## âœ… If statement latches

```verilog
module top_module (
    input      cpu_overheated,
    output reg shut_off_computer,
    input      arrived,
    input      gas_tank_empty,
    output reg keep_driving
);

    always @(*) begin
        if (cpu_overheated)
            shut_off_computer = 1;
        else
            shut_off_computer = 0;
    end

    always @(*) begin
        if (~arrived)
            keep_driving = ~gas_tank_empty;
        else
            keep_driving = 0;
    end

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- ifë¬¸ì—ì„œ **ëª¨ë“  ì¡°ê±´ì— ëŒ€í•´ ì¶œë ¥ì´ í• ë‹¹ë˜ì§€ ì•Šìœ¼ë©´ ë˜ì¹˜ê°€ ìƒê¹€**  
- else ì ˆì„ ë°˜ë“œì‹œ í¬í•¨í•˜ê±°ë‚˜, ì´ˆê¸°í™” ê°’ì„ í•­ìƒ ì£¼ëŠ” ë°©ì‹ìœ¼ë¡œ ë°©ì§€  
- ë˜ì¹˜ëŠ” ì˜ë„ì ì´ ì•„ë‹ˆë¼ë©´ ëŒ€ë¶€ë¶„ ë²„ê·¸ë¡œ ê°„ì£¼ë¨

---

## âœ… Case statement

```verilog
module top_module ( 
    input [2:0] sel, 
    input [3:0] data0,
    input [3:0] data1,
    input [3:0] data2,
    input [3:0] data3,
    input [3:0] data4,
    input [3:0] data5,
    output reg [3:0] out );

    always @(*) begin
        case (sel)
            3'd0: out = data0;
            3'd1: out = data1;
            3'd2: out = data2;
            3'd3: out = data3;
            3'd4: out = data4;
            3'd5: out = data5;
            default: out = 4'd0;
        endcase
    end

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- case ë¬¸ì€ if-elseë³´ë‹¤ ê°€ë…ì„±ì´ ì¢‹ê³ , ë§ì€ ì„ íƒì§€ë¥¼ ë‹¤ë£° ë•Œ í¸ë¦¬  
- `endcase`ë¡œ ê¼­ ë‹«ì•„ì•¼ í•˜ë©°, defaultëŠ” ì„ íƒì ìœ¼ë¡œ ì‚¬ìš©  
- í•­ìƒ ëª¨ë“  ì¡°ê±´ì—ì„œ ì¶œë ¥ê°’ì´ ì •ì˜ë˜ì–´ì•¼ ë˜ì¹˜ë¥¼ í”¼í•  ìˆ˜ ìˆìŒ

---

## âœ… Priority encoder

```verilog
module top_module (
    input [3:0] in,
    output reg [1:0] pos
);

    always @(*) begin
        if (in[0])
            pos = 2'd0;
        else if (in[1])
            pos = 2'd1;
        else if (in[2])
            pos = 2'd2;
        else if (in[3])
            pos = 2'd3;
        else
            pos = 2'd0;
    end

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- ì—¬ëŸ¬ ì…ë ¥ ì¤‘ ìš°ì„ ìˆœìœ„ê°€ ê°€ì¥ ë†’ì€ 1ì˜ ì¸ë±ìŠ¤ë¥¼ ì¶œë ¥  
- ifë¬¸ì€ ìš°ì„ ìˆœìœ„ë¥¼ í‘œí˜„í•˜ê¸° ì‰¬ìš´ êµ¬ì¡°ì§€ë§Œ, ëª¨ë“  ê²½ìš°ë¥¼ ì²˜ë¦¬í•´ì•¼ í•¨  
- ë§ˆì§€ë§‰ elseê°€ ì—†ìœ¼ë©´ ë˜ì¹˜ ë°œìƒ ìœ„í—˜ ìˆìŒ

---

## âœ… Priority encoder with casez

```verilog
module top_module (
    input [7:0] in,
    output reg [2:0] pos
);

    always @(*) begin
        casez (in)
            8'bzzzzzzz1: pos = 3'd0;
            8'bzzzzzz10: pos = 3'd1;
            8'bzzzzz100: pos = 3'd2;
            8'bzzzz1000: pos = 3'd3;
            8'bzzz10000: pos = 3'd4;
            8'bzz100000: pos = 3'd5;
            8'bz1000000: pos = 3'd6;
            8'b10000000: pos = 3'd7;
            default:     pos = 3'd0;
        endcase
    end
endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- `casez`ëŠ” `z` ë˜ëŠ” `?`ë¥¼ **don't care ë¹„íŠ¸ë¡œ ì·¨ê¸‰**í•˜ì—¬ ë¹„êµ  
- ê°€ì¥ ìš°ì„ ìˆœìœ„ ë†’ì€ 1ì˜ ìœ„ì¹˜ë¥¼ ì°¾ê¸° ìœ„í•œ ê°„ê²°í•œ ë°©ë²•  
- ì²« ë²ˆì§¸ ë§¤ì¹­ í•­ëª©ì´ ì„ íƒë¨ â†’ ìˆœì„œê°€ ì¤‘ìš”í•¨!  

---

## âœ… Avoiding latches

```verilog
module top_module (
    input [15:0] scancode,
    output reg left,
    output reg down,
    output reg right,
    output reg up
);

    always @(*) begin
        up = 0; down = 0; left = 0; right = 0;
        case (scancode)
            16'he06b: left = 1;
            16'he072: down = 1;
            16'he074: right = 1;
            16'he075: up = 1;
        endcase
    end

endmodule
```

ğŸ“Œ **í¬ì¸íŠ¸**  
- ëª¨ë“  ì¶œë ¥ì— ëŒ€í•´ **ê¸°ë³¸ê°’ì„ ë¨¼ì € ì„¤ì •** â†’ ì´í›„ caseì—ì„œ í•„ìš”í•œ ê²ƒë§Œ ìˆ˜ì •  
- ì´ë ‡ê²Œ í•˜ë©´ defaultê°€ ì—†ì–´ë„ latchê°€ ìƒê¸°ì§€ ì•ŠìŒ  
- scancodeë¥¼ ê¸°ë°˜ìœ¼ë¡œ ë°©í–¥í‚¤ ì…ë ¥ ì¸ì‹í•˜ëŠ” íšŒë¡œ  
