#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun 16 15:12:08 2025
# Process ID: 16656
# Current directory: C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10124 C:\Users\george.york\Documents\ECE485_code\ece485_finalproject_stage3\ece485_finalproject_stage3.xpr
# Log file: C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/vivado.log
# Journal file: C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_riscv_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/alu.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/alu_control.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_control
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/control_unit.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/data_mem.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/immediate_generator.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity immediate_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/instr_mem.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity instr_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/pc.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pc_live
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/pipeline_registers.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipeline_registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/reg_file.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg_file
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/riscv_pipeline.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity riscv_pipeline
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/tb_riscv_pipeline.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_riscv_pipeline
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6a3dc803c00148cb91a7af8bcb3e7cb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_riscv_pipeline_behav xil_defaultlib.tb_riscv_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pc_live [pc_live_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_registers [pipeline_registers_default]
Compiling architecture behavioral of entity xil_defaultlib.instr_mem [instr_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.immediate_generator [immediate_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.riscv_pipeline [riscv_pipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_riscv_pipeline
Built simulation snapshot tb_riscv_pipeline_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.sim/sim_1/behav/xsim/xsim.dir/tb_riscv_pipeline_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 16 15:13:01 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 806.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_pipeline_behav -key {Behavioral:sim_1:Functional:tb_riscv_pipeline} -tclbatch {tb_riscv_pipeline.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_riscv_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 812.762 ; gain = 5.766
open_wave_config {C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/tb_riscv_pipeline_behav.wcfg}
run 800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 847.863 ; gain = 14.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_riscv_pipeline' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_riscv_pipeline_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/pipeline_registers.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipeline_registers
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/riscv_pipeline.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity riscv_pipeline
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6a3dc803c00148cb91a7af8bcb3e7cb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_riscv_pipeline_behav xil_defaultlib.tb_riscv_pipeline -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.pc_live [pc_live_default]
Compiling architecture behavioral of entity xil_defaultlib.pipeline_registers [pipeline_registers_default]
Compiling architecture behavioral of entity xil_defaultlib.instr_mem [instr_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.immediate_generator [immediate_generator_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_control [alu_control_default]
Compiling architecture behavioral of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.data_mem [data_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.riscv_pipeline [riscv_pipeline_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_riscv_pipeline
Built simulation snapshot tb_riscv_pipeline_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/ece485_finalproject_stage3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_riscv_pipeline_behav -key {Behavioral:sim_1:Functional:tb_riscv_pipeline} -tclbatch {tb_riscv_pipeline.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_riscv_pipeline.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_riscv_pipeline_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_wave_config {C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/tb_riscv_pipeline_behav.wcfg}
current_wave_config {tb_riscv_pipeline_behav.wcfg}
tb_riscv_pipeline_behav.wcfg
add_wave {{/tb_riscv_pipeline/uut/if_id_pc}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
tb_riscv_pipeline_behav.wcfg
add_wave {{/tb_riscv_pipeline/uut/id_ex_alu_result}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
tb_riscv_pipeline_behav.wcfg
add_wave {{/tb_riscv_pipeline/uut/ex_mem_alu_result}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
tb_riscv_pipeline_behav.wcfg
add_wave {{/tb_riscv_pipeline/uut/mem_wb_alu_result}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
tb_riscv_pipeline_behav.wcfg
add_wave {{/tb_riscv_pipeline/uut/if_id_reg_write}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
tb_riscv_pipeline_behav.wcfg
add_wave {{/tb_riscv_pipeline/uut/id_ex_reg_write}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
tb_riscv_pipeline_behav.wcfg
add_wave {{/tb_riscv_pipeline/uut/ex_mem_reg_write}} 
current_wave_config {tb_riscv_pipeline_behav.wcfg}
tb_riscv_pipeline_behav.wcfg
add_wave {{/tb_riscv_pipeline/uut/mem_wb_reg_write}} 
run 800 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 800 ns
save_wave_config {C:/Users/george.york/Documents/ECE485_code/ece485_finalproject_stage3/tb_riscv_pipeline_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 16 16:05:46 2025...
