(kicad_pcb (version 20171130) (host pcbnew "(6.0.0-rc1-dev-316-ga88831d7a)")

  (general
    (thickness 1.6)
    (drawings 0)
    (tracks 0)
    (zones 0)
    (modules 9)
    (nets 233)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (1 In1.Cu signal)
    (2 In2.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.125)
    (user_trace_width 0.125)
    (user_trace_width 0.25)
    (user_trace_width 0.328)
    (trace_clearance 0.125)
    (zone_clearance 0.508)
    (zone_45_only no)
    (trace_min 0.125)
    (via_size 0.6)
    (via_drill 0.254)
    (via_min_size 0.458)
    (via_min_drill 0.254)
    (user_via 0.458 0.254)
    (user_via 0.6 0.254)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.05)
    (segment_width 0.125)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 0.75 0.75)
    (mod_text_width 0.125)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.05)
    (aux_axis_origin 0 0)
    (visible_elements FFFDFF7F)
    (pcbplotparams
      (layerselection 0x010fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 1)
      (scaleselection 1)
      (outputdirectory ""))
  )

  (net 0 "")
  (net 1 "/Power Supply/GND")
  (net 2 "Net-(U2-PadG10)")
  (net 3 "/Power Supply/1V8")
  (net 4 "/Power Supply/3V3")
  (net 5 "/Power Supply/1V0")
  (net 6 "/Power Supply/2V5")
  (net 7 /RAM/RAM1_DQ0)
  (net 8 /RAM/RAM0_DQ7)
  (net 9 /RAM/RAM0_DQ5)
  (net 10 /RAM/RAM0_DQ4)
  (net 11 /RAM/RAM0_DQ1)
  (net 12 /RAM/RAM1_DQ2)
  (net 13 /RAM/RAM1_DQS)
  (net 14 /RAM/RAM0_DQ6)
  (net 15 /RAM/RAM0_DQ3)
  (net 16 /RAM/RAM0_DQ2)
  (net 17 /RAM/RAM0_DQ0)
  (net 18 /RAM/RAM1_DQ1)
  (net 19 /RAM/RAM0_PSC_N)
  (net 20 /RAM/RAM0_PSC_P)
  (net 21 /RAM/RAM1_CS_N)
  (net 22 /RAM/RAM0_RST_N)
  (net 23 /RAM/RAM0_CS_N)
  (net 24 /RAM/RAM1_DQ4)
  (net 25 /RAM/RAM1_DQ6)
  (net 26 /RAM/RAM1_DQ7)
  (net 27 /RAM/RAM0_CK_N)
  (net 28 /RAM/RAM0_CK_P)
  (net 29 /RAM/RAM1_DQ5)
  (net 30 /RAM/RAM1_CK_N)
  (net 31 /RAM/RAM1_PSC_P)
  (net 32 /RAM/RAM0_DQS)
  (net 33 /RAM/RAM1_CK_P)
  (net 34 /RAM/RAM1_RST_N)
  (net 35 /RAM/RAM1_DQ3)
  (net 36 /RAM/RAM1_PSC_N)
  (net 37 /RAM/GND)
  (net 38 /RAM/1V8)
  (net 39 "Net-(U5-Pad16)")
  (net 40 "Net-(U5-Pad14)")
  (net 41 "Net-(U5-Pad1)")
  (net 42 /Ethernet/ETH_A_P)
  (net 43 /Ethernet/ETH_A_N)
  (net 44 "Net-(U5-Pad4)")
  (net 45 /Ethernet/ETH_B_P)
  (net 46 /Ethernet/ETH_B_N)
  (net 47 /Ethernet/ETH_C_P)
  (net 48 /Ethernet/ETH_C_N)
  (net 49 /Ethernet/ETH_D_P)
  (net 50 /Ethernet/ETH_D_N)
  (net 51 "Net-(U5-Pad29)")
  (net 52 "Net-(U7-PadPAD)")
  (net 53 /Ethernet/RGMII_RST_N)
  (net 54 /Ethernet/RGMII_MDIO)
  (net 55 /Ethernet/RGMII_TX_CLK)
  (net 56 /Ethernet/RGMII_TXD3)
  (net 57 /Ethernet/RGMII_TXD2)
  (net 58 /Ethernet/RGMII_TXD1)
  (net 59 /Ethernet/RGMII_TXD0)
  (net 60 /Ethernet/RGMII_MDC)
  (net 61 /Ethernet/RGMII_RX_CLK)
  (net 62 /Ethernet/RGMII_RX_DV)
  (net 63 /Ethernet/RGMII_RXD0)
  (net 64 /Ethernet/RGMII_RXD1)
  (net 65 /Ethernet/RGMII_RXD2)
  (net 66 /Ethernet/RGMII_RXD3)
  (net 67 /Ethernet/RGMII_TX_EN)
  (net 68 /MCU/3V3)
  (net 69 /MCU/QSPI_DQ3)
  (net 70 /MCU/QSPI_DQ0)
  (net 71 /MCU/QSPI_CS_N)
  (net 72 /MCU/QSPI_DQ1)
  (net 73 /MCU/QSPI_DQ2)
  (net 74 /MCU/DCMI_PIXCLK)
  (net 75 /MCU/DCMI_VSYNC)
  (net 76 /MCU/DCMI_HSYNC)
  (net 77 /MCU/RMII_REFCLK)
  (net 78 /MCU/RMII_TXD0)
  (net 79 /MCU/RMII_MDIO)
  (net 80 /MCU/RMII_MDC)
  (net 81 /MCU/RMII_CRS_DV)
  (net 82 /MCU/RMII_TXD1)
  (net 83 /MCU/RMII_RXD1)
  (net 84 /MCU/RMII_RXD0)
  (net 85 /MCU/RMII_TX_EN)
  (net 86 /MCU/DCMI_D2)
  (net 87 /MCU/DCMI_D1)
  (net 88 /MCU/DCMI_D7)
  (net 89 /MCU/DCMI_D0)
  (net 90 /MCU/DCMI_D6)
  (net 91 /MCU/DCMI_D5)
  (net 92 /MCU/DCMI_D4)
  (net 93 /MCU/DCMI_D3)
  (net 94 /RAM/GPIO_1V8_16)
  (net 95 /RAM/GPIO_1V8_17)
  (net 96 /RAM/GPIO_1V8_14)
  (net 97 /RAM/GPIO_1V8_15)
  (net 98 /RAM/GPIO_1V8_12)
  (net 99 /RAM/GPIO_1V8_13)
  (net 100 /RAM/GPIO_1V8_10)
  (net 101 /RAM/GPIO_1V8_11)
  (net 102 /RAM/GPIO_1V8_8)
  (net 103 /RAM/GPIO_1V8_9)
  (net 104 /RAM/GPIO_1V8_6)
  (net 105 /RAM/GPIO_1V8_7)
  (net 106 /RAM/GPIO_1V8_4)
  (net 107 /RAM/GPIO_1V8_5)
  (net 108 /RAM/GPIO_1V8_2)
  (net 109 /RAM/GPIO_1V8_3)
  (net 110 /RAM/GPIO_1V8_0)
  (net 111 /RAM/GPIO_1V8_1)
  (net 112 /FPGA/GPIO_2V5_1)
  (net 113 /FPGA/LVDS_DQ8_N)
  (net 114 /FPGA/GPIO_2V5_0)
  (net 115 /FPGA/LVDS_DQ8_P)
  (net 116 /FPGA/LVDS_DQ6_N)
  (net 117 /FPGA/LVDS_DQ7_N)
  (net 118 /FPGA/LVDS_DQ6_P)
  (net 119 /FPGA/LVDS_DQ7_P)
  (net 120 /FPGA/LVDS_DQ4_N)
  (net 121 /FPGA/LVDS_DQ5_N)
  (net 122 /FPGA/LVDS_DQ4_P)
  (net 123 /FPGA/LVDS_DQ5_P)
  (net 124 /FPGA/LVDS_DQ2_N)
  (net 125 /FPGA/LVDS_DQ3_N)
  (net 126 /FPGA/LVDS_DQ2_P)
  (net 127 /FPGA/LVDS_DQ3_P)
  (net 128 /FPGA/LVDS_DQ0_N)
  (net 129 /FPGA/LVDS_DQ1_N)
  (net 130 /FPGA/LVDS_DQ0_P)
  (net 131 /FPGA/LVDS_DQ1_P)
  (net 132 "/Power Supply/5V0")
  (net 133 /FPGA/IO_3V3_3)
  (net 134 /FPGA/IO_3V3_2)
  (net 135 /FPGA/IO_3V3_1)
  (net 136 /FPGA/IO_3V3_0)
  (net 137 /FPGA/IO_3V3_31)
  (net 138 /FPGA/IO_3V3_30)
  (net 139 /FPGA/IO_3V3_29)
  (net 140 /FPGA/IO_3V3_28)
  (net 141 /FPGA/IO_3V3_27)
  (net 142 /FPGA/IO_3V3_26)
  (net 143 /FPGA/IO_3V3_25)
  (net 144 /FPGA/IO_3V3_24)
  (net 145 /FPGA/IO_3V3_23)
  (net 146 /FPGA/IO_3V3_22)
  (net 147 /FPGA/IO_3V3_21)
  (net 148 /FPGA/IO_3V3_20)
  (net 149 /FPGA/IO_3V3_19)
  (net 150 /FPGA/IO_3V3_18)
  (net 151 /FPGA/IO_3V3_17)
  (net 152 /FPGA/IO_3V3_16)
  (net 153 /FPGA/IO_3V3_15)
  (net 154 /FPGA/IO_3V3_14)
  (net 155 /FPGA/IO_3V3_13)
  (net 156 /FPGA/IO_3V3_12)
  (net 157 /FPGA/IO_3V3_11)
  (net 158 /FPGA/IO_3V3_10)
  (net 159 /FPGA/IO_3V3_9)
  (net 160 /FPGA/IO_3V3_8)
  (net 161 /FPGA/IO_3V3_7)
  (net 162 /FPGA/IO_3V3_6)
  (net 163 /FPGA/IO_3V3_5)
  (net 164 /FPGA/IO_3V3_4)
  (net 165 /FPGA/CLK_3V3_1)
  (net 166 /FPGA/CLK_3V3_0)
  (net 167 /RAM/CLK_1V8_0)
  (net 168 /RAM/CLK_1V8_1)
  (net 169 "Net-(J2-Pad35)")
  (net 170 "Net-(J2-Pad36)")
  (net 171 "Net-(J2-Pad33)")
  (net 172 "Net-(J2-Pad34)")
  (net 173 "Net-(J2-Pad29)")
  (net 174 "Net-(J2-Pad30)")
  (net 175 "Net-(J2-Pad27)")
  (net 176 "Net-(J2-Pad28)")
  (net 177 "Net-(J2-Pad23)")
  (net 178 "Net-(J2-Pad24)")
  (net 179 "Net-(J2-Pad21)")
  (net 180 "Net-(J2-Pad22)")
  (net 181 "Net-(J2-Pad17)")
  (net 182 "Net-(J2-Pad18)")
  (net 183 "Net-(J2-Pad15)")
  (net 184 "Net-(J2-Pad16)")
  (net 185 "Net-(J2-Pad45)")
  (net 186 "Net-(J2-Pad46)")
  (net 187 "Net-(J2-Pad41)")
  (net 188 "Net-(J2-Pad42)")
  (net 189 "Net-(J2-Pad39)")
  (net 190 "Net-(J2-Pad40)")
  (net 191 "Net-(J2-Pad70)")
  (net 192 "Net-(J2-Pad69)")
  (net 193 "Net-(J2-Pad66)")
  (net 194 "Net-(J2-Pad65)")
  (net 195 "Net-(J2-Pad64)")
  (net 196 "Net-(J2-Pad63)")
  (net 197 "Net-(J2-Pad59)")
  (net 198 "Net-(J2-Pad60)")
  (net 199 "Net-(J2-Pad57)")
  (net 200 "Net-(J2-Pad58)")
  (net 201 "Net-(J2-Pad53)")
  (net 202 "Net-(J2-Pad54)")
  (net 203 "Net-(J2-Pad51)")
  (net 204 "Net-(J2-Pad52)")
  (net 205 "Net-(J2-Pad47)")
  (net 206 "Net-(J2-Pad48)")
  (net 207 "Net-(J2-Pad94)")
  (net 208 "Net-(J2-Pad93)")
  (net 209 "Net-(J2-Pad90)")
  (net 210 "Net-(J2-Pad89)")
  (net 211 "Net-(J2-Pad88)")
  (net 212 "Net-(J2-Pad87)")
  (net 213 "Net-(J2-Pad84)")
  (net 214 "Net-(J2-Pad83)")
  (net 215 "Net-(J2-Pad82)")
  (net 216 "Net-(J2-Pad81)")
  (net 217 "Net-(J2-Pad78)")
  (net 218 "Net-(J2-Pad77)")
  (net 219 "Net-(J2-Pad76)")
  (net 220 "Net-(J2-Pad75)")
  (net 221 "Net-(J2-Pad72)")
  (net 222 "Net-(J2-Pad71)")
  (net 223 "Net-(J2-Pad108)")
  (net 224 "Net-(J2-Pad107)")
  (net 225 "Net-(J2-Pad106)")
  (net 226 "Net-(J2-Pad105)")
  (net 227 "Net-(J2-Pad102)")
  (net 228 "Net-(J2-Pad101)")
  (net 229 "Net-(J2-Pad100)")
  (net 230 "Net-(J2-Pad99)")
  (net 231 "Net-(J2-Pad96)")
  (net 232 "Net-(J2-Pad95)")

  (net_class Default "This is the default net class."
    (clearance 0.125)
    (trace_width 0.125)
    (via_dia 0.6)
    (via_drill 0.254)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (diff_pair_width 0.245)
    (diff_pair_gap 0.25)
    (add_net /Ethernet/ETH_A_N)
    (add_net /Ethernet/ETH_A_P)
    (add_net /Ethernet/ETH_B_N)
    (add_net /Ethernet/ETH_B_P)
    (add_net /Ethernet/ETH_C_N)
    (add_net /Ethernet/ETH_C_P)
    (add_net /Ethernet/ETH_D_N)
    (add_net /Ethernet/ETH_D_P)
    (add_net /Ethernet/RGMII_MDC)
    (add_net /Ethernet/RGMII_MDIO)
    (add_net /Ethernet/RGMII_RST_N)
    (add_net /Ethernet/RGMII_RXD0)
    (add_net /Ethernet/RGMII_RXD1)
    (add_net /Ethernet/RGMII_RXD2)
    (add_net /Ethernet/RGMII_RXD3)
    (add_net /Ethernet/RGMII_RX_CLK)
    (add_net /Ethernet/RGMII_RX_DV)
    (add_net /Ethernet/RGMII_TXD0)
    (add_net /Ethernet/RGMII_TXD1)
    (add_net /Ethernet/RGMII_TXD2)
    (add_net /Ethernet/RGMII_TXD3)
    (add_net /Ethernet/RGMII_TX_CLK)
    (add_net /Ethernet/RGMII_TX_EN)
    (add_net /FPGA/CLK_3V3_0)
    (add_net /FPGA/CLK_3V3_1)
    (add_net /FPGA/GPIO_2V5_0)
    (add_net /FPGA/GPIO_2V5_1)
    (add_net /FPGA/IO_3V3_0)
    (add_net /FPGA/IO_3V3_1)
    (add_net /FPGA/IO_3V3_10)
    (add_net /FPGA/IO_3V3_11)
    (add_net /FPGA/IO_3V3_12)
    (add_net /FPGA/IO_3V3_13)
    (add_net /FPGA/IO_3V3_14)
    (add_net /FPGA/IO_3V3_15)
    (add_net /FPGA/IO_3V3_16)
    (add_net /FPGA/IO_3V3_17)
    (add_net /FPGA/IO_3V3_18)
    (add_net /FPGA/IO_3V3_19)
    (add_net /FPGA/IO_3V3_2)
    (add_net /FPGA/IO_3V3_20)
    (add_net /FPGA/IO_3V3_21)
    (add_net /FPGA/IO_3V3_22)
    (add_net /FPGA/IO_3V3_23)
    (add_net /FPGA/IO_3V3_24)
    (add_net /FPGA/IO_3V3_25)
    (add_net /FPGA/IO_3V3_26)
    (add_net /FPGA/IO_3V3_27)
    (add_net /FPGA/IO_3V3_28)
    (add_net /FPGA/IO_3V3_29)
    (add_net /FPGA/IO_3V3_3)
    (add_net /FPGA/IO_3V3_30)
    (add_net /FPGA/IO_3V3_31)
    (add_net /FPGA/IO_3V3_4)
    (add_net /FPGA/IO_3V3_5)
    (add_net /FPGA/IO_3V3_6)
    (add_net /FPGA/IO_3V3_7)
    (add_net /FPGA/IO_3V3_8)
    (add_net /FPGA/IO_3V3_9)
    (add_net /FPGA/LVDS_DQ0_N)
    (add_net /FPGA/LVDS_DQ0_P)
    (add_net /FPGA/LVDS_DQ1_N)
    (add_net /FPGA/LVDS_DQ1_P)
    (add_net /FPGA/LVDS_DQ2_N)
    (add_net /FPGA/LVDS_DQ2_P)
    (add_net /FPGA/LVDS_DQ3_N)
    (add_net /FPGA/LVDS_DQ3_P)
    (add_net /FPGA/LVDS_DQ4_N)
    (add_net /FPGA/LVDS_DQ4_P)
    (add_net /FPGA/LVDS_DQ5_N)
    (add_net /FPGA/LVDS_DQ5_P)
    (add_net /FPGA/LVDS_DQ6_N)
    (add_net /FPGA/LVDS_DQ6_P)
    (add_net /FPGA/LVDS_DQ7_N)
    (add_net /FPGA/LVDS_DQ7_P)
    (add_net /FPGA/LVDS_DQ8_N)
    (add_net /FPGA/LVDS_DQ8_P)
    (add_net /MCU/3V3)
    (add_net /MCU/DCMI_D0)
    (add_net /MCU/DCMI_D1)
    (add_net /MCU/DCMI_D2)
    (add_net /MCU/DCMI_D3)
    (add_net /MCU/DCMI_D4)
    (add_net /MCU/DCMI_D5)
    (add_net /MCU/DCMI_D6)
    (add_net /MCU/DCMI_D7)
    (add_net /MCU/DCMI_HSYNC)
    (add_net /MCU/DCMI_PIXCLK)
    (add_net /MCU/DCMI_VSYNC)
    (add_net /MCU/QSPI_CS_N)
    (add_net /MCU/QSPI_DQ0)
    (add_net /MCU/QSPI_DQ1)
    (add_net /MCU/QSPI_DQ2)
    (add_net /MCU/QSPI_DQ3)
    (add_net /MCU/RMII_CRS_DV)
    (add_net /MCU/RMII_MDC)
    (add_net /MCU/RMII_MDIO)
    (add_net /MCU/RMII_REFCLK)
    (add_net /MCU/RMII_RXD0)
    (add_net /MCU/RMII_RXD1)
    (add_net /MCU/RMII_TXD0)
    (add_net /MCU/RMII_TXD1)
    (add_net /MCU/RMII_TX_EN)
    (add_net "/Power Supply/1V0")
    (add_net "/Power Supply/1V8")
    (add_net "/Power Supply/2V5")
    (add_net "/Power Supply/3V3")
    (add_net "/Power Supply/5V0")
    (add_net "/Power Supply/GND")
    (add_net /RAM/1V8)
    (add_net /RAM/CLK_1V8_0)
    (add_net /RAM/CLK_1V8_1)
    (add_net /RAM/GND)
    (add_net /RAM/GPIO_1V8_0)
    (add_net /RAM/GPIO_1V8_1)
    (add_net /RAM/GPIO_1V8_10)
    (add_net /RAM/GPIO_1V8_11)
    (add_net /RAM/GPIO_1V8_12)
    (add_net /RAM/GPIO_1V8_13)
    (add_net /RAM/GPIO_1V8_14)
    (add_net /RAM/GPIO_1V8_15)
    (add_net /RAM/GPIO_1V8_16)
    (add_net /RAM/GPIO_1V8_17)
    (add_net /RAM/GPIO_1V8_2)
    (add_net /RAM/GPIO_1V8_3)
    (add_net /RAM/GPIO_1V8_4)
    (add_net /RAM/GPIO_1V8_5)
    (add_net /RAM/GPIO_1V8_6)
    (add_net /RAM/GPIO_1V8_7)
    (add_net /RAM/GPIO_1V8_8)
    (add_net /RAM/GPIO_1V8_9)
    (add_net /RAM/RAM0_CK_N)
    (add_net /RAM/RAM0_CK_P)
    (add_net /RAM/RAM0_CS_N)
    (add_net /RAM/RAM0_DQ0)
    (add_net /RAM/RAM0_DQ1)
    (add_net /RAM/RAM0_DQ2)
    (add_net /RAM/RAM0_DQ3)
    (add_net /RAM/RAM0_DQ4)
    (add_net /RAM/RAM0_DQ5)
    (add_net /RAM/RAM0_DQ6)
    (add_net /RAM/RAM0_DQ7)
    (add_net /RAM/RAM0_DQS)
    (add_net /RAM/RAM0_PSC_N)
    (add_net /RAM/RAM0_PSC_P)
    (add_net /RAM/RAM0_RST_N)
    (add_net /RAM/RAM1_CK_N)
    (add_net /RAM/RAM1_CK_P)
    (add_net /RAM/RAM1_CS_N)
    (add_net /RAM/RAM1_DQ0)
    (add_net /RAM/RAM1_DQ1)
    (add_net /RAM/RAM1_DQ2)
    (add_net /RAM/RAM1_DQ3)
    (add_net /RAM/RAM1_DQ4)
    (add_net /RAM/RAM1_DQ5)
    (add_net /RAM/RAM1_DQ6)
    (add_net /RAM/RAM1_DQ7)
    (add_net /RAM/RAM1_DQS)
    (add_net /RAM/RAM1_PSC_N)
    (add_net /RAM/RAM1_PSC_P)
    (add_net /RAM/RAM1_RST_N)
    (add_net "Net-(J2-Pad100)")
    (add_net "Net-(J2-Pad101)")
    (add_net "Net-(J2-Pad102)")
    (add_net "Net-(J2-Pad105)")
    (add_net "Net-(J2-Pad106)")
    (add_net "Net-(J2-Pad107)")
    (add_net "Net-(J2-Pad108)")
    (add_net "Net-(J2-Pad15)")
    (add_net "Net-(J2-Pad16)")
    (add_net "Net-(J2-Pad17)")
    (add_net "Net-(J2-Pad18)")
    (add_net "Net-(J2-Pad21)")
    (add_net "Net-(J2-Pad22)")
    (add_net "Net-(J2-Pad23)")
    (add_net "Net-(J2-Pad24)")
    (add_net "Net-(J2-Pad27)")
    (add_net "Net-(J2-Pad28)")
    (add_net "Net-(J2-Pad29)")
    (add_net "Net-(J2-Pad30)")
    (add_net "Net-(J2-Pad33)")
    (add_net "Net-(J2-Pad34)")
    (add_net "Net-(J2-Pad35)")
    (add_net "Net-(J2-Pad36)")
    (add_net "Net-(J2-Pad39)")
    (add_net "Net-(J2-Pad40)")
    (add_net "Net-(J2-Pad41)")
    (add_net "Net-(J2-Pad42)")
    (add_net "Net-(J2-Pad45)")
    (add_net "Net-(J2-Pad46)")
    (add_net "Net-(J2-Pad47)")
    (add_net "Net-(J2-Pad48)")
    (add_net "Net-(J2-Pad51)")
    (add_net "Net-(J2-Pad52)")
    (add_net "Net-(J2-Pad53)")
    (add_net "Net-(J2-Pad54)")
    (add_net "Net-(J2-Pad57)")
    (add_net "Net-(J2-Pad58)")
    (add_net "Net-(J2-Pad59)")
    (add_net "Net-(J2-Pad60)")
    (add_net "Net-(J2-Pad63)")
    (add_net "Net-(J2-Pad64)")
    (add_net "Net-(J2-Pad65)")
    (add_net "Net-(J2-Pad66)")
    (add_net "Net-(J2-Pad69)")
    (add_net "Net-(J2-Pad70)")
    (add_net "Net-(J2-Pad71)")
    (add_net "Net-(J2-Pad72)")
    (add_net "Net-(J2-Pad75)")
    (add_net "Net-(J2-Pad76)")
    (add_net "Net-(J2-Pad77)")
    (add_net "Net-(J2-Pad78)")
    (add_net "Net-(J2-Pad81)")
    (add_net "Net-(J2-Pad82)")
    (add_net "Net-(J2-Pad83)")
    (add_net "Net-(J2-Pad84)")
    (add_net "Net-(J2-Pad87)")
    (add_net "Net-(J2-Pad88)")
    (add_net "Net-(J2-Pad89)")
    (add_net "Net-(J2-Pad90)")
    (add_net "Net-(J2-Pad93)")
    (add_net "Net-(J2-Pad94)")
    (add_net "Net-(J2-Pad95)")
    (add_net "Net-(J2-Pad96)")
    (add_net "Net-(J2-Pad99)")
    (add_net "Net-(U2-PadG10)")
    (add_net "Net-(U5-Pad1)")
    (add_net "Net-(U5-Pad14)")
    (add_net "Net-(U5-Pad16)")
    (add_net "Net-(U5-Pad29)")
    (add_net "Net-(U5-Pad4)")
    (add_net "Net-(U7-PadPAD)")
  )

  (module azonenberg_pcb:CONN_SAMTEC_QTH-060-01-L-D-A (layer F.Cu) (tedit 54A511A1) (tstamp 5B7ACF43)
    (at 92 45.4)
    (path /5BA274E9)
    (fp_text reference J2 (at -9.2 -0.7 270) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_INTEGRALSTICK_MCU_DEVICE (at 0 -21) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user 1 (at -4.3 17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 2 (at 4.5 17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 60 (at 4.7 2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 59 (at -4.5 2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 61 (at -4.5 -2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 62 (at 4.7 -2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 119 (at -4.7 -17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 120 (at 5 -17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start 3 -2) (end 3 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -2) (end -3 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 20) (end -3 20) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 18) (end 1 20) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 -20) (end -3 -20) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 -20) (end 3 -18) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -18) (end -3 -20) (layer F.SilkS) (width 0.15))
    (pad 120 smd rect (at 3 -17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 42 /Ethernet/ETH_A_P))
    (pad 119 smd rect (at -3 -17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 45 /Ethernet/ETH_B_P))
    (pad 118 smd rect (at 3 -16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 43 /Ethernet/ETH_A_N))
    (pad 117 smd rect (at -3 -16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 46 /Ethernet/ETH_B_N))
    (pad 116 smd rect (at 3 -16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 115 smd rect (at -3 -16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 114 smd rect (at 3 -15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 47 /Ethernet/ETH_C_P))
    (pad 113 smd rect (at -3 -15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 49 /Ethernet/ETH_D_P))
    (pad 112 smd rect (at 3 -15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 48 /Ethernet/ETH_C_N))
    (pad 111 smd rect (at -3 -15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 50 /Ethernet/ETH_D_N))
    (pad 110 smd rect (at 3 -14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 109 smd rect (at -3 -14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 108 smd rect (at 3 -14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 223 "Net-(J2-Pad108)"))
    (pad 107 smd rect (at -3 -14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 224 "Net-(J2-Pad107)"))
    (pad 106 smd rect (at 3 -13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 225 "Net-(J2-Pad106)"))
    (pad 105 smd rect (at -3 -13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 226 "Net-(J2-Pad105)"))
    (pad 104 smd rect (at 3 -13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 103 smd rect (at -3 -13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 102 smd rect (at 3 -12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 227 "Net-(J2-Pad102)"))
    (pad 101 smd rect (at -3 -12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 228 "Net-(J2-Pad101)"))
    (pad 100 smd rect (at 3 -12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 229 "Net-(J2-Pad100)"))
    (pad 99 smd rect (at -3 -12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 230 "Net-(J2-Pad99)"))
    (pad 98 smd rect (at 3 -11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 97 smd rect (at -3 -11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 96 smd rect (at 3 -11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 231 "Net-(J2-Pad96)"))
    (pad 95 smd rect (at -3 -11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 232 "Net-(J2-Pad95)"))
    (pad 94 smd rect (at 3 -10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 207 "Net-(J2-Pad94)"))
    (pad 93 smd rect (at -3 -10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 208 "Net-(J2-Pad93)"))
    (pad 92 smd rect (at 3 -10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 91 smd rect (at -3 -10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 90 smd rect (at 3 -9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 209 "Net-(J2-Pad90)"))
    (pad 89 smd rect (at -3 -9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 210 "Net-(J2-Pad89)"))
    (pad 88 smd rect (at 3 -9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 211 "Net-(J2-Pad88)"))
    (pad 87 smd rect (at -3 -9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 212 "Net-(J2-Pad87)"))
    (pad 86 smd rect (at 3 -8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 85 smd rect (at -3 -8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 84 smd rect (at 3 -8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 213 "Net-(J2-Pad84)"))
    (pad 83 smd rect (at -3 -8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 214 "Net-(J2-Pad83)"))
    (pad 82 smd rect (at 3 -7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 215 "Net-(J2-Pad82)"))
    (pad 81 smd rect (at -3 -7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 216 "Net-(J2-Pad81)"))
    (pad 80 smd rect (at 3 -7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 79 smd rect (at -3 -7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 78 smd rect (at 3 -6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 217 "Net-(J2-Pad78)"))
    (pad 77 smd rect (at -3 -6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 218 "Net-(J2-Pad77)"))
    (pad 76 smd rect (at 3 -6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 219 "Net-(J2-Pad76)"))
    (pad 75 smd rect (at -3 -6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 220 "Net-(J2-Pad75)"))
    (pad 74 smd rect (at 3 -5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 73 smd rect (at -3 -5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 72 smd rect (at 3 -5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 221 "Net-(J2-Pad72)"))
    (pad 71 smd rect (at -3 -5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 222 "Net-(J2-Pad71)"))
    (pad 70 smd rect (at 3 -4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 191 "Net-(J2-Pad70)"))
    (pad 69 smd rect (at -3 -4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 192 "Net-(J2-Pad69)"))
    (pad 68 smd rect (at 3 -4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 67 smd rect (at -3 -4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 66 smd rect (at 3 -3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 193 "Net-(J2-Pad66)"))
    (pad 65 smd rect (at -3 -3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 194 "Net-(J2-Pad65)"))
    (pad 64 smd rect (at 3 -3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 195 "Net-(J2-Pad64)"))
    (pad 63 smd rect (at -3 -3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 196 "Net-(J2-Pad63)"))
    (pad 62 smd rect (at 3 -2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 61 smd rect (at -3 -2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 59 smd rect (at -3 2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 197 "Net-(J2-Pad59)"))
    (pad 60 smd rect (at 3 2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 198 "Net-(J2-Pad60)"))
    (pad 57 smd rect (at -3 3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 199 "Net-(J2-Pad57)"))
    (pad 58 smd rect (at 3 3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 200 "Net-(J2-Pad58)"))
    (pad 55 smd rect (at -3 3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 56 smd rect (at 3 3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 53 smd rect (at -3 4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 201 "Net-(J2-Pad53)"))
    (pad 54 smd rect (at 3 4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 202 "Net-(J2-Pad54)"))
    (pad 51 smd rect (at -3 4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 203 "Net-(J2-Pad51)"))
    (pad 52 smd rect (at 3 4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 204 "Net-(J2-Pad52)"))
    (pad 49 smd rect (at -3 5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 50 smd rect (at 3 5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 47 smd rect (at -3 5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 205 "Net-(J2-Pad47)"))
    (pad 48 smd rect (at 3 5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 206 "Net-(J2-Pad48)"))
    (pad 45 smd rect (at -3 6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 185 "Net-(J2-Pad45)"))
    (pad 46 smd rect (at 3 6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 186 "Net-(J2-Pad46)"))
    (pad 43 smd rect (at -3 6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 44 smd rect (at 3 6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 41 smd rect (at -3 7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 187 "Net-(J2-Pad41)"))
    (pad 42 smd rect (at 3 7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 188 "Net-(J2-Pad42)"))
    (pad 39 smd rect (at -3 7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 189 "Net-(J2-Pad39)"))
    (pad 40 smd rect (at 3 7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 190 "Net-(J2-Pad40)"))
    (pad 37 smd rect (at -3 8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 38 smd rect (at 3 8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 35 smd rect (at -3 8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 169 "Net-(J2-Pad35)"))
    (pad 36 smd rect (at 3 8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 170 "Net-(J2-Pad36)"))
    (pad 33 smd rect (at -3 9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 171 "Net-(J2-Pad33)"))
    (pad 34 smd rect (at 3 9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 172 "Net-(J2-Pad34)"))
    (pad 31 smd rect (at -3 9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 32 smd rect (at 3 9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 29 smd rect (at -3 10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 173 "Net-(J2-Pad29)"))
    (pad 30 smd rect (at 3 10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 174 "Net-(J2-Pad30)"))
    (pad 27 smd rect (at -3 10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 175 "Net-(J2-Pad27)"))
    (pad 28 smd rect (at 3 10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 176 "Net-(J2-Pad28)"))
    (pad 25 smd rect (at -3 11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 26 smd rect (at 3 11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 23 smd rect (at -3 11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 177 "Net-(J2-Pad23)"))
    (pad 24 smd rect (at 3 11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 178 "Net-(J2-Pad24)"))
    (pad 21 smd rect (at -3 12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 179 "Net-(J2-Pad21)"))
    (pad 22 smd rect (at 3 12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 180 "Net-(J2-Pad22)"))
    (pad 19 smd rect (at -3 12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 20 smd rect (at 3 12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at -3 13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 181 "Net-(J2-Pad17)"))
    (pad 18 smd rect (at 3 13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 182 "Net-(J2-Pad18)"))
    (pad 15 smd rect (at -3 13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 183 "Net-(J2-Pad15)"))
    (pad 16 smd rect (at 3 13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 184 "Net-(J2-Pad16)"))
    (pad 13 smd rect (at -3 14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 14 smd rect (at 3 14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 11 smd rect (at -3 14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 12 smd rect (at 3 14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at -3 15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 3 15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at -3 15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 8 smd rect (at 3 15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 5 smd rect (at -3 16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at 3 16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 3 smd rect (at -3 16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 4 smd rect (at 3 16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -3 17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (pad "" thru_hole circle (at -2.03 19.24) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask F.SilkS))
    (pad "" thru_hole circle (at -2.03 -19.24) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask F.SilkS))
    (pad 125 smd rect (at 0 -1.57) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 128 smd rect (at 0 -18.46) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 124 smd rect (at 0 1.57) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 121 smd rect (at 0 18.46) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 126 smd rect (at 0 -6.841) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 123 smd rect (at 0 6.841) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 122 smd rect (at 0 13.191) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 127 smd rect (at 0 -13.191) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 2 smd rect (at 3 17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask))
    (model /nfs4/home/azonenberg/kicad-libs/imported-models/Samtec-QTH-060-01-L-D-exported.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.3937))
      (rotate (xyz -90 0 90))
    )
  )

  (module azonenberg_pcb:CONN_SAMTEC_QTH-060-01-L-D-A (layer F.Cu) (tedit 54A511A1) (tstamp 5B6E1475)
    (at 27.8 44.2)
    (path /5B6B7005/5B8A9FBF)
    (fp_text reference J1 (at -9.2 -0.7 270) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value CONN_INTEGRALSTICK_FPGA_DEVICE (at 0 -21) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user 1 (at -4.3 17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 2 (at 4.5 17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 60 (at 4.7 2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 59 (at -4.5 2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 61 (at -4.5 -2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 62 (at 4.7 -2.7) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 119 (at -4.7 -17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text user 120 (at 5 -17.3) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start 3 -2) (end 3 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -2) (end -3 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 20) (end -3 20) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 18) (end 1 20) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 -20) (end -3 -20) (layer F.SilkS) (width 0.15))
    (fp_line (start 1 -20) (end 3 -18) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -18) (end -3 -20) (layer F.SilkS) (width 0.15))
    (pad 120 smd rect (at 3 -17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 137 /FPGA/IO_3V3_31))
    (pad 119 smd rect (at -3 -17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 138 /FPGA/IO_3V3_30))
    (pad 118 smd rect (at 3 -16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 117 smd rect (at -3 -16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 116 smd rect (at 3 -16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 139 /FPGA/IO_3V3_29))
    (pad 115 smd rect (at -3 -16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 140 /FPGA/IO_3V3_28))
    (pad 114 smd rect (at 3 -15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 141 /FPGA/IO_3V3_27))
    (pad 113 smd rect (at -3 -15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 142 /FPGA/IO_3V3_26))
    (pad 112 smd rect (at 3 -15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 111 smd rect (at -3 -15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 110 smd rect (at 3 -14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 143 /FPGA/IO_3V3_25))
    (pad 109 smd rect (at -3 -14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 144 /FPGA/IO_3V3_24))
    (pad 108 smd rect (at 3 -14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 145 /FPGA/IO_3V3_23))
    (pad 107 smd rect (at -3 -14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 146 /FPGA/IO_3V3_22))
    (pad 106 smd rect (at 3 -13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 105 smd rect (at -3 -13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 104 smd rect (at 3 -13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 147 /FPGA/IO_3V3_21))
    (pad 103 smd rect (at -3 -13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 148 /FPGA/IO_3V3_20))
    (pad 102 smd rect (at 3 -12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 149 /FPGA/IO_3V3_19))
    (pad 101 smd rect (at -3 -12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 150 /FPGA/IO_3V3_18))
    (pad 100 smd rect (at 3 -12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 99 smd rect (at -3 -12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 98 smd rect (at 3 -11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 151 /FPGA/IO_3V3_17))
    (pad 97 smd rect (at -3 -11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 152 /FPGA/IO_3V3_16))
    (pad 96 smd rect (at 3 -11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 153 /FPGA/IO_3V3_15))
    (pad 95 smd rect (at -3 -11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 154 /FPGA/IO_3V3_14))
    (pad 94 smd rect (at 3 -10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 93 smd rect (at -3 -10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 92 smd rect (at 3 -10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 155 /FPGA/IO_3V3_13))
    (pad 91 smd rect (at -3 -10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 156 /FPGA/IO_3V3_12))
    (pad 90 smd rect (at 3 -9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 157 /FPGA/IO_3V3_11))
    (pad 89 smd rect (at -3 -9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 158 /FPGA/IO_3V3_10))
    (pad 88 smd rect (at 3 -9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 87 smd rect (at -3 -9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 86 smd rect (at 3 -8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 159 /FPGA/IO_3V3_9))
    (pad 85 smd rect (at -3 -8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 160 /FPGA/IO_3V3_8))
    (pad 84 smd rect (at 3 -8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 161 /FPGA/IO_3V3_7))
    (pad 83 smd rect (at -3 -8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 162 /FPGA/IO_3V3_6))
    (pad 82 smd rect (at 3 -7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 81 smd rect (at -3 -7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 80 smd rect (at 3 -7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 163 /FPGA/IO_3V3_5))
    (pad 79 smd rect (at -3 -7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 164 /FPGA/IO_3V3_4))
    (pad 78 smd rect (at 3 -6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 133 /FPGA/IO_3V3_3))
    (pad 77 smd rect (at -3 -6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 134 /FPGA/IO_3V3_2))
    (pad 76 smd rect (at 3 -6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 75 smd rect (at -3 -6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 74 smd rect (at 3 -5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 135 /FPGA/IO_3V3_1))
    (pad 73 smd rect (at -3 -5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 136 /FPGA/IO_3V3_0))
    (pad 72 smd rect (at 3 -5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 165 /FPGA/CLK_3V3_1))
    (pad 71 smd rect (at -3 -5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 166 /FPGA/CLK_3V3_0))
    (pad 70 smd rect (at 3 -4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 69 smd rect (at -3 -4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad 68 smd rect (at 3 -4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 112 /FPGA/GPIO_2V5_1))
    (pad 67 smd rect (at -3 -4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 113 /FPGA/LVDS_DQ8_N))
    (pad 66 smd rect (at 3 -3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 114 /FPGA/GPIO_2V5_0))
    (pad 65 smd rect (at -3 -3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 115 /FPGA/LVDS_DQ8_P))
    (pad 64 smd rect (at 3 -3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 63 smd rect (at -3 -3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 62 smd rect (at 3 -2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 132 "/Power Supply/5V0"))
    (pad 61 smd rect (at -3 -2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 132 "/Power Supply/5V0"))
    (pad 59 smd rect (at -3 2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 132 "/Power Supply/5V0"))
    (pad 60 smd rect (at 3 2.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 132 "/Power Supply/5V0"))
    (pad 57 smd rect (at -3 3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 58 smd rect (at 3 3.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 55 smd rect (at -3 3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 116 /FPGA/LVDS_DQ6_N))
    (pad 56 smd rect (at 3 3.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 117 /FPGA/LVDS_DQ7_N))
    (pad 53 smd rect (at -3 4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 118 /FPGA/LVDS_DQ6_P))
    (pad 54 smd rect (at 3 4.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 119 /FPGA/LVDS_DQ7_P))
    (pad 51 smd rect (at -3 4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 52 smd rect (at 3 4.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 49 smd rect (at -3 5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 120 /FPGA/LVDS_DQ4_N))
    (pad 50 smd rect (at 3 5.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 121 /FPGA/LVDS_DQ5_N))
    (pad 47 smd rect (at -3 5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 122 /FPGA/LVDS_DQ4_P))
    (pad 48 smd rect (at 3 5.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 123 /FPGA/LVDS_DQ5_P))
    (pad 45 smd rect (at -3 6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 46 smd rect (at 3 6.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 43 smd rect (at -3 6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 124 /FPGA/LVDS_DQ2_N))
    (pad 44 smd rect (at 3 6.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 125 /FPGA/LVDS_DQ3_N))
    (pad 41 smd rect (at -3 7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 126 /FPGA/LVDS_DQ2_P))
    (pad 42 smd rect (at 3 7.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 127 /FPGA/LVDS_DQ3_P))
    (pad 39 smd rect (at -3 7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 40 smd rect (at 3 7.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 37 smd rect (at -3 8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 128 /FPGA/LVDS_DQ0_N))
    (pad 38 smd rect (at 3 8.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 129 /FPGA/LVDS_DQ1_N))
    (pad 35 smd rect (at -3 8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 130 /FPGA/LVDS_DQ0_P))
    (pad 36 smd rect (at 3 8.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 131 /FPGA/LVDS_DQ1_P))
    (pad 33 smd rect (at -3 9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 34 smd rect (at 3 9.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad 31 smd rect (at -3 9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad 32 smd rect (at 3 9.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad 29 smd rect (at -3 10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 167 /RAM/CLK_1V8_0))
    (pad 30 smd rect (at 3 10.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 168 /RAM/CLK_1V8_1))
    (pad 27 smd rect (at -3 10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 94 /RAM/GPIO_1V8_16))
    (pad 28 smd rect (at 3 10.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 95 /RAM/GPIO_1V8_17))
    (pad 25 smd rect (at -3 11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad 26 smd rect (at 3 11.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad 23 smd rect (at -3 11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 96 /RAM/GPIO_1V8_14))
    (pad 24 smd rect (at 3 11.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 97 /RAM/GPIO_1V8_15))
    (pad 21 smd rect (at -3 12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 98 /RAM/GPIO_1V8_12))
    (pad 22 smd rect (at 3 12.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 99 /RAM/GPIO_1V8_13))
    (pad 19 smd rect (at -3 12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad 20 smd rect (at 3 12.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad 17 smd rect (at -3 13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 100 /RAM/GPIO_1V8_10))
    (pad 18 smd rect (at 3 13.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 101 /RAM/GPIO_1V8_11))
    (pad 15 smd rect (at -3 13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 102 /RAM/GPIO_1V8_8))
    (pad 16 smd rect (at 3 13.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 103 /RAM/GPIO_1V8_9))
    (pad 13 smd rect (at -3 14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad 14 smd rect (at 3 14.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad 11 smd rect (at -3 14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 104 /RAM/GPIO_1V8_6))
    (pad 12 smd rect (at 3 14.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 105 /RAM/GPIO_1V8_7))
    (pad 9 smd rect (at -3 15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 106 /RAM/GPIO_1V8_4))
    (pad 10 smd rect (at 3 15.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 107 /RAM/GPIO_1V8_5))
    (pad 7 smd rect (at -3 15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad 8 smd rect (at 3 15.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad 5 smd rect (at -3 16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 108 /RAM/GPIO_1V8_2))
    (pad 6 smd rect (at 3 16.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 109 /RAM/GPIO_1V8_3))
    (pad 3 smd rect (at -3 16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 110 /RAM/GPIO_1V8_0))
    (pad 4 smd rect (at 3 16.75) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 111 /RAM/GPIO_1V8_1))
    (pad 1 smd rect (at -3 17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad "" thru_hole circle (at -2.03 19.24) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask F.SilkS))
    (pad "" thru_hole circle (at -2.03 -19.24) (size 1.02 1.02) (drill 1.02) (layers *.Cu *.Mask F.SilkS))
    (pad 125 smd rect (at 0 -1.57) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 128 smd rect (at 0 -18.46) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 124 smd rect (at 0 1.57) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 121 smd rect (at 0 18.46) (size 0.64 2.54) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 126 smd rect (at 0 -6.841) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 123 smd rect (at 0 6.841) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 122 smd rect (at 0 13.191) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 127 smd rect (at 0 -13.191) (size 0.64 4.7) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad 2 smd rect (at 3 17.25) (size 1.45 0.305) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (model /nfs4/home/azonenberg/kicad-libs/imported-models/Samtec-QTH-060-01-L-D-exported.wrl
      (at (xyz 0 0 0))
      (scale (xyz 0.3937 0.3937 0.3937))
      (rotate (xyz -90 0 90))
    )
  )

  (module azonenberg_pcb:QFN_38_0.5MM_5x7MM (layer F.Cu) (tedit 54AFBC03) (tstamp 5B6DF4F6)
    (at 41.5 36.5)
    (path /5B6B7005/5B82803D)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U7 (at 0.1 3.75) (layer F.SilkS)
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_text value LTC3374-QFN (at 0.3 4.9) (layer F.SilkS) hide
      (effects (font (size 0.508 0.457) (thickness 0.11425)))
    )
    (fp_line (start 3.5 -2.5) (end 3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.5 -2) (end 3.5 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.5 2.5) (end 3.5 2) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 2.5) (end 3.5 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 2.5) (end -3.5 2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.5 2.5) (end -3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.5 2) (end -3.5 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.5 -2.5) (end -3.5 -2) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -2.5) (end -3.5 -2.5) (layer F.SilkS) (width 0.15))
    (pad 31 smd rect (at -2.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 30 smd rect (at -2.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 29 smd rect (at -1.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 28 smd rect (at -1.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 27 smd rect (at -0.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 26 smd rect (at -0.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 25 smd rect (at 0.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 24 smd rect (at 0.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 23 smd rect (at 1.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 22 smd rect (at 1.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 21 smd rect (at 2.25 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 20 smd rect (at 2.75 -2.4) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 19 smd rect (at 3.4 -1.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 18 smd rect (at 3.4 -1 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 17 smd rect (at 3.4 -0.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 16 smd rect (at 3.4 0 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 15 smd rect (at 3.4 0.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 14 smd rect (at 3.4 1 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 13 smd rect (at 3.4 1.5 90) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 12 smd rect (at 2.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 11 smd rect (at 2.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 10 smd rect (at 1.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 9 smd rect (at 1.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 8 smd rect (at 0.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 7 smd rect (at 0.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 6 smd rect (at -0.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 5 smd rect (at -0.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 4 smd rect (at -1.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 3 smd rect (at -1.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 2 smd rect (at -2.25 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -2.75 2.4 180) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 38 smd rect (at -3.4 1.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 37 smd rect (at -3.4 1 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 36 smd rect (at -3.4 0.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 35 smd rect (at -3.4 0 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 34 smd rect (at -3.4 -0.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 33 smd rect (at -3.4 -1 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad 32 smd rect (at -3.4 -1.5 270) (size 0.25 0.7) (layers F.Cu F.Paste F.Mask))
    (pad PAD smd rect (at 0 0) (size 5.15 3.15) (layers F.Cu F.Mask)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -2 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -1 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 0 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 1 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 2 -1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 2 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 2 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 1 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 0 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -1 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -2 1) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -2 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at -1 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 0 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (pad PAD smd rect (at 1 0) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 52 "Net-(U7-PadPAD)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/s-pvqfn-n40.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1.1 0.8 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:DFN_8_1.27MM_6x5MM (layer F.Cu) (tedit 54AFB9A1) (tstamp 5B6D125F)
    (at 67.5 38)
    (path /5B6B7044/5B830EB3)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U6 (at 0 4) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value S25FL064LABNFI011 (at 0 5) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start 3 -3) (end 3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 -3) (end 3 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 3) (end 3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start 2.5 3) (end 3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 3) (end -3 2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 3) (end -2.5 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 2.5) (end -3 3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3) (end -3 -2.5) (layer F.SilkS) (width 0.15))
    (fp_line (start -2.5 -3) (end -3 -3) (layer F.SilkS) (width 0.15))
    (pad 8 smd rect (at -1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 68 /MCU/3V3))
    (pad 7 smd rect (at -0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 69 /MCU/QSPI_DQ3))
    (pad 6 smd rect (at 0.635 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask))
    (pad 5 smd rect (at 1.905 -3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 70 /MCU/QSPI_DQ0))
    (pad 1 smd rect (at -1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 71 /MCU/QSPI_CS_N))
    (pad 2 smd rect (at -0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 72 /MCU/QSPI_DQ1))
    (pad 3 smd rect (at 0.635 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask)
      (net 73 /MCU/QSPI_DQ2))
    (pad 4 smd rect (at 1.905 3) (size 0.4 0.8) (layers F.Cu F.Paste F.Mask))
    (pad PAD smd rect (at 0 0) (size 4 3.4) (layers F.Cu F.Mask))
    (pad PAD smd rect (at -1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -1.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 -0.5) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 0.25) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at 0 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -0.75 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (pad PAD smd rect (at -1.5 1) (size 0.5 0.5) (layers F.Cu F.Paste))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/dfn-s-8.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:QFN_48_0.5MM_7x7MM (layer F.Cu) (tedit 54AFB938) (tstamp 5B6E09FF)
    (at 75.8 31.2 180)
    (path /5B6B700F/5B80E0B7)
    (solder_mask_margin 0.05)
    (solder_paste_ratio -0.1)
    (fp_text reference U5 (at 0.4 4.75 180) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value KSZ9031RN (at 0.4 5.75 180) (layer F.SilkS) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start -3 -3.75) (end -3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3.75) (end 3 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 3) (end 3.75 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3.75) (end -3 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 3) (end -3.75 3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 3.75 -3.75) (end 3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start 3 -3.75) (end 3.75 -3.75) (layer F.SilkS) (width 0.15))
    (fp_line (start -3.75 -3.75) (end -3.75 -3) (layer F.SilkS) (width 0.15))
    (fp_line (start -3 -3.75) (end -3.75 -3.75) (layer F.SilkS) (width 0.15))
    (pad 48 smd rect (at -2.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 47 smd rect (at -2.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 46 smd rect (at -1.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 45 smd rect (at -1.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 44 smd rect (at -0.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 43 smd rect (at -0.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 42 smd rect (at 0.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 53 /Ethernet/RGMII_RST_N))
    (pad 41 smd rect (at 0.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 40 smd rect (at 1.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(U5-Pad16)"))
    (pad 39 smd rect (at 1.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(U5-Pad14)"))
    (pad 38 smd rect (at 2.25 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 37 smd rect (at 2.75 -3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 54 /Ethernet/RGMII_MDIO))
    (pad 24 smd rect (at 2.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 55 /Ethernet/RGMII_TX_CLK))
    (pad 23 smd rect (at 2.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(U5-Pad14)"))
    (pad 22 smd rect (at 1.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 56 /Ethernet/RGMII_TXD3))
    (pad 21 smd rect (at 1.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 57 /Ethernet/RGMII_TXD2))
    (pad 20 smd rect (at 0.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 58 /Ethernet/RGMII_TXD1))
    (pad 19 smd rect (at 0.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 59 /Ethernet/RGMII_TXD0))
    (pad 18 smd rect (at -0.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(U5-Pad14)"))
    (pad 17 smd rect (at -0.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 16 smd rect (at -1.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(U5-Pad16)"))
    (pad 15 smd rect (at -1.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 14 smd rect (at -2.25 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(U5-Pad14)"))
    (pad 13 smd rect (at -2.75 3.4 180) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
    (pad 1 smd rect (at -3.4 -2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 "Net-(U5-Pad1)"))
    (pad 2 smd rect (at -3.4 -2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 42 /Ethernet/ETH_A_P))
    (pad 3 smd rect (at -3.4 -1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 43 /Ethernet/ETH_A_N))
    (pad 4 smd rect (at -3.4 -1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 44 "Net-(U5-Pad4)"))
    (pad 5 smd rect (at -3.4 -0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 45 /Ethernet/ETH_B_P))
    (pad 6 smd rect (at -3.4 -0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 46 /Ethernet/ETH_B_N))
    (pad 7 smd rect (at -3.4 0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 47 /Ethernet/ETH_C_P))
    (pad 8 smd rect (at -3.4 0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 48 /Ethernet/ETH_C_N))
    (pad 9 smd rect (at -3.4 1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 44 "Net-(U5-Pad4)"))
    (pad 10 smd rect (at -3.4 1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 49 /Ethernet/ETH_D_P))
    (pad 11 smd rect (at -3.4 2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 50 /Ethernet/ETH_D_N))
    (pad 12 smd rect (at -3.4 2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 41 "Net-(U5-Pad1)"))
    (pad 36 smd rect (at 3.4 -2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 60 /Ethernet/RGMII_MDC))
    (pad 35 smd rect (at 3.4 -2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 61 /Ethernet/RGMII_RX_CLK))
    (pad 34 smd rect (at 3.4 -1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 39 "Net-(U5-Pad16)"))
    (pad 33 smd rect (at 3.4 -1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 62 /Ethernet/RGMII_RX_DV))
    (pad 32 smd rect (at 3.4 -0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 63 /Ethernet/RGMII_RXD0))
    (pad 31 smd rect (at 3.4 -0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 64 /Ethernet/RGMII_RXD1))
    (pad 30 smd rect (at 3.4 0.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(U5-Pad14)"))
    (pad 28 smd rect (at 3.4 1.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 65 /Ethernet/RGMII_RXD2))
    (pad 29 smd rect (at 3.4 0.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 51 "Net-(U5-Pad29)"))
    (pad 27 smd rect (at 3.4 1.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 66 /Ethernet/RGMII_RXD3))
    (pad 26 smd rect (at 3.4 2.25 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 40 "Net-(U5-Pad14)"))
    (pad 25 smd rect (at 3.4 2.75 270) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask)
      (net 67 /Ethernet/RGMII_TX_EN))
    (pad PAD smd rect (at 0 0 180) (size 3 3) (layers F.Cu F.Mask)
      (net 51 "Net-(U5-Pad29)"))
    (pad PAD smd rect (at -1 -1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 51 "Net-(U5-Pad29)"))
    (pad PAD smd rect (at 0 -1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 51 "Net-(U5-Pad29)"))
    (pad PAD smd rect (at 1 -1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 51 "Net-(U5-Pad29)"))
    (pad PAD smd rect (at 1 0 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 51 "Net-(U5-Pad29)"))
    (pad PAD smd rect (at 0 0 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 51 "Net-(U5-Pad29)"))
    (pad PAD smd rect (at -1 0 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 51 "Net-(U5-Pad29)"))
    (pad PAD smd rect (at -1 1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 51 "Net-(U5-Pad29)"))
    (pad PAD smd rect (at 0 1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 51 "Net-(U5-Pad29)"))
    (pad PAD smd rect (at 1 1 180) (size 0.75 0.75) (layers F.Cu F.Paste)
      (net 51 "Net-(U5-Pad29)"))
    (model /nfs4/home/azonenberg/kicad-libs/3rdparty/walter/smd_qfn/lfcsp-48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

  (module azonenberg_pcb:BGA_24_6x8_DEPOP1_1MM (layer F.Cu) (tedit 590FCF9D) (tstamp 5B6CFEF8)
    (at 50.150001 36.550001)
    (path /5B6B703A/5B80CFD7)
    (fp_text reference U4 (at 0 5.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value S27KS0641 (at 0 -6) (layer F.Fab)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start 3.5 -4.5) (end 3.5 4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3 -4.5) (end 3.5 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 -4) (end -3 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 4.5) (end -3.5 -4) (layer F.SilkS) (width 0.1))
    (fp_line (start 3.5 4.5) (end -3.5 4.5) (layer F.SilkS) (width 0.1))
    (pad E5 smd circle (at 2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 37 /RAM/GND))
    (pad E4 smd circle (at 1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 38 /RAM/1V8))
    (pad E3 smd circle (at 0 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 29 /RAM/RAM1_DQ5))
    (pad E2 smd circle (at -1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 25 /RAM/RAM1_DQ6))
    (pad E1 smd circle (at -2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 26 /RAM/RAM1_DQ7))
    (pad D5 smd circle (at 2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 24 /RAM/RAM1_DQ4))
    (pad D4 smd circle (at 1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 35 /RAM/RAM1_DQ3))
    (pad D3 smd circle (at 0 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 7 /RAM/RAM1_DQ0))
    (pad D2 smd circle (at -1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 18 /RAM/RAM1_DQ1))
    (pad D1 smd circle (at -2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 38 /RAM/1V8))
    (pad C5 smd circle (at 2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 36 /RAM/RAM1_PSC_N))
    (pad C4 smd circle (at 1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 12 /RAM/RAM1_DQ2))
    (pad C3 smd circle (at 0 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 13 /RAM/RAM1_DQS))
    (pad C2 smd circle (at -1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C1 smd circle (at -2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 37 /RAM/GND))
    (pad B5 smd circle (at 2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 31 /RAM/RAM1_PSC_P))
    (pad B4 smd circle (at 1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 38 /RAM/1V8))
    (pad B3 smd circle (at 0 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 37 /RAM/GND))
    (pad B2 smd circle (at -1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 33 /RAM/RAM1_CK_P))
    (pad B1 smd circle (at -2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 30 /RAM/RAM1_CK_N))
    (pad A5 smd circle (at 2 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A4 smd circle (at 1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 34 /RAM/RAM1_RST_N))
    (pad A3 smd circle (at 0 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 21 /RAM/RAM1_CS_N))
    (pad A2 smd circle (at -1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (model :WALTER:smd_bga/tfbga48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_24_6x8_DEPOP1_1MM (layer F.Cu) (tedit 590FCF9D) (tstamp 5B6CFED7)
    (at 58.5 36.550001)
    (path /5B6B703A/5B804D11)
    (fp_text reference U3 (at 0 5.5) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value S27KS0641 (at 0 -6) (layer F.Fab)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start 3.5 4.5) (end -3.5 4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 4.5) (end -3.5 -4) (layer F.SilkS) (width 0.1))
    (fp_line (start -3.5 -4) (end -3 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start -3 -4.5) (end 3.5 -4.5) (layer F.SilkS) (width 0.1))
    (fp_line (start 3.5 -4.5) (end 3.5 4.5) (layer F.SilkS) (width 0.1))
    (pad A2 smd circle (at -1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A3 smd circle (at 0 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 23 /RAM/RAM0_CS_N))
    (pad A4 smd circle (at 1 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 22 /RAM/RAM0_RST_N))
    (pad A5 smd circle (at 2 -2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B1 smd circle (at -2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 27 /RAM/RAM0_CK_N))
    (pad B2 smd circle (at -1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 28 /RAM/RAM0_CK_P))
    (pad B3 smd circle (at 0 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 37 /RAM/GND))
    (pad B4 smd circle (at 1 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 38 /RAM/1V8))
    (pad B5 smd circle (at 2 -1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 20 /RAM/RAM0_PSC_P))
    (pad C1 smd circle (at -2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 37 /RAM/GND))
    (pad C2 smd circle (at -1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C3 smd circle (at 0 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 32 /RAM/RAM0_DQS))
    (pad C4 smd circle (at 1 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 16 /RAM/RAM0_DQ2))
    (pad C5 smd circle (at 2 0) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 19 /RAM/RAM0_PSC_N))
    (pad D1 smd circle (at -2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 38 /RAM/1V8))
    (pad D2 smd circle (at -1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 11 /RAM/RAM0_DQ1))
    (pad D3 smd circle (at 0 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 17 /RAM/RAM0_DQ0))
    (pad D4 smd circle (at 1 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 15 /RAM/RAM0_DQ3))
    (pad D5 smd circle (at 2 1) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 10 /RAM/RAM0_DQ4))
    (pad E1 smd circle (at -2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 8 /RAM/RAM0_DQ7))
    (pad E2 smd circle (at -1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 14 /RAM/RAM0_DQ6))
    (pad E3 smd circle (at 0 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 9 /RAM/RAM0_DQ5))
    (pad E4 smd circle (at 1 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 38 /RAM/1V8))
    (pad E5 smd circle (at 2 2) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 37 /RAM/GND))
    (model :WALTER:smd_bga/tfbga48.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module azonenberg_pcb:BGA_216_13x13_DEPOP3x3_0.8MM (layer F.Cu) (tedit 5B6A1513) (tstamp 5B6CEEC3)
    (at 78.4 43.8 270)
    (path /5B6B7005/5B6DDE7E)
    (fp_text reference U1 (at 0 8.5 270) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value STM32F777NIH6 (at 0 7.5 270) (layer F.Fab)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start -5.6 -6.4) (end -6.4 -5.6) (layer F.SilkS) (width 0.15))
    (fp_line (start -6.4 -5.6) (end -6.4 6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start -6.4 6.4) (end 6.4 6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.4 6.4) (end 6.4 -6.4) (layer F.SilkS) (width 0.15))
    (fp_line (start 6.4 -6.4) (end -5.6 -6.4) (layer F.SilkS) (width 0.15))
    (pad A1 smd circle (at -5.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 218 "Net-(J2-Pad77)"))
    (pad B1 smd circle (at -5.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 217 "Net-(J2-Pad78)"))
    (pad C1 smd circle (at -5.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D1 smd circle (at -5.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 186 "Net-(J2-Pad46)"))
    (pad E1 smd circle (at -5.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F1 smd circle (at -5.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G1 smd circle (at -5.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad H1 smd circle (at -5.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J1 smd circle (at -5.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K1 smd circle (at -5.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 225 "Net-(J2-Pad106)"))
    (pad L1 smd circle (at -5.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad M1 smd circle (at -5.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad N1 smd circle (at -5.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P1 smd circle (at -5.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R1 smd circle (at -5.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad A2 smd circle (at -4.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 219 "Net-(J2-Pad76)"))
    (pad B2 smd circle (at -4.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 216 "Net-(J2-Pad81)"))
    (pad C2 smd circle (at -4.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D2 smd circle (at -4.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 232 "Net-(J2-Pad95)"))
    (pad E2 smd circle (at -4.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 231 "Net-(J2-Pad96)"))
    (pad F2 smd circle (at -4.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad G2 smd circle (at -4.8 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 230 "Net-(J2-Pad99)"))
    (pad H2 smd circle (at -4.8 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 229 "Net-(J2-Pad100)"))
    (pad J2 smd circle (at -4.8 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 228 "Net-(J2-Pad101)"))
    (pad K2 smd circle (at -4.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 226 "Net-(J2-Pad105)"))
    (pad L2 smd circle (at -4.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 223 "Net-(J2-Pad108)"))
    (pad M2 smd circle (at -4.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 189 "Net-(J2-Pad39)"))
    (pad N2 smd circle (at -4.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 77 /MCU/RMII_REFCLK))
    (pad P2 smd circle (at -4.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 79 /MCU/RMII_MDIO))
    (pad R2 smd circle (at -4.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 184 "Net-(J2-Pad16)"))
    (pad A3 smd circle (at -4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 220 "Net-(J2-Pad75)"))
    (pad B3 smd circle (at -4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C3 smd circle (at -4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D3 smd circle (at -4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E3 smd circle (at -4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F3 smd circle (at -4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G3 smd circle (at -4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad H3 smd circle (at -4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J3 smd circle (at -4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K3 smd circle (at -4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 227 "Net-(J2-Pad102)"))
    (pad L3 smd circle (at -4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 224 "Net-(J2-Pad107)"))
    (pad M3 smd circle (at -4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 80 /MCU/RMII_MDC))
    (pad N3 smd circle (at -4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 183 "Net-(J2-Pad15)"))
    (pad P3 smd circle (at -4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 74 /MCU/DCMI_PIXCLK))
    (pad R3 smd circle (at -4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 81 /MCU/RMII_CRS_DV))
    (pad A4 smd circle (at -3.2 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B4 smd circle (at -3.2 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 88 /MCU/DCMI_D7))
    (pad C4 smd circle (at -3.2 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D4 smd circle (at -3.2 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E4 smd circle (at -3.2 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F4 smd circle (at -3.2 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad G4 smd circle (at -3.2 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad H4 smd circle (at -3.2 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J4 smd circle (at -3.2 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K4 smd circle (at -3.2 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad L4 smd circle (at -3.2 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 187 "Net-(J2-Pad41)"))
    (pad M4 smd circle (at -3.2 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 190 "Net-(J2-Pad40)"))
    (pad N4 smd circle (at -3.2 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 76 /MCU/DCMI_HSYNC))
    (pad P4 smd circle (at -3.2 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 181 "Net-(J2-Pad17)"))
    (pad R4 smd circle (at -3.2 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 176 "Net-(J2-Pad28)"))
    (pad A5 smd circle (at -2.4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 221 "Net-(J2-Pad72)"))
    (pad B5 smd circle (at -2.4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 75 /MCU/DCMI_VSYNC))
    (pad C5 smd circle (at -2.4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D5 smd circle (at -2.4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E5 smd circle (at -2.4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F5 smd circle (at -2.4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad G5 smd circle (at -2.4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad H5 smd circle (at -2.4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad J5 smd circle (at -2.4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad K5 smd circle (at -2.4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad L5 smd circle (at -2.4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad M5 smd circle (at -2.4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 173 "Net-(J2-Pad29)"))
    (pad N5 smd circle (at -2.4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 84 /MCU/RMII_RXD0))
    (pad P5 smd circle (at -2.4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 83 /MCU/RMII_RXD1))
    (pad R5 smd circle (at -2.4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 175 "Net-(J2-Pad27)"))
    (pad A6 smd circle (at -1.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 222 "Net-(J2-Pad71)"))
    (pad B6 smd circle (at -1.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 91 /MCU/DCMI_D5))
    (pad C6 smd circle (at -1.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D6 smd circle (at -1.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E6 smd circle (at -1.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F6 smd circle (at -1.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad G6 smd circle (at -1.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad H6 smd circle (at -1.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad J6 smd circle (at -1.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad K6 smd circle (at -1.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad L6 smd circle (at -1.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad M6 smd circle (at -1.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N6 smd circle (at -1.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P6 smd circle (at -1.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R6 smd circle (at -1.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A7 smd circle (at -0.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 90 /MCU/DCMI_D6))
    (pad B7 smd circle (at -0.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C7 smd circle (at -0.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D7 smd circle (at -0.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E7 smd circle (at -0.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad F7 smd circle (at -0.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad K7 smd circle (at -0.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad L7 smd circle (at -0.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad M7 smd circle (at -0.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N7 smd circle (at -0.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P7 smd circle (at -0.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R7 smd circle (at -0.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad A8 smd circle (at 0 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 171 "Net-(J2-Pad33)"))
    (pad B8 smd circle (at 0 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C8 smd circle (at 0 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D8 smd circle (at 0 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E8 smd circle (at 0 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad F8 smd circle (at 0 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad K8 smd circle (at 0 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad L8 smd circle (at 0 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad M8 smd circle (at 0 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N8 smd circle (at 0 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P8 smd circle (at 0 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R8 smd circle (at 0 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 215 "Net-(J2-Pad82)"))
    (pad A9 smd circle (at 0.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 174 "Net-(J2-Pad30)"))
    (pad B9 smd circle (at 0.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C9 smd circle (at 0.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D9 smd circle (at 0.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E9 smd circle (at 0.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F9 smd circle (at 0.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad K9 smd circle (at 0.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad L9 smd circle (at 0.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad M9 smd circle (at 0.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N9 smd circle (at 0.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 214 "Net-(J2-Pad83)"))
    (pad P9 smd circle (at 0.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 213 "Net-(J2-Pad84)"))
    (pad R9 smd circle (at 0.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 212 "Net-(J2-Pad87)"))
    (pad A10 smd circle (at 1.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B10 smd circle (at 1.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad C10 smd circle (at 1.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 202 "Net-(J2-Pad54)"))
    (pad D10 smd circle (at 1.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E10 smd circle (at 1.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad F10 smd circle (at 1.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad G10 smd circle (at 1.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad H10 smd circle (at 1.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad J10 smd circle (at 1.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad K10 smd circle (at 1.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad L10 smd circle (at 1.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad M10 smd circle (at 1.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 194 "Net-(J2-Pad65)"))
    (pad N10 smd circle (at 1.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 195 "Net-(J2-Pad64)"))
    (pad P10 smd circle (at 1.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 211 "Net-(J2-Pad88)"))
    (pad R10 smd circle (at 1.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 210 "Net-(J2-Pad89)"))
    (pad A11 smd circle (at 2.4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 200 "Net-(J2-Pad58)"))
    (pad B11 smd circle (at 2.4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 199 "Net-(J2-Pad57)"))
    (pad C11 smd circle (at 2.4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 204 "Net-(J2-Pad52)"))
    (pad D11 smd circle (at 2.4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 201 "Net-(J2-Pad53)"))
    (pad E11 smd circle (at 2.4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F11 smd circle (at 2.4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad G11 smd circle (at 2.4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad H11 smd circle (at 2.4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad J11 smd circle (at 2.4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad K11 smd circle (at 2.4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad L11 smd circle (at 2.4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad M11 smd circle (at 2.4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 193 "Net-(J2-Pad66)"))
    (pad N11 smd circle (at 2.4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P11 smd circle (at 2.4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 208 "Net-(J2-Pad93)"))
    (pad R11 smd circle (at 2.4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 207 "Net-(J2-Pad94)"))
    (pad A12 smd circle (at 3.2 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 185 "Net-(J2-Pad45)"))
    (pad B12 smd circle (at 3.2 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 205 "Net-(J2-Pad47)"))
    (pad C12 smd circle (at 3.2 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 206 "Net-(J2-Pad48)"))
    (pad D12 smd circle (at 3.2 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 203 "Net-(J2-Pad51)"))
    (pad E12 smd circle (at 3.2 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F12 smd circle (at 3.2 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G12 smd circle (at 3.2 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad H12 smd circle (at 3.2 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J12 smd circle (at 3.2 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K12 smd circle (at 3.2 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad L12 smd circle (at 3.2 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 192 "Net-(J2-Pad69)"))
    (pad M12 smd circle (at 3.2 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N12 smd circle (at 3.2 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P12 smd circle (at 3.2 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 172 "Net-(J2-Pad34)"))
    (pad R12 smd circle (at 3.2 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 209 "Net-(J2-Pad90)"))
    (pad A13 smd circle (at 4 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B13 smd circle (at 4 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 92 /MCU/DCMI_D4))
    (pad C13 smd circle (at 4 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D13 smd circle (at 4 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E13 smd circle (at 4 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F13 smd circle (at 4 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad G13 smd circle (at 4 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad H13 smd circle (at 4 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J13 smd circle (at 4 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K13 smd circle (at 4 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 191 "Net-(J2-Pad70)"))
    (pad L13 smd circle (at 4 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 78 /MCU/RMII_TXD0))
    (pad M13 smd circle (at 4 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N13 smd circle (at 4 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P13 smd circle (at 4 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R13 smd circle (at 4 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 85 /MCU/RMII_TX_EN))
    (pad A14 smd circle (at 4.8 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B14 smd circle (at 4.8 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 188 "Net-(J2-Pad42)"))
    (pad C14 smd circle (at 4.8 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad D14 smd circle (at 4.8 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad E14 smd circle (at 4.8 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad F14 smd circle (at 4.8 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 93 /MCU/DCMI_D3))
    (pad G14 smd circle (at 4.8 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 86 /MCU/DCMI_D2))
    (pad H14 smd circle (at 4.8 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad J14 smd circle (at 4.8 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K14 smd circle (at 4.8 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 82 /MCU/RMII_TXD1))
    (pad L14 smd circle (at 4.8 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 198 "Net-(J2-Pad60)"))
    (pad M14 smd circle (at 4.8 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N14 smd circle (at 4.8 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P14 smd circle (at 4.8 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R14 smd circle (at 4.8 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 169 "Net-(J2-Pad35)"))
    (pad A15 smd circle (at 5.6 -5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad B15 smd circle (at 5.6 -4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 178 "Net-(J2-Pad24)"))
    (pad C15 smd circle (at 5.6 -4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 177 "Net-(J2-Pad23)"))
    (pad D15 smd circle (at 5.6 -3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 180 "Net-(J2-Pad22)"))
    (pad E15 smd circle (at 5.6 -2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 179 "Net-(J2-Pad21)"))
    (pad F15 smd circle (at 5.6 -1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 182 "Net-(J2-Pad18)"))
    (pad G15 smd circle (at 5.6 -0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 87 /MCU/DCMI_D1))
    (pad H15 smd circle (at 5.6 0 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 89 /MCU/DCMI_D0))
    (pad J15 smd circle (at 5.6 0.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad K15 smd circle (at 5.6 1.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 196 "Net-(J2-Pad63)"))
    (pad L15 smd circle (at 5.6 2.4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 197 "Net-(J2-Pad59)"))
    (pad M15 smd circle (at 5.6 3.2 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad N15 smd circle (at 5.6 4 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad P15 smd circle (at 5.6 4.8 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask))
    (pad R15 smd circle (at 5.6 5.6 270) (size 0.3 0.3) (layers F.Cu F.Paste F.Mask)
      (net 170 "Net-(J2-Pad36)"))
  )

  (module azonenberg_pcb:BGA_256_17x17_FULLARRAY_1MM (layer F.Cu) (tedit 573EB821) (tstamp 5B6CEDE2)
    (at 55.575001 52.075001)
    (path /5B6B7005/5B6B763A)
    (fp_text reference U2 (at -7 -10) (layer F.SilkS)
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_text value XC7A50T-1FTG256C (at 0 10) (layer F.Fab) hide
      (effects (font (size 0.75 0.75) (thickness 0.125)))
    )
    (fp_line (start -8 -9) (end -9 -8) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -8 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 -9) (end -9 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start 9 9) (end 9 -9) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 9) (end 9 9) (layer F.SilkS) (width 0.15))
    (fp_line (start -9 -9) (end -9 9) (layer F.SilkS) (width 0.15))
    (pad A1 smd circle (at -7.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad A2 smd circle (at -6.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 7 /RAM/RAM1_DQ0))
    (pad A3 smd circle (at -5.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 8 /RAM/RAM0_DQ7))
    (pad A4 smd circle (at -4.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 9 /RAM/RAM0_DQ5))
    (pad A5 smd circle (at -3.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 10 /RAM/RAM0_DQ4))
    (pad A6 smd circle (at -2.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad A7 smd circle (at -1.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 11 /RAM/RAM0_DQ1))
    (pad A8 smd circle (at -0.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 133 /FPGA/IO_3V3_3))
    (pad A9 smd circle (at 0.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 164 /FPGA/IO_3V3_4))
    (pad A10 smd circle (at 1.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 162 /FPGA/IO_3V3_6))
    (pad A11 smd circle (at 2.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad A12 smd circle (at 3.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 158 /FPGA/IO_3V3_10))
    (pad A13 smd circle (at 4.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 155 /FPGA/IO_3V3_13))
    (pad A14 smd circle (at 5.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 154 /FPGA/IO_3V3_14))
    (pad A15 smd circle (at 6.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 150 /FPGA/IO_3V3_18))
    (pad A16 smd circle (at 7.5 -7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad B1 smd circle (at -7.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 12 /RAM/RAM1_DQ2))
    (pad B2 smd circle (at -6.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 13 /RAM/RAM1_DQS))
    (pad B3 smd circle (at -5.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad B4 smd circle (at -4.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 14 /RAM/RAM0_DQ6))
    (pad B5 smd circle (at -3.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 15 /RAM/RAM0_DQ3))
    (pad B6 smd circle (at -2.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 16 /RAM/RAM0_DQ2))
    (pad B7 smd circle (at -1.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 17 /RAM/RAM0_DQ0))
    (pad B8 smd circle (at -0.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad B9 smd circle (at 0.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 163 /FPGA/IO_3V3_5))
    (pad B10 smd circle (at 1.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 161 /FPGA/IO_3V3_7))
    (pad B11 smd circle (at 2.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 160 /FPGA/IO_3V3_8))
    (pad B12 smd circle (at 3.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 159 /FPGA/IO_3V3_9))
    (pad B13 smd circle (at 4.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad B14 smd circle (at 5.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 152 /FPGA/IO_3V3_16))
    (pad B15 smd circle (at 6.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 151 /FPGA/IO_3V3_17))
    (pad B16 smd circle (at 7.5 -6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 148 /FPGA/IO_3V3_20))
    (pad C1 smd circle (at -7.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 18 /RAM/RAM1_DQ1))
    (pad C2 smd circle (at -6.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 19 /RAM/RAM0_PSC_N))
    (pad C3 smd circle (at -5.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 20 /RAM/RAM0_PSC_P))
    (pad C4 smd circle (at -4.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 26 /RAM/RAM1_DQ7))
    (pad C5 smd circle (at -3.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad C6 smd circle (at -2.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 22 /RAM/RAM0_RST_N))
    (pad C7 smd circle (at -1.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 23 /RAM/RAM0_CS_N))
    (pad C8 smd circle (at -0.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 135 /FPGA/IO_3V3_1))
    (pad C9 smd circle (at 0.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 134 /FPGA/IO_3V3_2))
    (pad C10 smd circle (at 1.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad C11 smd circle (at 2.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 147 /FPGA/IO_3V3_21))
    (pad C12 smd circle (at 3.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 146 /FPGA/IO_3V3_22))
    (pad C13 smd circle (at 4.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 145 /FPGA/IO_3V3_23))
    (pad C14 smd circle (at 5.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 153 /FPGA/IO_3V3_15))
    (pad C15 smd circle (at 6.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad C16 smd circle (at 7.5 -5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 149 /FPGA/IO_3V3_19))
    (pad D1 smd circle (at -7.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 24 /RAM/RAM1_DQ4))
    (pad D2 smd circle (at -6.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad D3 smd circle (at -5.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 25 /RAM/RAM1_DQ6))
    (pad D4 smd circle (at -4.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 168 /RAM/CLK_1V8_1))
    (pad D5 smd circle (at -3.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 27 /RAM/RAM0_CK_N))
    (pad D6 smd circle (at -2.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 28 /RAM/RAM0_CK_P))
    (pad D7 smd circle (at -1.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad D8 smd circle (at -0.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 157 /FPGA/IO_3V3_11))
    (pad D9 smd circle (at 0.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 156 /FPGA/IO_3V3_12))
    (pad D10 smd circle (at 1.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 136 /FPGA/IO_3V3_0))
    (pad D11 smd circle (at 2.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 142 /FPGA/IO_3V3_26))
    (pad D12 smd circle (at 3.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad D13 smd circle (at 4.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 166 /FPGA/CLK_3V3_0))
    (pad D14 smd circle (at 5.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 141 /FPGA/IO_3V3_27))
    (pad D15 smd circle (at 6.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 140 /FPGA/IO_3V3_28))
    (pad D16 smd circle (at 7.5 -4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad E13 smd circle (at 4.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 144 /FPGA/IO_3V3_24))
    (pad E12 smd circle (at 3.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 165 /FPGA/CLK_3V3_1))
    (pad F12 smd circle (at 3.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 139 /FPGA/IO_3V3_29))
    (pad G12 smd circle (at 3.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad E14 smd circle (at 5.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad E16 smd circle (at 7.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 137 /FPGA/IO_3V3_31))
    (pad E15 smd circle (at 6.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad F15 smd circle (at 6.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad E10 smd circle (at 1.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 "/Power Supply/1V0"))
    (pad E11 smd circle (at 2.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 143 /FPGA/IO_3V3_25))
    (pad F11 smd circle (at 2.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 "/Power Supply/1V0"))
    (pad H11 smd circle (at 2.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad F10 smd circle (at 1.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad G11 smd circle (at 2.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad G10 smd circle (at 1.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(U2-PadG10)"))
    (pad H10 smd circle (at 1.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad F14 smd circle (at 5.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad H14 smd circle (at 5.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad G14 smd circle (at 5.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad F13 smd circle (at 4.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 138 /FPGA/IO_3V3_30))
    (pad G13 smd circle (at 4.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad H13 smd circle (at 4.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad H12 smd circle (at 3.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad F16 smd circle (at 7.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad G16 smd circle (at 7.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad H15 smd circle (at 6.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad G15 smd circle (at 6.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad H16 smd circle (at 7.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad F9 smd circle (at 0.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 "/Power Supply/1V0"))
    (pad E8 smd circle (at -0.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad E9 smd circle (at 0.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad F8 smd circle (at -0.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad F7 smd circle (at -1.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 "/Power Supply/1V0"))
    (pad E7 smd circle (at -1.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad E3 smd circle (at -5.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 29 /RAM/RAM1_DQ5))
    (pad F4 smd circle (at -4.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 33 /RAM/RAM1_CK_P))
    (pad E4 smd circle (at -4.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad F3 smd circle (at -5.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 30 /RAM/RAM1_CK_N))
    (pad G6 smd circle (at -2.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 "/Power Supply/1V0"))
    (pad E6 smd circle (at -2.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 32 /RAM/RAM0_DQS))
    (pad E5 smd circle (at -3.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 21 /RAM/RAM1_CS_N))
    (pad F5 smd circle (at -3.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 167 /RAM/CLK_1V8_0))
    (pad F6 smd circle (at -2.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad G5 smd circle (at -3.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 34 /RAM/RAM1_RST_N))
    (pad H5 smd circle (at -3.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 109 /RAM/GPIO_1V8_3))
    (pad H6 smd circle (at -2.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad E2 smd circle (at -6.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 35 /RAM/RAM1_DQ3))
    (pad E1 smd circle (at -7.5 -3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 36 /RAM/RAM1_PSC_N))
    (pad F2 smd circle (at -6.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 31 /RAM/RAM1_PSC_P))
    (pad G2 smd circle (at -6.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 111 /RAM/GPIO_1V8_1))
    (pad F1 smd circle (at -7.5 -2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad H1 smd circle (at -7.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 102 /RAM/GPIO_1V8_8))
    (pad G1 smd circle (at -7.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 108 /RAM/GPIO_1V8_2))
    (pad H2 smd circle (at -6.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 105 /RAM/GPIO_1V8_7))
    (pad H7 smd circle (at -1.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad G8 smd circle (at -0.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad G9 smd circle (at 0.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad G7 smd circle (at -1.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad H8 smd circle (at -0.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad H9 smd circle (at 0.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 "/Power Supply/1V0"))
    (pad G4 smd circle (at -4.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 110 /RAM/GPIO_1V8_0))
    (pad H4 smd circle (at -4.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 106 /RAM/GPIO_1V8_4))
    (pad G3 smd circle (at -5.5 -1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad H3 smd circle (at -5.5 -0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 100 /RAM/GPIO_1V8_10))
    (pad R16 smd circle (at 7.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 74 /MCU/DCMI_PIXCLK))
    (pad T15 smd circle (at 6.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 64 /Ethernet/RGMII_RXD1))
    (pad R15 smd circle (at 6.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 75 /MCU/DCMI_VSYNC))
    (pad P16 smd circle (at 7.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 76 /MCU/DCMI_HSYNC))
    (pad R14 smd circle (at 5.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad P15 smd circle (at 6.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 77 /MCU/RMII_REFCLK))
    (pad P14 smd circle (at 5.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 62 /Ethernet/RGMII_RX_DV))
    (pad T16 smd circle (at 7.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad J14 smd circle (at 5.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 72 /MCU/QSPI_DQ1))
    (pad K16 smd circle (at 7.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 69 /MCU/QSPI_DQ3))
    (pad L14 smd circle (at 5.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 78 /MCU/RMII_TXD0))
    (pad K14 smd circle (at 5.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad K15 smd circle (at 6.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 73 /MCU/QSPI_DQ2))
    (pad J16 smd circle (at 7.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad J15 smd circle (at 6.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad R13 smd circle (at 4.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad R12 smd circle (at 3.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T13 smd circle (at 4.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad P13 smd circle (at 4.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 66 /Ethernet/RGMII_RXD3))
    (pad T14 smd circle (at 5.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 63 /Ethernet/RGMII_RXD0))
    (pad T12 smd circle (at 3.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad P12 smd circle (at 3.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad J13 smd circle (at 4.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 70 /MCU/QSPI_DQ0))
    (pad K12 smd circle (at 3.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad L13 smd circle (at 4.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 79 /MCU/RMII_MDIO))
    (pad K13 smd circle (at 4.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 80 /MCU/RMII_MDC))
    (pad L12 smd circle (at 3.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 71 /MCU/QSPI_CS_N))
    (pad J12 smd circle (at 3.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad M12 smd circle (at 3.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 81 /MCU/RMII_CRS_DV))
    (pad M13 smd circle (at 4.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad N12 smd circle (at 3.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 60 /Ethernet/RGMII_MDC))
    (pad M14 smd circle (at 5.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 82 /MCU/RMII_TXD1))
    (pad N14 smd circle (at 5.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 61 /Ethernet/RGMII_RX_CLK))
    (pad N13 smd circle (at 4.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 65 /Ethernet/RGMII_RXD2))
    (pad N16 smd circle (at 7.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 83 /MCU/RMII_RXD1))
    (pad M16 smd circle (at 7.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 84 /MCU/RMII_RXD0))
    (pad M15 smd circle (at 6.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 85 /MCU/RMII_TX_EN))
    (pad N15 smd circle (at 6.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad L15 smd circle (at 6.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 68 /MCU/3V3))
    (pad L16 smd circle (at 7.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad K10 smd circle (at 1.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad K11 smd circle (at 2.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(U2-PadG10)"))
    (pad J9 smd circle (at 0.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad L11 smd circle (at 2.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad K9 smd circle (at 0.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 "/Power Supply/1V0"))
    (pad L10 smd circle (at 1.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(U2-PadG10)"))
    (pad J10 smd circle (at 1.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 2 "Net-(U2-PadG10)"))
    (pad J11 smd circle (at 2.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad L7 smd circle (at -1.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad M7 smd circle (at -1.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad M8 smd circle (at -0.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad L8 smd circle (at -0.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 "/Power Supply/1V0"))
    (pad N9 smd circle (at 0.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad M9 smd circle (at 0.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad L9 smd circle (at 0.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T11 smd circle (at 2.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad M11 smd circle (at 2.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad N10 smd circle (at 1.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad N11 smd circle (at 2.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 54 /Ethernet/RGMII_MDIO))
    (pad R11 smd circle (at 2.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad P11 smd circle (at 2.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad M10 smd circle (at 1.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad P10 smd circle (at 1.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 53 /Ethernet/RGMII_RST_N))
    (pad R10 smd circle (at 1.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T10 smd circle (at 1.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 86 /MCU/DCMI_D2))
    (pad P9 smd circle (at 0.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 56 /Ethernet/RGMII_TXD3))
    (pad R9 smd circle (at 0.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad T9 smd circle (at 0.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 87 /MCU/DCMI_D1))
    (pad N8 smd circle (at -0.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad N7 smd circle (at -1.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad M6 smd circle (at -2.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 57 /Ethernet/RGMII_TXD2))
    (pad N6 smd circle (at -2.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 58 /Ethernet/RGMII_TXD1))
    (pad P7 smd circle (at -1.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad P8 smd circle (at -0.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 59 /Ethernet/RGMII_TXD0))
    (pad P6 smd circle (at -2.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 88 /MCU/DCMI_D7))
    (pad L6 smd circle (at -2.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 4 "/Power Supply/3V3"))
    (pad K8 smd circle (at -0.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad K6 smd circle (at -2.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad J6 smd circle (at -2.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 5 "/Power Supply/1V0"))
    (pad K7 smd circle (at -1.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad J8 smd circle (at -0.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad J7 smd circle (at -1.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask))
    (pad T8 smd circle (at -0.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 89 /MCU/DCMI_D0))
    (pad R8 smd circle (at -0.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 67 /Ethernet/RGMII_TX_EN))
    (pad T7 smd circle (at -1.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 55 /Ethernet/RGMII_TX_CLK))
    (pad R7 smd circle (at -1.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 90 /MCU/DCMI_D6))
    (pad R6 smd circle (at -2.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 91 /MCU/DCMI_D5))
    (pad T6 smd circle (at -2.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad P2 smd circle (at -6.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad N2 smd circle (at -6.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 124 /FPGA/LVDS_DQ2_N))
    (pad P3 smd circle (at -5.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 120 /FPGA/LVDS_DQ4_N))
    (pad N3 smd circle (at -5.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 126 /FPGA/LVDS_DQ2_P))
    (pad P1 smd circle (at -7.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 125 /FPGA/LVDS_DQ3_N))
    (pad N1 smd circle (at -7.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 127 /FPGA/LVDS_DQ3_P))
    (pad M3 smd circle (at -5.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad L1 smd circle (at -7.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad L2 smd circle (at -6.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 96 /RAM/GPIO_1V8_14))
    (pad M1 smd circle (at -7.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 129 /FPGA/LVDS_DQ1_N))
    (pad L3 smd circle (at -5.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 99 /RAM/GPIO_1V8_13))
    (pad M2 smd circle (at -6.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 131 /FPGA/LVDS_DQ1_P))
    (pad M5 smd circle (at -3.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 123 /FPGA/LVDS_DQ5_P))
    (pad M4 smd circle (at -4.5 3.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 128 /FPGA/LVDS_DQ0_N))
    (pad N5 smd circle (at -3.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad P4 smd circle (at -4.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 122 /FPGA/LVDS_DQ4_P))
    (pad N4 smd circle (at -4.5 4.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 121 /FPGA/LVDS_DQ5_N))
    (pad P5 smd circle (at -3.5 5.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 112 /FPGA/GPIO_2V5_1))
    (pad K2 smd circle (at -6.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 94 /RAM/GPIO_1V8_16))
    (pad K1 smd circle (at -7.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 101 /RAM/GPIO_1V8_11))
    (pad J3 smd circle (at -5.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 103 /RAM/GPIO_1V8_9))
    (pad J2 smd circle (at -6.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 3 "/Power Supply/1V8"))
    (pad J1 smd circle (at -7.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 98 /RAM/GPIO_1V8_12))
    (pad K3 smd circle (at -5.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 97 /RAM/GPIO_1V8_15))
    (pad R4 smd circle (at -4.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad T5 smd circle (at -3.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 92 /MCU/DCMI_D4))
    (pad R5 smd circle (at -3.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 93 /MCU/DCMI_D3))
    (pad T4 smd circle (at -4.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 115 /FPGA/LVDS_DQ8_P))
    (pad K5 smd circle (at -3.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 95 /RAM/GPIO_1V8_17))
    (pad L4 smd circle (at -4.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 130 /FPGA/LVDS_DQ0_P))
    (pad L5 smd circle (at -3.5 2.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 114 /FPGA/GPIO_2V5_0))
    (pad J4 smd circle (at -4.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 104 /RAM/GPIO_1V8_6))
    (pad J5 smd circle (at -3.5 0.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 107 /RAM/GPIO_1V8_5))
    (pad K4 smd circle (at -4.5 1.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 1 "/Power Supply/GND"))
    (pad R3 smd circle (at -5.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 119 /FPGA/LVDS_DQ7_P))
    (pad T1 smd circle (at -7.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 6 "/Power Supply/2V5"))
    (pad T2 smd circle (at -6.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 117 /FPGA/LVDS_DQ7_N))
    (pad R1 smd circle (at -7.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 116 /FPGA/LVDS_DQ6_N))
    (pad R2 smd circle (at -6.5 6.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 118 /FPGA/LVDS_DQ6_P))
    (pad T3 smd circle (at -5.5 7.5) (size 0.53 0.53) (layers F.Cu F.Paste F.Mask)
      (net 113 /FPGA/LVDS_DQ8_N))
    (model /nfs4/home/azonenberg/code/3rdparty/kicad_libs/modules/packages3d/walter/smd_bga/lbga256.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 90))
    )
  )

)
