

================================================================
== Vivado HLS Report for 'matrixMul'
================================================================
* Date:           Sat May 28 02:04:18 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 3.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 3.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (tmp)
	6  / (!tmp)
4 --> 
	5  / (tmp_2)
	3  / (!tmp_2)
5 --> 
	4  / true
6 --> 
	7  / (tmp_3)
	9  / (!tmp_3)
7 --> 
	8  / (tmp_s)
	6  / (!tmp_s)
8 --> 
	7  / true
9 --> 
	10  / (tmp_5)
10 --> 
	11  / (tmp_8)
	9  / (!tmp_8)
11 --> 
	12  / (tmp_11)
	14  / (!tmp_11)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	10  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 15 [2/2] (1.00ns)   --->   "%lp_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lp) nounwind"   --->   Operation 15 'read' 'lp_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [2/2] (1.00ns)   --->   "%ln_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ln) nounwind"   --->   Operation 16 'read' 'ln_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [2/2] (1.00ns)   --->   "%lm_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lm) nounwind"   --->   Operation 17 'read' 'lm_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a = alloca [16384 x i8], align 1" [HW2_HLS/Matrix_MUL.cpp:11]   --->   Operation 18 'alloca' 'a' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%b = alloca [16384 x i8], align 1" [HW2_HLS/Matrix_MUL.cpp:12]   --->   Operation 19 'alloca' 'b' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lm) nounwind, !map !7"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ln) nounwind, !map !13"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lp) nounwind, !map !17"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_r) nounwind, !map !21"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %c) nounwind, !map !28"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixMul_str) nounwind"   --->   Operation 25 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.00ns)   --->   "%lp_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lp) nounwind"   --->   Operation 26 'read' 'lp_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 27 [1/2] (1.00ns)   --->   "%ln_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ln) nounwind"   --->   Operation 27 'read' 'ln_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 28 [1/2] (1.00ns)   --->   "%lm_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %lm) nounwind"   --->   Operation 28 'read' 'lm_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %c, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_r, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ln, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_HLS/Matrix_MUL.cpp:7]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lp, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_HLS/Matrix_MUL.cpp:8]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %lm, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [HW2_HLS/Matrix_MUL.cpp:9]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %.loopexit" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.52>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]"   --->   Operation 35 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i to i32" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 36 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.47ns)   --->   "%tmp = icmp slt i32 %i_cast, %lm_read" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 37 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.52ns)   --->   "%i_1 = add i31 %i, 1" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 38 'add' 'i_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader5.preheader, label %.preheader4.preheader" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i31 %i to i9" [HW2_HLS/Matrix_MUL.cpp:16]   --->   Operation 40 'trunc' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_7_cast = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_1, i7 0)" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 41 'bitconcatenate' 'tmp_7_cast' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "br label %.preheader5" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 42 'br' <Predicate = (tmp)> <Delay = 1.76>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader4" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 43 'br' <Predicate = (!tmp)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%j = phi i31 [ %j_1, %1 ], [ 0, %.preheader5.preheader ]"   --->   Operation 44 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j to i32" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 45 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %j_cast, %ln_read" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 46 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (2.52ns)   --->   "%j_1 = add i31 %j, 1" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 47 'add' 'j_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %1, label %.loopexit.loopexit" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i31 %j to i16" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 49 'trunc' 'tmp_4' <Predicate = (tmp_2)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.07ns)   --->   "%tmp_9 = add i16 %tmp_7_cast, %tmp_4" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 50 'add' 'tmp_9' <Predicate = (tmp_2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [2/2] (0.00ns)   --->   "%in_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_r) nounwind" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 51 'read' 'in_read' <Predicate = (tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 52 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i16 %tmp_9 to i64" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 53 'zext' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [16384 x i8]* %a, i64 0, i64 %tmp_9_cast" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 54 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/2] (0.00ns)   --->   "%in_read = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_r) nounwind" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 55 'read' 'in_read' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 56 [1/1] (3.25ns)   --->   "store i8 %in_read, i8* %a_addr, align 1" [HW2_HLS/Matrix_MUL.cpp:18]   --->   Operation 56 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader5" [HW2_HLS/Matrix_MUL.cpp:17]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.52>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%i1 = phi i31 [ %i_2, %.preheader4.loopexit ], [ 0, %.preheader4.preheader ]"   --->   Operation 58 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%i1_cast = zext i31 %i1 to i32" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 59 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (2.47ns)   --->   "%tmp_3 = icmp slt i32 %i1_cast, %ln_read" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 60 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.52ns)   --->   "%i_2 = add i31 %i1, 1" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 61 'add' 'i_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %.preheader3.preheader, label %.preheader2.preheader" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i31 %i1 to i9" [HW2_HLS/Matrix_MUL.cpp:21]   --->   Operation 63 'trunc' 'tmp_6' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_15_cast1 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_6, i7 0)" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 64 'bitconcatenate' 'tmp_15_cast1' <Predicate = (tmp_3)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.76ns)   --->   "br label %.preheader3" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 65 'br' <Predicate = (tmp_3)> <Delay = 1.76>
ST_6 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader2" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 66 'br' <Predicate = (!tmp_3)> <Delay = 1.76>

State 7 <SV = 4> <Delay = 2.52>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%j2 = phi i31 [ %j_2, %2 ], [ 0, %.preheader3.preheader ]"   --->   Operation 67 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%j2_cast = zext i31 %j2 to i32" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 68 'zext' 'j2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %j2_cast, %lp_read" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 69 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (2.52ns)   --->   "%j_2 = add i31 %j2, 1" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 70 'add' 'j_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %.preheader4.loopexit" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i31 %j2 to i16" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 72 'trunc' 'tmp_7' <Predicate = (tmp_s)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.07ns)   --->   "%tmp_10 = add i16 %tmp_15_cast1, %tmp_7" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 73 'add' 'tmp_10' <Predicate = (tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [2/2] (0.00ns)   --->   "%in_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_r) nounwind" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 74 'read' 'in_read_1' <Predicate = (tmp_s)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 75 'br' <Predicate = (!tmp_s)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.25>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i16 %tmp_10 to i64" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 76 'zext' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [16384 x i8]* %b, i64 0, i64 %tmp_16_cast" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 77 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/2] (0.00ns)   --->   "%in_read_1 = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_r) nounwind" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 78 'read' 'in_read_1' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 79 [1/1] (3.25ns)   --->   "store i8 %in_read_1, i8* %b_addr, align 1" [HW2_HLS/Matrix_MUL.cpp:23]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader3" [HW2_HLS/Matrix_MUL.cpp:22]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.52>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%i3 = phi i31 [ %i_3, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]"   --->   Operation 81 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%i3_cast = zext i31 %i3 to i32" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 82 'zext' 'i3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (2.47ns)   --->   "%tmp_5 = icmp slt i32 %i3_cast, %lm_read" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 83 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (2.52ns)   --->   "%i_3 = add i31 %i3, 1" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 84 'add' 'i_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %.preheader1.preheader, label %5" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i31 %i3 to i9" [HW2_HLS/Matrix_MUL.cpp:27]   --->   Operation 86 'trunc' 'tmp_12' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_18_cast = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_12, i7 0)" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 87 'bitconcatenate' 'tmp_18_cast' <Predicate = (tmp_5)> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.76ns)   --->   "br label %.preheader1" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 88 'br' <Predicate = (tmp_5)> <Delay = 1.76>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "ret void" [HW2_HLS/Matrix_MUL.cpp:36]   --->   Operation 89 'ret' <Predicate = (!tmp_5)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.52>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%j4 = phi i31 [ %j_3, %4 ], [ 0, %.preheader1.preheader ]"   --->   Operation 90 'phi' 'j4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%j4_cast = zext i31 %j4 to i32" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 91 'zext' 'j4_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (2.47ns)   --->   "%tmp_8 = icmp slt i32 %j4_cast, %lp_read" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 92 'icmp' 'tmp_8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (2.52ns)   --->   "%j_3 = add i31 %j4, 1" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 93 'add' 'j_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %.preheader.preheader, label %.preheader2.loopexit" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i31 %j4 to i16" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 95 'trunc' 'tmp_14' <Predicate = (tmp_8)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.76ns)   --->   "br label %.preheader" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 96 'br' <Predicate = (tmp_8)> <Delay = 1.76>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 97 'br' <Predicate = (!tmp_8)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 5.33>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%sum = phi i32 [ %sum_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 98 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%n = phi i31 [ %n_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 99 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%n_cast = zext i31 %n to i32" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 100 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (2.47ns)   --->   "%tmp_11 = icmp slt i32 %n_cast, %ln_read" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 101 'icmp' 'tmp_11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (2.52ns)   --->   "%n_1 = add i31 %n, 1" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 102 'add' 'n_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %3, label %4" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i31 %n to i16" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 104 'trunc' 'tmp_15' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (2.07ns)   --->   "%tmp_16 = add i16 %tmp_18_cast, %tmp_15" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 105 'add' 'tmp_16' <Predicate = (tmp_11)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i16 %tmp_16 to i64" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 106 'zext' 'tmp_19_cast' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [16384 x i8]* %a, i64 0, i64 %tmp_19_cast" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 107 'getelementptr' 'a_addr_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i31 %n to i9" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 108 'trunc' 'tmp_17' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_21_cast = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %tmp_17, i7 0)" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 109 'bitconcatenate' 'tmp_21_cast' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (2.07ns)   --->   "%tmp_18 = add i16 %tmp_21_cast, %tmp_14" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 110 'add' 'tmp_18' <Predicate = (tmp_11)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i16 %tmp_18 to i64" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 111 'zext' 'tmp_22_cast' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [16384 x i8]* %b, i64 0, i64 %tmp_22_cast" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 112 'getelementptr' 'b_addr_1' <Predicate = (tmp_11)> <Delay = 0.00>
ST_11 : Operation 113 [2/2] (3.25ns)   --->   "%a_load = load i8* %a_addr_1, align 1" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 113 'load' 'a_load' <Predicate = (tmp_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_11 : Operation 114 [2/2] (3.25ns)   --->   "%b_load = load i8* %b_addr_1, align 1" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 114 'load' 'b_load' <Predicate = (tmp_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_11 : Operation 115 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %c, i32 %sum) nounwind" [HW2_HLS/Matrix_MUL.cpp:33]   --->   Operation 115 'write' <Predicate = (!tmp_11)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 7> <Delay = 3.25>
ST_12 : Operation 116 [1/2] (3.25ns)   --->   "%a_load = load i8* %a_addr_1, align 1" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 116 'load' 'a_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 117 [1/2] (3.25ns)   --->   "%b_load = load i8* %b_addr_1, align 1" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 117 'load' 'b_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 13 <SV = 8> <Delay = 6.38>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i8 %a_load to i16" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 118 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i8 %b_load to i16" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 119 'zext' 'tmp_14_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (3.36ns)   --->   "%tmp_13 = mul i16 %tmp_14_cast, %tmp_13_cast" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 120 'mul' 'tmp_13' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i16 %tmp_13 to i32" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 121 'zext' 'tmp_15_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (3.02ns)   --->   "%sum_1 = add nsw i32 %sum, %tmp_15_cast" [HW2_HLS/Matrix_MUL.cpp:31]   --->   Operation 122 'add' 'sum_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader" [HW2_HLS/Matrix_MUL.cpp:30]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 124 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %c, i32 %sum) nounwind" [HW2_HLS/Matrix_MUL.cpp:33]   --->   Operation 124 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader1" [HW2_HLS/Matrix_MUL.cpp:28]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'lp' [12]  (1 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', HW2_HLS/Matrix_MUL.cpp:16) [24]  (1.77 ns)

 <State 3>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', HW2_HLS/Matrix_MUL.cpp:16) [24]  (0 ns)
	'add' operation ('i', HW2_HLS/Matrix_MUL.cpp:16) [27]  (2.52 ns)

 <State 4>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', HW2_HLS/Matrix_MUL.cpp:17) [34]  (0 ns)
	'add' operation ('j', HW2_HLS/Matrix_MUL.cpp:17) [37]  (2.52 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('a_addr', HW2_HLS/Matrix_MUL.cpp:18) [43]  (0 ns)
	'store' operation (HW2_HLS/Matrix_MUL.cpp:18) of variable 'in_read', HW2_HLS/Matrix_MUL.cpp:18 on array 'a', HW2_HLS/Matrix_MUL.cpp:11 [45]  (3.25 ns)

 <State 6>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', HW2_HLS/Matrix_MUL.cpp:21) [52]  (0 ns)
	'add' operation ('i', HW2_HLS/Matrix_MUL.cpp:21) [55]  (2.52 ns)

 <State 7>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', HW2_HLS/Matrix_MUL.cpp:22) [62]  (0 ns)
	'add' operation ('j', HW2_HLS/Matrix_MUL.cpp:22) [65]  (2.52 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('b_addr', HW2_HLS/Matrix_MUL.cpp:23) [71]  (0 ns)
	'store' operation (HW2_HLS/Matrix_MUL.cpp:23) of variable 'in_read_1', HW2_HLS/Matrix_MUL.cpp:23 on array 'b', HW2_HLS/Matrix_MUL.cpp:12 [73]  (3.25 ns)

 <State 9>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', HW2_HLS/Matrix_MUL.cpp:27) [80]  (0 ns)
	'add' operation ('i', HW2_HLS/Matrix_MUL.cpp:27) [83]  (2.52 ns)

 <State 10>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', HW2_HLS/Matrix_MUL.cpp:28) [90]  (0 ns)
	'add' operation ('j', HW2_HLS/Matrix_MUL.cpp:28) [93]  (2.52 ns)

 <State 11>: 5.33ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', HW2_HLS/Matrix_MUL.cpp:30) [100]  (0 ns)
	'add' operation ('tmp_16', HW2_HLS/Matrix_MUL.cpp:31) [107]  (2.08 ns)
	'getelementptr' operation ('a_addr_1', HW2_HLS/Matrix_MUL.cpp:31) [109]  (0 ns)
	'load' operation ('a_load', HW2_HLS/Matrix_MUL.cpp:31) on array 'a', HW2_HLS/Matrix_MUL.cpp:11 [115]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'load' operation ('a_load', HW2_HLS/Matrix_MUL.cpp:31) on array 'a', HW2_HLS/Matrix_MUL.cpp:11 [115]  (3.25 ns)

 <State 13>: 6.38ns
The critical path consists of the following:
	'mul' operation ('tmp_13', HW2_HLS/Matrix_MUL.cpp:31) [119]  (3.36 ns)
	'add' operation ('sum', HW2_HLS/Matrix_MUL.cpp:31) [121]  (3.02 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
