B44_CHIP_RESET_PARTIAL,VAR_0
B44_DEVCTRL,VAR_1
B44_DMARX_CTRL,VAR_2
B44_DMARX_STAT,VAR_3
B44_DMATX_CTRL,VAR_4
B44_ENET_CTRL,VAR_5
B44_FLAG_INTERNAL_PHY,VAR_6
B44_MDC_RATIO,VAR_7
B44_MDIO_CTRL,VAR_8
B44_RCV_LAZY,VAR_9
DEVCTRL_EPR,VAR_10
DEVCTRL_IPP,VAR_11
DIV_ROUND_CLOSEST,FUNC_0
DMARX_STAT_EMASK,VAR_12
DMARX_STAT_SIDLE,VAR_13
ENET_CTRL_DISABLE,VAR_14
ENET_CTRL_EPSEL,VAR_15
MDIO_CTRL_MAXF_MASK,VAR_16
MDIO_CTRL_PREAMBLE,VAR_17
WARN_ON,FUNC_1
b44_clear_stats,FUNC_2
b44_wait_bit,FUNC_3
br32,FUNC_4
bw32,FUNC_5
ssb_clockspeed,FUNC_6
ssb_device_enable,FUNC_7
ssb_device_is_enabled,FUNC_8
ssb_pcicore_dev_irqvecs_enable,FUNC_9
udelay,FUNC_10
b44_chip_reset,FUNC_11
bp,VAR_18
reset_kind,VAR_19
sdev,VAR_20
was_enabled,VAR_21
val,VAR_22
