#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov  1 14:49:53 2019
# Process ID: 2924
# Current directory: C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.runs/synth_1
# Command line: vivado.exe -log parkade.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source parkade.tcl
# Log file: C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.runs/synth_1/parkade.vds
# Journal file: C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source parkade.tcl -notrace
Command: synth_design -top parkade -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.777 ; gain = 100.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'parkade' [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:49]
WARNING: [Synth 8-614] signal 'digit_7seg_display' is read in the process but is not in the sensitivity list [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:58]
WARNING: [Synth 8-614] signal 'Parkade_Available_Capacity' is read in the process but is not in the sensitivity list [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:110]
WARNING: [Synth 8-614] signal 'Parkade_Available_Capacity_MSD' is read in the process but is not in the sensitivity list [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:110]
WARNING: [Synth 8-614] signal 'select_segment' is read in the process but is not in the sensitivity list [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:110]
WARNING: [Synth 8-614] signal 'Parkade_Available_Capacity_LSD' is read in the process but is not in the sensitivity list [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:110]
INFO: [Synth 8-226] default block is never used [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'parkade' (1#1) [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.500 ; gain = 156.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.500 ; gain = 156.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.500 ; gain = 156.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'led6_r_OBUF'. [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/constrs_1/imports/lab2_traffic lights/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/parkade_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/parkade_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.918 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 749.918 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 749.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 749.918 ; gain = 488.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 749.918 ; gain = 488.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 749.918 ; gain = 488.285
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "out_7seg" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Parkade_Available_Capacity" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Parkade_Available_Capacity" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led6_r" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'out_7seg_reg' [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:63]
WARNING: [Synth 8-327] inferring latch for variable 'Parkade_Available_Capacity_MSD_reg' [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:119]
WARNING: [Synth 8-327] inferring latch for variable 'Parkade_Available_Capacity_LSD_reg' [C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.srcs/sources_1/imports/new/parkade.vhd:120]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 749.918 ; gain = 488.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   3 Input     31 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                 5x31  Multipliers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module parkade 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 3     
	   3 Input     31 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                 5x31  Multipliers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "led6_r" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'Parkade_Available_Capacity_MSD_reg[30]' (LD) to 'Parkade_Available_Capacity_MSD_reg[28]'
INFO: [Synth 8-3886] merging instance 'Parkade_Available_Capacity_MSD_reg[29]' (LD) to 'Parkade_Available_Capacity_MSD_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Parkade_Available_Capacity_MSD_reg[28] )
WARNING: [Synth 8-3332] Sequential element (Parkade_Available_Capacity_MSD_reg[28]) is unused and will be removed from module parkade.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 749.918 ; gain = 488.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 751.332 ; gain = 489.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 771.133 ; gain = 509.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 778.465 ; gain = 516.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 778.465 ; gain = 516.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 778.465 ; gain = 516.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 778.465 ; gain = 516.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 778.465 ; gain = 516.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 778.465 ; gain = 516.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 778.465 ; gain = 516.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |   134|
|3     |LUT1   |    72|
|4     |LUT2   |   148|
|5     |LUT3   |   142|
|6     |LUT4   |    57|
|7     |LUT5   |   111|
|8     |LUT6   |   240|
|9     |FDRE   |    78|
|10    |LD     |    66|
|11    |IBUF   |     5|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1067|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 778.465 ; gain = 516.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 778.465 ; gain = 185.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 778.465 ; gain = 516.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'parkade' is not ideal for floorplanning, since the cellview 'parkade' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 778.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  LD => LDCE: 66 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 11 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 778.465 ; gain = 525.965
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.465 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gaiya/Desktop/lab2-sd/lab2-parkade-eclass/parkade/parkade.runs/synth_1/parkade.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file parkade_utilization_synth.rpt -pb parkade_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 14:50:20 2019...
