/* Generated by Amaranth Yosys 0.25 (PyPI ver 0.25.0.0.post71, git sha1 e02b7f64b) */

(* \amaranth.hierarchy  = "myc64_top" *)
(* top =  1  *)
(* generator = "Amaranth" *)
module myc64_top(o_vid_hsync, o_vid_vsync, o_vid_en, o_wave, i_keyboard_mask, o_bus_addr, i_rom_char_data, i_rom_basic_data, i_rom_kernal_data, i_ram_main_data, o_ram_main_data, o_ram_main_we, o_clk_1mhz_ph1_en, o_clk_1mhz_ph2_en, clk, rst, o_vid_rgb);
  reg \$auto$verilog_backend.cc:2083:dump_module$1  = 0;
  (* src = "myc64.py:60" *)
  wire [3:0] \$1 ;
  (* src = "myc64.py:118" *)
  wire \$10 ;
  (* src = "myc64.py:163" *)
  wire \$100 ;
  (* src = "myc64.py:89" *)
  wire [7:0] \$102 ;
  (* src = "myc64.py:173" *)
  wire \$104 ;
  (* src = "myc64.py:173" *)
  wire \$106 ;
  (* src = "myc64.py:173" *)
  wire \$108 ;
  (* src = "myc64.py:173" *)
  wire \$110 ;
  (* src = "myc64.py:173" *)
  wire \$112 ;
  (* src = "myc64.py:173" *)
  wire \$114 ;
  (* src = "myc64.py:173" *)
  wire \$116 ;
  (* src = "myc64.py:134" *)
  wire \$118 ;
  (* src = "myc64.py:134" *)
  wire \$12 ;
  (* src = "myc64.py:137" *)
  wire \$120 ;
  (* src = "myc64.py:137" *)
  wire \$122 ;
  (* src = "myc64.py:137" *)
  wire \$124 ;
  (* src = "myc64.py:140" *)
  wire \$126 ;
  (* src = "myc64.py:140" *)
  wire \$128 ;
  (* src = "myc64.py:140" *)
  wire \$130 ;
  (* src = "myc64.py:143" *)
  wire \$132 ;
  (* src = "myc64.py:143" *)
  wire \$134 ;
  (* src = "myc64.py:143" *)
  wire \$136 ;
  (* src = "myc64.py:149" *)
  wire \$138 ;
  (* src = "myc64.py:137" *)
  wire \$14 ;
  (* src = "myc64.py:149" *)
  wire \$140 ;
  (* src = "myc64.py:149" *)
  wire \$142 ;
  (* src = "myc64.py:152" *)
  wire \$144 ;
  (* src = "myc64.py:152" *)
  wire \$146 ;
  (* src = "myc64.py:152" *)
  wire \$148 ;
  (* src = "myc64.py:172" *)
  wire \$150 ;
  (* src = "myc64.py:144" *)
  wire \$152 ;
  (* src = "myc64.py:144" *)
  wire \$154 ;
  (* src = "myc64.py:144" *)
  wire \$156 ;
  (* src = "myc64.py:153" *)
  wire \$158 ;
  (* src = "myc64.py:137" *)
  wire \$16 ;
  (* src = "myc64.py:153" *)
  wire \$160 ;
  (* src = "myc64.py:153" *)
  wire \$162 ;
  (* src = "myc64.py:153" *)
  wire \$164 ;
  (* src = "myc64.py:153" *)
  wire \$166 ;
  (* src = "myc64.py:165" *)
  wire \$168 ;
  (* src = "myc64.py:165" *)
  wire \$170 ;
  (* src = "myc64.py:165" *)
  wire \$172 ;
  (* src = "myc64.py:165" *)
  wire \$174 ;
  (* src = "myc64.py:165" *)
  wire \$176 ;
  (* src = "myc64.py:173" *)
  wire \$178 ;
  (* src = "myc64.py:137" *)
  wire \$18 ;
  (* src = "myc64.py:173" *)
  wire \$180 ;
  (* src = "myc64.py:173" *)
  wire \$182 ;
  (* src = "myc64.py:173" *)
  wire \$184 ;
  (* src = "myc64.py:173" *)
  wire \$186 ;
  (* src = "myc64.py:173" *)
  wire \$188 ;
  (* src = "myc64.py:173" *)
  wire \$190 ;
  (* src = "myc64.py:134" *)
  wire \$192 ;
  (* src = "myc64.py:137" *)
  wire \$194 ;
  (* src = "myc64.py:137" *)
  wire \$196 ;
  (* src = "myc64.py:137" *)
  wire \$198 ;
  (* src = "myc64.py:60" *)
  wire [3:0] \$2 ;
  (* src = "myc64.py:140" *)
  wire \$20 ;
  (* src = "myc64.py:140" *)
  wire \$200 ;
  (* src = "myc64.py:140" *)
  wire \$202 ;
  (* src = "myc64.py:140" *)
  wire \$204 ;
  (* src = "myc64.py:143" *)
  wire \$206 ;
  (* src = "myc64.py:143" *)
  wire \$208 ;
  (* src = "myc64.py:143" *)
  wire \$210 ;
  (* src = "myc64.py:149" *)
  wire \$212 ;
  (* src = "myc64.py:149" *)
  wire \$214 ;
  (* src = "myc64.py:149" *)
  wire \$216 ;
  (* src = "myc64.py:152" *)
  wire \$218 ;
  (* src = "myc64.py:140" *)
  wire \$22 ;
  (* src = "myc64.py:152" *)
  wire \$220 ;
  (* src = "myc64.py:152" *)
  wire \$222 ;
  (* src = "myc64.py:172" *)
  wire \$224 ;
  (* src = "myc64.py:153" *)
  wire \$226 ;
  (* src = "myc64.py:153" *)
  wire \$228 ;
  (* src = "myc64.py:153" *)
  wire \$230 ;
  (* src = "myc64.py:153" *)
  wire \$232 ;
  (* src = "myc64.py:153" *)
  wire \$234 ;
  (* src = "myc64.py:165" *)
  wire \$236 ;
  (* src = "myc64.py:165" *)
  wire \$238 ;
  (* src = "myc64.py:140" *)
  wire \$24 ;
  (* src = "myc64.py:165" *)
  wire \$240 ;
  (* src = "myc64.py:165" *)
  wire \$242 ;
  (* src = "myc64.py:165" *)
  wire \$244 ;
  (* src = "myc64.py:155" *)
  wire \$246 ;
  (* src = "myc64.py:155" *)
  wire \$248 ;
  (* src = "myc64.py:155" *)
  wire \$250 ;
  (* src = "myc64.py:157" *)
  wire \$252 ;
  (* src = "myc64.py:157" *)
  wire \$254 ;
  (* src = "myc64.py:157" *)
  wire \$256 ;
  (* src = "myc64.py:159" *)
  wire \$258 ;
  (* src = "myc64.py:143" *)
  wire \$26 ;
  (* src = "myc64.py:159" *)
  wire \$260 ;
  (* src = "myc64.py:159" *)
  wire \$262 ;
  (* src = "myc64.py:161" *)
  wire \$264 ;
  (* src = "myc64.py:161" *)
  wire \$266 ;
  (* src = "myc64.py:161" *)
  wire \$268 ;
  (* src = "myc64.py:163" *)
  wire \$270 ;
  (* src = "myc64.py:163" *)
  wire \$272 ;
  (* src = "myc64.py:163" *)
  wire \$274 ;
  (* src = "myc64.py:134" *)
  wire \$276 ;
  (* src = "myc64.py:137" *)
  wire \$278 ;
  (* src = "myc64.py:143" *)
  wire \$28 ;
  (* src = "myc64.py:137" *)
  wire \$280 ;
  (* src = "myc64.py:137" *)
  wire \$282 ;
  (* src = "myc64.py:140" *)
  wire \$284 ;
  (* src = "myc64.py:140" *)
  wire \$286 ;
  (* src = "myc64.py:140" *)
  wire \$288 ;
  (* src = "myc64.py:143" *)
  wire \$290 ;
  (* src = "myc64.py:143" *)
  wire \$292 ;
  (* src = "myc64.py:143" *)
  wire \$294 ;
  (* src = "myc64.py:149" *)
  wire \$296 ;
  (* src = "myc64.py:149" *)
  wire \$298 ;
  (* src = "myc64.py:143" *)
  wire \$30 ;
  (* src = "myc64.py:149" *)
  wire \$300 ;
  (* src = "myc64.py:152" *)
  wire \$302 ;
  (* src = "myc64.py:152" *)
  wire \$304 ;
  (* src = "myc64.py:152" *)
  wire \$306 ;
  (* src = "myc64.py:172" *)
  wire \$308 ;
  (* src = "myc64.py:153" *)
  wire \$310 ;
  (* src = "myc64.py:153" *)
  wire \$312 ;
  (* src = "myc64.py:153" *)
  wire \$314 ;
  (* src = "myc64.py:153" *)
  wire \$316 ;
  (* src = "myc64.py:153" *)
  wire \$318 ;
  (* src = "myc64.py:149" *)
  wire \$32 ;
  (* src = "myc64.py:165" *)
  wire \$320 ;
  (* src = "myc64.py:165" *)
  wire \$322 ;
  (* src = "myc64.py:165" *)
  wire \$324 ;
  (* src = "myc64.py:165" *)
  wire \$326 ;
  (* src = "myc64.py:165" *)
  wire \$328 ;
  (* src = "myc64.py:155" *)
  wire \$330 ;
  (* src = "myc64.py:155" *)
  wire \$332 ;
  (* src = "myc64.py:155" *)
  wire \$334 ;
  (* src = "myc64.py:157" *)
  wire \$336 ;
  (* src = "myc64.py:157" *)
  wire \$338 ;
  (* src = "myc64.py:149" *)
  wire \$34 ;
  (* src = "myc64.py:157" *)
  wire \$340 ;
  (* src = "myc64.py:159" *)
  wire \$342 ;
  (* src = "myc64.py:159" *)
  wire \$344 ;
  (* src = "myc64.py:159" *)
  wire \$346 ;
  (* src = "myc64.py:161" *)
  wire \$348 ;
  (* src = "myc64.py:161" *)
  wire \$350 ;
  (* src = "myc64.py:161" *)
  wire \$352 ;
  (* src = "myc64.py:163" *)
  wire \$354 ;
  (* src = "myc64.py:163" *)
  wire \$356 ;
  (* src = "myc64.py:163" *)
  wire \$358 ;
  (* src = "myc64.py:149" *)
  wire \$36 ;
  (* src = "myc64.py:134" *)
  wire \$360 ;
  (* src = "myc64.py:137" *)
  wire \$362 ;
  (* src = "myc64.py:137" *)
  wire \$364 ;
  (* src = "myc64.py:137" *)
  wire \$366 ;
  (* src = "myc64.py:140" *)
  wire \$368 ;
  (* src = "myc64.py:140" *)
  wire \$370 ;
  (* src = "myc64.py:140" *)
  wire \$372 ;
  (* src = "myc64.py:143" *)
  wire \$374 ;
  (* src = "myc64.py:143" *)
  wire \$376 ;
  (* src = "myc64.py:143" *)
  wire \$378 ;
  (* src = "myc64.py:152" *)
  wire \$38 ;
  (* src = "myc64.py:149" *)
  wire \$380 ;
  (* src = "myc64.py:149" *)
  wire \$382 ;
  (* src = "myc64.py:149" *)
  wire \$384 ;
  (* src = "myc64.py:152" *)
  wire \$386 ;
  (* src = "myc64.py:152" *)
  wire \$388 ;
  (* src = "myc64.py:152" *)
  wire \$390 ;
  (* src = "myc64.py:172" *)
  wire \$392 ;
  (* src = "myc64.py:153" *)
  wire \$394 ;
  (* src = "myc64.py:153" *)
  wire \$396 ;
  (* src = "myc64.py:153" *)
  wire \$398 ;
  (* src = "myc64.py:64" *)
  wire \$4 ;
  (* src = "myc64.py:152" *)
  wire \$40 ;
  (* src = "myc64.py:153" *)
  wire \$400 ;
  (* src = "myc64.py:153" *)
  wire \$402 ;
  (* src = "myc64.py:165" *)
  wire \$404 ;
  (* src = "myc64.py:165" *)
  wire \$406 ;
  (* src = "myc64.py:165" *)
  wire \$408 ;
  (* src = "myc64.py:165" *)
  wire \$410 ;
  (* src = "myc64.py:165" *)
  wire \$412 ;
  (* src = "myc64.py:155" *)
  wire \$414 ;
  (* src = "myc64.py:155" *)
  wire \$416 ;
  (* src = "myc64.py:155" *)
  wire \$418 ;
  (* src = "myc64.py:152" *)
  wire \$42 ;
  (* src = "myc64.py:157" *)
  wire \$420 ;
  (* src = "myc64.py:157" *)
  wire \$422 ;
  (* src = "myc64.py:157" *)
  wire \$424 ;
  (* src = "myc64.py:159" *)
  wire \$426 ;
  (* src = "myc64.py:159" *)
  wire \$428 ;
  (* src = "myc64.py:159" *)
  wire \$430 ;
  (* src = "myc64.py:161" *)
  wire \$432 ;
  (* src = "myc64.py:161" *)
  wire \$434 ;
  (* src = "myc64.py:161" *)
  wire \$436 ;
  (* src = "myc64.py:163" *)
  wire \$438 ;
  (* src = "myc64.py:172" *)
  wire \$44 ;
  (* src = "myc64.py:163" *)
  wire \$440 ;
  (* src = "myc64.py:163" *)
  wire \$442 ;
  (* src = "myc64.py:134" *)
  wire \$444 ;
  (* src = "myc64.py:137" *)
  wire \$446 ;
  (* src = "myc64.py:137" *)
  wire \$448 ;
  (* src = "myc64.py:137" *)
  wire \$450 ;
  (* src = "myc64.py:140" *)
  wire \$452 ;
  (* src = "myc64.py:140" *)
  wire \$454 ;
  (* src = "myc64.py:140" *)
  wire \$456 ;
  (* src = "myc64.py:143" *)
  wire \$458 ;
  (* src = "myc64.py:144" *)
  wire \$46 ;
  (* src = "myc64.py:143" *)
  wire \$460 ;
  (* src = "myc64.py:143" *)
  wire \$462 ;
  (* src = "myc64.py:149" *)
  wire \$464 ;
  (* src = "myc64.py:149" *)
  wire \$466 ;
  (* src = "myc64.py:149" *)
  wire \$468 ;
  (* src = "myc64.py:152" *)
  wire \$470 ;
  (* src = "myc64.py:152" *)
  wire \$472 ;
  (* src = "myc64.py:152" *)
  wire \$474 ;
  (* src = "myc64.py:172" *)
  wire \$476 ;
  (* src = "myc64.py:153" *)
  wire \$478 ;
  (* src = "myc64.py:144" *)
  wire \$48 ;
  (* src = "myc64.py:153" *)
  wire \$480 ;
  (* src = "myc64.py:153" *)
  wire \$482 ;
  (* src = "myc64.py:153" *)
  wire \$484 ;
  (* src = "myc64.py:153" *)
  wire \$486 ;
  (* src = "myc64.py:165" *)
  wire \$488 ;
  (* src = "myc64.py:165" *)
  wire \$490 ;
  (* src = "myc64.py:165" *)
  wire \$492 ;
  (* src = "myc64.py:165" *)
  wire \$494 ;
  (* src = "myc64.py:165" *)
  wire \$496 ;
  (* src = "myc64.py:155" *)
  wire \$498 ;
  (* src = "myc64.py:144" *)
  wire \$50 ;
  (* src = "myc64.py:155" *)
  wire \$500 ;
  (* src = "myc64.py:155" *)
  wire \$502 ;
  (* src = "myc64.py:157" *)
  wire \$504 ;
  (* src = "myc64.py:157" *)
  wire \$506 ;
  (* src = "myc64.py:157" *)
  wire \$508 ;
  (* src = "myc64.py:159" *)
  wire \$510 ;
  (* src = "myc64.py:159" *)
  wire \$512 ;
  (* src = "myc64.py:159" *)
  wire \$514 ;
  (* src = "myc64.py:161" *)
  wire \$516 ;
  (* src = "myc64.py:161" *)
  wire \$518 ;
  (* src = "myc64.py:153" *)
  wire \$52 ;
  (* src = "myc64.py:161" *)
  wire \$520 ;
  (* src = "myc64.py:163" *)
  wire \$522 ;
  (* src = "myc64.py:163" *)
  wire \$524 ;
  (* src = "myc64.py:163" *)
  wire \$526 ;
  (* src = "myc64.py:134" *)
  wire \$528 ;
  (* src = "myc64.py:137" *)
  wire \$530 ;
  (* src = "myc64.py:137" *)
  wire \$532 ;
  (* src = "myc64.py:137" *)
  wire \$534 ;
  (* src = "myc64.py:140" *)
  wire \$536 ;
  (* src = "myc64.py:140" *)
  wire \$538 ;
  (* src = "myc64.py:153" *)
  wire \$54 ;
  (* src = "myc64.py:140" *)
  wire \$540 ;
  (* src = "myc64.py:143" *)
  wire \$542 ;
  (* src = "myc64.py:143" *)
  wire \$544 ;
  (* src = "myc64.py:143" *)
  wire \$546 ;
  (* src = "myc64.py:149" *)
  wire \$548 ;
  (* src = "myc64.py:149" *)
  wire \$550 ;
  (* src = "myc64.py:149" *)
  wire \$552 ;
  (* src = "myc64.py:152" *)
  wire \$554 ;
  (* src = "myc64.py:152" *)
  wire \$556 ;
  (* src = "myc64.py:152" *)
  wire \$558 ;
  (* src = "myc64.py:153" *)
  wire \$56 ;
  (* src = "myc64.py:172" *)
  wire \$560 ;
  (* src = "myc64.py:153" *)
  wire \$562 ;
  (* src = "myc64.py:153" *)
  wire \$564 ;
  (* src = "myc64.py:153" *)
  wire \$566 ;
  (* src = "myc64.py:153" *)
  wire \$568 ;
  (* src = "myc64.py:153" *)
  wire \$570 ;
  (* src = "myc64.py:165" *)
  wire \$572 ;
  (* src = "myc64.py:165" *)
  wire \$574 ;
  (* src = "myc64.py:165" *)
  wire \$576 ;
  (* src = "myc64.py:165" *)
  wire \$578 ;
  (* src = "myc64.py:153" *)
  wire \$58 ;
  (* src = "myc64.py:165" *)
  wire \$580 ;
  (* src = "myc64.py:155" *)
  wire \$582 ;
  (* src = "myc64.py:155" *)
  wire \$584 ;
  (* src = "myc64.py:155" *)
  wire \$586 ;
  (* src = "myc64.py:157" *)
  wire \$588 ;
  (* src = "myc64.py:157" *)
  wire \$590 ;
  (* src = "myc64.py:157" *)
  wire \$592 ;
  (* src = "myc64.py:159" *)
  wire \$594 ;
  (* src = "myc64.py:159" *)
  wire \$596 ;
  (* src = "myc64.py:159" *)
  wire \$598 ;
  (* src = "myc64.py:64" *)
  wire \$6 ;
  (* src = "myc64.py:153" *)
  wire \$60 ;
  (* src = "myc64.py:161" *)
  wire \$600 ;
  (* src = "myc64.py:161" *)
  wire \$602 ;
  (* src = "myc64.py:161" *)
  wire \$604 ;
  (* src = "myc64.py:163" *)
  wire \$606 ;
  (* src = "myc64.py:163" *)
  wire \$608 ;
  (* src = "myc64.py:163" *)
  wire \$610 ;
  (* src = "myc64.py:183" *)
  wire \$612 ;
  (* src = "myc64.py:185" *)
  wire \$614 ;
  (* src = "myc64.py:185" *)
  wire \$616 ;
  (* src = "myc64.py:219" *)
  wire [1:0] \$619 ;
  (* src = "myc64.py:165" *)
  wire \$62 ;
  (* src = "myc64.py:219" *)
  wire [15:0] \$621 ;
  (* src = "myc64.py:219" *)
  wire \$622 ;
  (* src = "myc64.py:219" *)
  wire \$624 ;
  (* src = "myc64.py:220" *)
  wire \$627 ;
  (* src = "myc64.py:220" *)
  wire \$629 ;
  (* src = "myc64.py:220" *)
  wire \$631 ;
  (* src = "myc64.py:224" *)
  wire \$633 ;
  (* src = "myc64.py:224" *)
  wire \$635 ;
  (* src = "myc64.py:224" *)
  wire \$637 ;
  (* src = "myc64.py:230" *)
  wire [7:0] \$639 ;
  (* src = "myc64.py:165" *)
  wire \$64 ;
  (* src = "myc64.py:231" *)
  wire [7:0] \$640 ;
  (* src = "myc64.py:231" *)
  wire \$641 ;
  (* src = "myc64.py:232" *)
  wire [7:0] \$644 ;
  (* src = "myc64.py:232" *)
  wire \$645 ;
  (* src = "myc64.py:231" *)
  wire [7:0] \$648 ;
  (* src = "myc64.py:233" *)
  wire [7:0] \$650 ;
  (* src = "myc64.py:233" *)
  wire \$651 ;
  (* src = "myc64.py:231" *)
  wire [7:0] \$654 ;
  (* src = "myc64.py:234" *)
  wire [7:0] \$656 ;
  (* src = "myc64.py:234" *)
  wire \$657 ;
  (* src = "myc64.py:165" *)
  wire \$66 ;
  (* src = "myc64.py:231" *)
  wire [7:0] \$660 ;
  (* src = "myc64.py:235" *)
  wire [7:0] \$662 ;
  (* src = "myc64.py:235" *)
  wire \$663 ;
  (* src = "myc64.py:231" *)
  wire [7:0] \$666 ;
  (* src = "myc64.py:236" *)
  wire [7:0] \$668 ;
  (* src = "myc64.py:236" *)
  wire \$669 ;
  (* src = "myc64.py:231" *)
  wire [7:0] \$672 ;
  (* src = "myc64.py:237" *)
  wire [7:0] \$674 ;
  (* src = "myc64.py:237" *)
  wire \$675 ;
  (* src = "myc64.py:231" *)
  wire [7:0] \$678 ;
  (* src = "myc64.py:165" *)
  wire \$68 ;
  (* src = "myc64.py:238" *)
  wire [7:0] \$680 ;
  (* src = "myc64.py:238" *)
  wire \$681 ;
  (* src = "myc64.py:231" *)
  wire [7:0] \$684 ;
  (* src = "myc64.py:165" *)
  wire \$70 ;
  (* src = "myc64.py:155" *)
  wire \$72 ;
  (* src = "myc64.py:155" *)
  wire \$74 ;
  (* src = "myc64.py:155" *)
  wire \$76 ;
  (* src = "myc64.py:157" *)
  wire \$78 ;
  (* src = "myc64.py:117" *)
  wire \$8 ;
  (* src = "myc64.py:157" *)
  wire \$80 ;
  (* src = "myc64.py:157" *)
  wire \$82 ;
  (* src = "myc64.py:159" *)
  wire \$84 ;
  (* src = "myc64.py:159" *)
  wire \$86 ;
  (* src = "myc64.py:159" *)
  wire \$88 ;
  (* src = "myc64.py:161" *)
  wire \$90 ;
  (* src = "myc64.py:161" *)
  wire \$92 ;
  (* src = "myc64.py:161" *)
  wire \$94 ;
  (* src = "myc64.py:163" *)
  wire \$96 ;
  (* src = "myc64.py:163" *)
  wire \$98 ;
  (* src = "myc64.py:106" *)
  wire [15:0] bus_addr;
  (* src = "myc64.py:109" *)
  wire [7:0] bus_do;
  (* src = "myc64.py:107" *)
  wire bus_we;
  (* src = "myc64.py:96" *)
  reg cia1_cs;
  (* src = "myc64.py:97" *)
  reg cia2_cs;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "myc64.py:62" *)
  wire clk_1mhz_ph1_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:25" *)
  wire \clk_1mhz_ph1_en$618 ;
  (* src = "myc64.py:63" *)
  wire clk_1mhz_ph2_en;
  (* src = "myc64.py:59" *)
  reg [2:0] clk_cntr = 3'h5;
  (* src = "myc64.py:59" *)
  reg [2:0] \clk_cntr$next ;
  (* src = "myc64.py:98" *)
  reg color_cs;
  (* src = "myc64.py:100" *)
  wire [15:0] cpu_addr;
  (* src = "myc64.py:102" *)
  reg [7:0] cpu_di;
  (* src = "myc64.py:103" *)
  wire [7:0] cpu_do;
  (* src = "myc64.py:104" *)
  wire [5:0] cpu_po;
  (* src = "myc64.py:101" *)
  wire cpu_we;
  (* src = "myc64.py:35" *)
  input [63:0] i_keyboard_mask;
  wire [63:0] i_keyboard_mask;
  (* src = "myc64.py:41" *)
  input [7:0] i_ram_main_data;
  wire [7:0] i_ram_main_data;
  (* src = "myc64.py:39" *)
  input [7:0] i_rom_basic_data;
  wire [7:0] i_rom_basic_data;
  (* src = "myc64.py:38" *)
  input [7:0] i_rom_char_data;
  wire [7:0] i_rom_char_data;
  (* src = "myc64.py:40" *)
  input [7:0] i_rom_kernal_data;
  wire [7:0] i_rom_kernal_data;
  (* src = "myc64.py:37" *)
  output [15:0] o_bus_addr;
  wire [15:0] o_bus_addr;
  (* src = "myc64.py:45" *)
  output o_clk_1mhz_ph1_en;
  wire o_clk_1mhz_ph1_en;
  (* src = "myc64.py:46" *)
  output o_clk_1mhz_ph2_en;
  wire o_clk_1mhz_ph2_en;
  (* src = "myc64.py:42" *)
  output [7:0] o_ram_main_data;
  wire [7:0] o_ram_main_data;
  (* src = "myc64.py:43" *)
  output o_ram_main_we;
  wire o_ram_main_we;
  (* src = "myc64.py:33" *)
  output o_vid_en;
  wire o_vid_en;
  (* src = "myc64.py:31" *)
  output o_vid_hsync;
  wire o_vid_hsync;
  (* src = "myc64.py:30" *)
  output [23:0] o_vid_rgb;
  reg [23:0] o_vid_rgb;
  (* src = "myc64.py:32" *)
  output o_vid_vsync;
  wire o_vid_vsync;
  (* src = "myc64.py:34" *)
  output [15:0] o_wave;
  wire [15:0] o_wave;
  (* src = "myc64.py:94" *)
  reg ram_cs;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "myc64.py:95" *)
  reg sid_cs;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:26" *)
  wire u_cia1_clk_1mhz_ph_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:28" *)
  wire [3:0] u_cia1_i_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:27" *)
  wire u_cia1_i_cs;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:30" *)
  wire [7:0] u_cia1_i_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:34" *)
  wire [7:0] u_cia1_i_pb;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:29" *)
  wire u_cia1_i_we;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:31" *)
  wire [7:0] u_cia1_o_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:36" *)
  wire u_cia1_o_irq;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:33" *)
  wire [7:0] u_cia1_o_pa;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:26" *)
  wire u_cia2_clk_1mhz_ph_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:28" *)
  wire [3:0] u_cia2_i_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:27" *)
  wire u_cia2_i_cs;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:30" *)
  wire [7:0] u_cia2_i_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:29" *)
  wire u_cia2_i_we;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:31" *)
  wire [7:0] u_cia2_o_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:33" *)
  wire [7:0] u_cia2_o_pa;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:26" *)
  wire u_cpu_clk_1mhz_ph2_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:36" *)
  wire u_cpu_i_BA;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:28" *)
  wire [7:0] u_cpu_i_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:31" *)
  wire u_cpu_i_irq;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:33" *)
  wire u_cpu_i_rdy;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:27" *)
  wire [15:0] u_cpu_o_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:29" *)
  wire [7:0] u_cpu_o_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:34" *)
  wire [5:0] u_cpu_o_port;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:30" *)
  wire u_cpu_o_we;
  (* src = "myc64.py:89" *)
  wire [9:0] u_ram_color_r_addr;
  (* src = "myc64.py:89" *)
  wire [3:0] u_ram_color_r_data;
  (* src = "myc64.py:89" *)
  wire u_ram_color_r_en;
  (* src = "myc64.py:90" *)
  wire [9:0] u_ram_color_w_addr;
  (* src = "myc64.py:90" *)
  wire [3:0] u_ram_color_w_data;
  (* src = "myc64.py:90" *)
  wire u_ram_color_w_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:28" *)
  wire [4:0] u_sid_i_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:26" *)
  wire u_sid_i_clk_1mhz_ph1_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:27" *)
  wire u_sid_i_cs;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:30" *)
  wire [7:0] u_sid_i_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:29" *)
  wire u_sid_i_we;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:31" *)
  wire [7:0] u_sid_o_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:32" *)
  wire [15:0] u_sid_o_wave;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:40" *)
  wire u_vic_BA;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:41" *)
  wire u_vic_BM;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:42" *)
  wire u_vic_IRQ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:31" *)
  wire u_vic_clk_1mhz_ph1_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:32" *)
  wire u_vic_clk_1mhz_ph2_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:30" *)
  wire u_vic_clk_8mhz_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:34" *)
  reg [11:0] u_vic_i_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:35" *)
  wire [5:0] u_vic_i_reg_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:36" *)
  reg u_vic_i_reg_cs;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:38" *)
  wire [7:0] u_vic_i_reg_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:37" *)
  wire u_vic_i_reg_we;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:33" *)
  wire [13:0] u_vic_o_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:43" *)
  wire [3:0] u_vic_o_color;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:44" *)
  wire u_vic_o_hsync;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:39" *)
  wire [7:0] u_vic_o_reg_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:46" *)
  wire u_vic_o_visib;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:45" *)
  wire u_vic_o_vsync;
  (* src = "myc64.py:66" *)
  reg vic_cycle = 1'h0;
  (* src = "myc64.py:66" *)
  reg \vic_cycle$next ;
  reg [3:0] \U$$0  [1023:0];
  initial begin
    \U$$0 [0] = 4'h0;
    \U$$0 [1] = 4'h0;
    \U$$0 [2] = 4'h0;
    \U$$0 [3] = 4'h0;
    \U$$0 [4] = 4'h0;
    \U$$0 [5] = 4'h0;
    \U$$0 [6] = 4'h0;
    \U$$0 [7] = 4'h0;
    \U$$0 [8] = 4'h0;
    \U$$0 [9] = 4'h0;
    \U$$0 [10] = 4'h0;
    \U$$0 [11] = 4'h0;
    \U$$0 [12] = 4'h0;
    \U$$0 [13] = 4'h0;
    \U$$0 [14] = 4'h0;
    \U$$0 [15] = 4'h0;
    \U$$0 [16] = 4'h0;
    \U$$0 [17] = 4'h0;
    \U$$0 [18] = 4'h0;
    \U$$0 [19] = 4'h0;
    \U$$0 [20] = 4'h0;
    \U$$0 [21] = 4'h0;
    \U$$0 [22] = 4'h0;
    \U$$0 [23] = 4'h0;
    \U$$0 [24] = 4'h0;
    \U$$0 [25] = 4'h0;
    \U$$0 [26] = 4'h0;
    \U$$0 [27] = 4'h0;
    \U$$0 [28] = 4'h0;
    \U$$0 [29] = 4'h0;
    \U$$0 [30] = 4'h0;
    \U$$0 [31] = 4'h0;
    \U$$0 [32] = 4'h0;
    \U$$0 [33] = 4'h0;
    \U$$0 [34] = 4'h0;
    \U$$0 [35] = 4'h0;
    \U$$0 [36] = 4'h0;
    \U$$0 [37] = 4'h0;
    \U$$0 [38] = 4'h0;
    \U$$0 [39] = 4'h0;
    \U$$0 [40] = 4'h0;
    \U$$0 [41] = 4'h0;
    \U$$0 [42] = 4'h0;
    \U$$0 [43] = 4'h0;
    \U$$0 [44] = 4'h0;
    \U$$0 [45] = 4'h0;
    \U$$0 [46] = 4'h0;
    \U$$0 [47] = 4'h0;
    \U$$0 [48] = 4'h0;
    \U$$0 [49] = 4'h0;
    \U$$0 [50] = 4'h0;
    \U$$0 [51] = 4'h0;
    \U$$0 [52] = 4'h0;
    \U$$0 [53] = 4'h0;
    \U$$0 [54] = 4'h0;
    \U$$0 [55] = 4'h0;
    \U$$0 [56] = 4'h0;
    \U$$0 [57] = 4'h0;
    \U$$0 [58] = 4'h0;
    \U$$0 [59] = 4'h0;
    \U$$0 [60] = 4'h0;
    \U$$0 [61] = 4'h0;
    \U$$0 [62] = 4'h0;
    \U$$0 [63] = 4'h0;
    \U$$0 [64] = 4'h0;
    \U$$0 [65] = 4'h0;
    \U$$0 [66] = 4'h0;
    \U$$0 [67] = 4'h0;
    \U$$0 [68] = 4'h0;
    \U$$0 [69] = 4'h0;
    \U$$0 [70] = 4'h0;
    \U$$0 [71] = 4'h0;
    \U$$0 [72] = 4'h0;
    \U$$0 [73] = 4'h0;
    \U$$0 [74] = 4'h0;
    \U$$0 [75] = 4'h0;
    \U$$0 [76] = 4'h0;
    \U$$0 [77] = 4'h0;
    \U$$0 [78] = 4'h0;
    \U$$0 [79] = 4'h0;
    \U$$0 [80] = 4'h0;
    \U$$0 [81] = 4'h0;
    \U$$0 [82] = 4'h0;
    \U$$0 [83] = 4'h0;
    \U$$0 [84] = 4'h0;
    \U$$0 [85] = 4'h0;
    \U$$0 [86] = 4'h0;
    \U$$0 [87] = 4'h0;
    \U$$0 [88] = 4'h0;
    \U$$0 [89] = 4'h0;
    \U$$0 [90] = 4'h0;
    \U$$0 [91] = 4'h0;
    \U$$0 [92] = 4'h0;
    \U$$0 [93] = 4'h0;
    \U$$0 [94] = 4'h0;
    \U$$0 [95] = 4'h0;
    \U$$0 [96] = 4'h0;
    \U$$0 [97] = 4'h0;
    \U$$0 [98] = 4'h0;
    \U$$0 [99] = 4'h0;
    \U$$0 [100] = 4'h0;
    \U$$0 [101] = 4'h0;
    \U$$0 [102] = 4'h0;
    \U$$0 [103] = 4'h0;
    \U$$0 [104] = 4'h0;
    \U$$0 [105] = 4'h0;
    \U$$0 [106] = 4'h0;
    \U$$0 [107] = 4'h0;
    \U$$0 [108] = 4'h0;
    \U$$0 [109] = 4'h0;
    \U$$0 [110] = 4'h0;
    \U$$0 [111] = 4'h0;
    \U$$0 [112] = 4'h0;
    \U$$0 [113] = 4'h0;
    \U$$0 [114] = 4'h0;
    \U$$0 [115] = 4'h0;
    \U$$0 [116] = 4'h0;
    \U$$0 [117] = 4'h0;
    \U$$0 [118] = 4'h0;
    \U$$0 [119] = 4'h0;
    \U$$0 [120] = 4'h0;
    \U$$0 [121] = 4'h0;
    \U$$0 [122] = 4'h0;
    \U$$0 [123] = 4'h0;
    \U$$0 [124] = 4'h0;
    \U$$0 [125] = 4'h0;
    \U$$0 [126] = 4'h0;
    \U$$0 [127] = 4'h0;
    \U$$0 [128] = 4'h0;
    \U$$0 [129] = 4'h0;
    \U$$0 [130] = 4'h0;
    \U$$0 [131] = 4'h0;
    \U$$0 [132] = 4'h0;
    \U$$0 [133] = 4'h0;
    \U$$0 [134] = 4'h0;
    \U$$0 [135] = 4'h0;
    \U$$0 [136] = 4'h0;
    \U$$0 [137] = 4'h0;
    \U$$0 [138] = 4'h0;
    \U$$0 [139] = 4'h0;
    \U$$0 [140] = 4'h0;
    \U$$0 [141] = 4'h0;
    \U$$0 [142] = 4'h0;
    \U$$0 [143] = 4'h0;
    \U$$0 [144] = 4'h0;
    \U$$0 [145] = 4'h0;
    \U$$0 [146] = 4'h0;
    \U$$0 [147] = 4'h0;
    \U$$0 [148] = 4'h0;
    \U$$0 [149] = 4'h0;
    \U$$0 [150] = 4'h0;
    \U$$0 [151] = 4'h0;
    \U$$0 [152] = 4'h0;
    \U$$0 [153] = 4'h0;
    \U$$0 [154] = 4'h0;
    \U$$0 [155] = 4'h0;
    \U$$0 [156] = 4'h0;
    \U$$0 [157] = 4'h0;
    \U$$0 [158] = 4'h0;
    \U$$0 [159] = 4'h0;
    \U$$0 [160] = 4'h0;
    \U$$0 [161] = 4'h0;
    \U$$0 [162] = 4'h0;
    \U$$0 [163] = 4'h0;
    \U$$0 [164] = 4'h0;
    \U$$0 [165] = 4'h0;
    \U$$0 [166] = 4'h0;
    \U$$0 [167] = 4'h0;
    \U$$0 [168] = 4'h0;
    \U$$0 [169] = 4'h0;
    \U$$0 [170] = 4'h0;
    \U$$0 [171] = 4'h0;
    \U$$0 [172] = 4'h0;
    \U$$0 [173] = 4'h0;
    \U$$0 [174] = 4'h0;
    \U$$0 [175] = 4'h0;
    \U$$0 [176] = 4'h0;
    \U$$0 [177] = 4'h0;
    \U$$0 [178] = 4'h0;
    \U$$0 [179] = 4'h0;
    \U$$0 [180] = 4'h0;
    \U$$0 [181] = 4'h0;
    \U$$0 [182] = 4'h0;
    \U$$0 [183] = 4'h0;
    \U$$0 [184] = 4'h0;
    \U$$0 [185] = 4'h0;
    \U$$0 [186] = 4'h0;
    \U$$0 [187] = 4'h0;
    \U$$0 [188] = 4'h0;
    \U$$0 [189] = 4'h0;
    \U$$0 [190] = 4'h0;
    \U$$0 [191] = 4'h0;
    \U$$0 [192] = 4'h0;
    \U$$0 [193] = 4'h0;
    \U$$0 [194] = 4'h0;
    \U$$0 [195] = 4'h0;
    \U$$0 [196] = 4'h0;
    \U$$0 [197] = 4'h0;
    \U$$0 [198] = 4'h0;
    \U$$0 [199] = 4'h0;
    \U$$0 [200] = 4'h0;
    \U$$0 [201] = 4'h0;
    \U$$0 [202] = 4'h0;
    \U$$0 [203] = 4'h0;
    \U$$0 [204] = 4'h0;
    \U$$0 [205] = 4'h0;
    \U$$0 [206] = 4'h0;
    \U$$0 [207] = 4'h0;
    \U$$0 [208] = 4'h0;
    \U$$0 [209] = 4'h0;
    \U$$0 [210] = 4'h0;
    \U$$0 [211] = 4'h0;
    \U$$0 [212] = 4'h0;
    \U$$0 [213] = 4'h0;
    \U$$0 [214] = 4'h0;
    \U$$0 [215] = 4'h0;
    \U$$0 [216] = 4'h0;
    \U$$0 [217] = 4'h0;
    \U$$0 [218] = 4'h0;
    \U$$0 [219] = 4'h0;
    \U$$0 [220] = 4'h0;
    \U$$0 [221] = 4'h0;
    \U$$0 [222] = 4'h0;
    \U$$0 [223] = 4'h0;
    \U$$0 [224] = 4'h0;
    \U$$0 [225] = 4'h0;
    \U$$0 [226] = 4'h0;
    \U$$0 [227] = 4'h0;
    \U$$0 [228] = 4'h0;
    \U$$0 [229] = 4'h0;
    \U$$0 [230] = 4'h0;
    \U$$0 [231] = 4'h0;
    \U$$0 [232] = 4'h0;
    \U$$0 [233] = 4'h0;
    \U$$0 [234] = 4'h0;
    \U$$0 [235] = 4'h0;
    \U$$0 [236] = 4'h0;
    \U$$0 [237] = 4'h0;
    \U$$0 [238] = 4'h0;
    \U$$0 [239] = 4'h0;
    \U$$0 [240] = 4'h0;
    \U$$0 [241] = 4'h0;
    \U$$0 [242] = 4'h0;
    \U$$0 [243] = 4'h0;
    \U$$0 [244] = 4'h0;
    \U$$0 [245] = 4'h0;
    \U$$0 [246] = 4'h0;
    \U$$0 [247] = 4'h0;
    \U$$0 [248] = 4'h0;
    \U$$0 [249] = 4'h0;
    \U$$0 [250] = 4'h0;
    \U$$0 [251] = 4'h0;
    \U$$0 [252] = 4'h0;
    \U$$0 [253] = 4'h0;
    \U$$0 [254] = 4'h0;
    \U$$0 [255] = 4'h0;
    \U$$0 [256] = 4'h0;
    \U$$0 [257] = 4'h0;
    \U$$0 [258] = 4'h0;
    \U$$0 [259] = 4'h0;
    \U$$0 [260] = 4'h0;
    \U$$0 [261] = 4'h0;
    \U$$0 [262] = 4'h0;
    \U$$0 [263] = 4'h0;
    \U$$0 [264] = 4'h0;
    \U$$0 [265] = 4'h0;
    \U$$0 [266] = 4'h0;
    \U$$0 [267] = 4'h0;
    \U$$0 [268] = 4'h0;
    \U$$0 [269] = 4'h0;
    \U$$0 [270] = 4'h0;
    \U$$0 [271] = 4'h0;
    \U$$0 [272] = 4'h0;
    \U$$0 [273] = 4'h0;
    \U$$0 [274] = 4'h0;
    \U$$0 [275] = 4'h0;
    \U$$0 [276] = 4'h0;
    \U$$0 [277] = 4'h0;
    \U$$0 [278] = 4'h0;
    \U$$0 [279] = 4'h0;
    \U$$0 [280] = 4'h0;
    \U$$0 [281] = 4'h0;
    \U$$0 [282] = 4'h0;
    \U$$0 [283] = 4'h0;
    \U$$0 [284] = 4'h0;
    \U$$0 [285] = 4'h0;
    \U$$0 [286] = 4'h0;
    \U$$0 [287] = 4'h0;
    \U$$0 [288] = 4'h0;
    \U$$0 [289] = 4'h0;
    \U$$0 [290] = 4'h0;
    \U$$0 [291] = 4'h0;
    \U$$0 [292] = 4'h0;
    \U$$0 [293] = 4'h0;
    \U$$0 [294] = 4'h0;
    \U$$0 [295] = 4'h0;
    \U$$0 [296] = 4'h0;
    \U$$0 [297] = 4'h0;
    \U$$0 [298] = 4'h0;
    \U$$0 [299] = 4'h0;
    \U$$0 [300] = 4'h0;
    \U$$0 [301] = 4'h0;
    \U$$0 [302] = 4'h0;
    \U$$0 [303] = 4'h0;
    \U$$0 [304] = 4'h0;
    \U$$0 [305] = 4'h0;
    \U$$0 [306] = 4'h0;
    \U$$0 [307] = 4'h0;
    \U$$0 [308] = 4'h0;
    \U$$0 [309] = 4'h0;
    \U$$0 [310] = 4'h0;
    \U$$0 [311] = 4'h0;
    \U$$0 [312] = 4'h0;
    \U$$0 [313] = 4'h0;
    \U$$0 [314] = 4'h0;
    \U$$0 [315] = 4'h0;
    \U$$0 [316] = 4'h0;
    \U$$0 [317] = 4'h0;
    \U$$0 [318] = 4'h0;
    \U$$0 [319] = 4'h0;
    \U$$0 [320] = 4'h0;
    \U$$0 [321] = 4'h0;
    \U$$0 [322] = 4'h0;
    \U$$0 [323] = 4'h0;
    \U$$0 [324] = 4'h0;
    \U$$0 [325] = 4'h0;
    \U$$0 [326] = 4'h0;
    \U$$0 [327] = 4'h0;
    \U$$0 [328] = 4'h0;
    \U$$0 [329] = 4'h0;
    \U$$0 [330] = 4'h0;
    \U$$0 [331] = 4'h0;
    \U$$0 [332] = 4'h0;
    \U$$0 [333] = 4'h0;
    \U$$0 [334] = 4'h0;
    \U$$0 [335] = 4'h0;
    \U$$0 [336] = 4'h0;
    \U$$0 [337] = 4'h0;
    \U$$0 [338] = 4'h0;
    \U$$0 [339] = 4'h0;
    \U$$0 [340] = 4'h0;
    \U$$0 [341] = 4'h0;
    \U$$0 [342] = 4'h0;
    \U$$0 [343] = 4'h0;
    \U$$0 [344] = 4'h0;
    \U$$0 [345] = 4'h0;
    \U$$0 [346] = 4'h0;
    \U$$0 [347] = 4'h0;
    \U$$0 [348] = 4'h0;
    \U$$0 [349] = 4'h0;
    \U$$0 [350] = 4'h0;
    \U$$0 [351] = 4'h0;
    \U$$0 [352] = 4'h0;
    \U$$0 [353] = 4'h0;
    \U$$0 [354] = 4'h0;
    \U$$0 [355] = 4'h0;
    \U$$0 [356] = 4'h0;
    \U$$0 [357] = 4'h0;
    \U$$0 [358] = 4'h0;
    \U$$0 [359] = 4'h0;
    \U$$0 [360] = 4'h0;
    \U$$0 [361] = 4'h0;
    \U$$0 [362] = 4'h0;
    \U$$0 [363] = 4'h0;
    \U$$0 [364] = 4'h0;
    \U$$0 [365] = 4'h0;
    \U$$0 [366] = 4'h0;
    \U$$0 [367] = 4'h0;
    \U$$0 [368] = 4'h0;
    \U$$0 [369] = 4'h0;
    \U$$0 [370] = 4'h0;
    \U$$0 [371] = 4'h0;
    \U$$0 [372] = 4'h0;
    \U$$0 [373] = 4'h0;
    \U$$0 [374] = 4'h0;
    \U$$0 [375] = 4'h0;
    \U$$0 [376] = 4'h0;
    \U$$0 [377] = 4'h0;
    \U$$0 [378] = 4'h0;
    \U$$0 [379] = 4'h0;
    \U$$0 [380] = 4'h0;
    \U$$0 [381] = 4'h0;
    \U$$0 [382] = 4'h0;
    \U$$0 [383] = 4'h0;
    \U$$0 [384] = 4'h0;
    \U$$0 [385] = 4'h0;
    \U$$0 [386] = 4'h0;
    \U$$0 [387] = 4'h0;
    \U$$0 [388] = 4'h0;
    \U$$0 [389] = 4'h0;
    \U$$0 [390] = 4'h0;
    \U$$0 [391] = 4'h0;
    \U$$0 [392] = 4'h0;
    \U$$0 [393] = 4'h0;
    \U$$0 [394] = 4'h0;
    \U$$0 [395] = 4'h0;
    \U$$0 [396] = 4'h0;
    \U$$0 [397] = 4'h0;
    \U$$0 [398] = 4'h0;
    \U$$0 [399] = 4'h0;
    \U$$0 [400] = 4'h0;
    \U$$0 [401] = 4'h0;
    \U$$0 [402] = 4'h0;
    \U$$0 [403] = 4'h0;
    \U$$0 [404] = 4'h0;
    \U$$0 [405] = 4'h0;
    \U$$0 [406] = 4'h0;
    \U$$0 [407] = 4'h0;
    \U$$0 [408] = 4'h0;
    \U$$0 [409] = 4'h0;
    \U$$0 [410] = 4'h0;
    \U$$0 [411] = 4'h0;
    \U$$0 [412] = 4'h0;
    \U$$0 [413] = 4'h0;
    \U$$0 [414] = 4'h0;
    \U$$0 [415] = 4'h0;
    \U$$0 [416] = 4'h0;
    \U$$0 [417] = 4'h0;
    \U$$0 [418] = 4'h0;
    \U$$0 [419] = 4'h0;
    \U$$0 [420] = 4'h0;
    \U$$0 [421] = 4'h0;
    \U$$0 [422] = 4'h0;
    \U$$0 [423] = 4'h0;
    \U$$0 [424] = 4'h0;
    \U$$0 [425] = 4'h0;
    \U$$0 [426] = 4'h0;
    \U$$0 [427] = 4'h0;
    \U$$0 [428] = 4'h0;
    \U$$0 [429] = 4'h0;
    \U$$0 [430] = 4'h0;
    \U$$0 [431] = 4'h0;
    \U$$0 [432] = 4'h0;
    \U$$0 [433] = 4'h0;
    \U$$0 [434] = 4'h0;
    \U$$0 [435] = 4'h0;
    \U$$0 [436] = 4'h0;
    \U$$0 [437] = 4'h0;
    \U$$0 [438] = 4'h0;
    \U$$0 [439] = 4'h0;
    \U$$0 [440] = 4'h0;
    \U$$0 [441] = 4'h0;
    \U$$0 [442] = 4'h0;
    \U$$0 [443] = 4'h0;
    \U$$0 [444] = 4'h0;
    \U$$0 [445] = 4'h0;
    \U$$0 [446] = 4'h0;
    \U$$0 [447] = 4'h0;
    \U$$0 [448] = 4'h0;
    \U$$0 [449] = 4'h0;
    \U$$0 [450] = 4'h0;
    \U$$0 [451] = 4'h0;
    \U$$0 [452] = 4'h0;
    \U$$0 [453] = 4'h0;
    \U$$0 [454] = 4'h0;
    \U$$0 [455] = 4'h0;
    \U$$0 [456] = 4'h0;
    \U$$0 [457] = 4'h0;
    \U$$0 [458] = 4'h0;
    \U$$0 [459] = 4'h0;
    \U$$0 [460] = 4'h0;
    \U$$0 [461] = 4'h0;
    \U$$0 [462] = 4'h0;
    \U$$0 [463] = 4'h0;
    \U$$0 [464] = 4'h0;
    \U$$0 [465] = 4'h0;
    \U$$0 [466] = 4'h0;
    \U$$0 [467] = 4'h0;
    \U$$0 [468] = 4'h0;
    \U$$0 [469] = 4'h0;
    \U$$0 [470] = 4'h0;
    \U$$0 [471] = 4'h0;
    \U$$0 [472] = 4'h0;
    \U$$0 [473] = 4'h0;
    \U$$0 [474] = 4'h0;
    \U$$0 [475] = 4'h0;
    \U$$0 [476] = 4'h0;
    \U$$0 [477] = 4'h0;
    \U$$0 [478] = 4'h0;
    \U$$0 [479] = 4'h0;
    \U$$0 [480] = 4'h0;
    \U$$0 [481] = 4'h0;
    \U$$0 [482] = 4'h0;
    \U$$0 [483] = 4'h0;
    \U$$0 [484] = 4'h0;
    \U$$0 [485] = 4'h0;
    \U$$0 [486] = 4'h0;
    \U$$0 [487] = 4'h0;
    \U$$0 [488] = 4'h0;
    \U$$0 [489] = 4'h0;
    \U$$0 [490] = 4'h0;
    \U$$0 [491] = 4'h0;
    \U$$0 [492] = 4'h0;
    \U$$0 [493] = 4'h0;
    \U$$0 [494] = 4'h0;
    \U$$0 [495] = 4'h0;
    \U$$0 [496] = 4'h0;
    \U$$0 [497] = 4'h0;
    \U$$0 [498] = 4'h0;
    \U$$0 [499] = 4'h0;
    \U$$0 [500] = 4'h0;
    \U$$0 [501] = 4'h0;
    \U$$0 [502] = 4'h0;
    \U$$0 [503] = 4'h0;
    \U$$0 [504] = 4'h0;
    \U$$0 [505] = 4'h0;
    \U$$0 [506] = 4'h0;
    \U$$0 [507] = 4'h0;
    \U$$0 [508] = 4'h0;
    \U$$0 [509] = 4'h0;
    \U$$0 [510] = 4'h0;
    \U$$0 [511] = 4'h0;
    \U$$0 [512] = 4'h0;
    \U$$0 [513] = 4'h0;
    \U$$0 [514] = 4'h0;
    \U$$0 [515] = 4'h0;
    \U$$0 [516] = 4'h0;
    \U$$0 [517] = 4'h0;
    \U$$0 [518] = 4'h0;
    \U$$0 [519] = 4'h0;
    \U$$0 [520] = 4'h0;
    \U$$0 [521] = 4'h0;
    \U$$0 [522] = 4'h0;
    \U$$0 [523] = 4'h0;
    \U$$0 [524] = 4'h0;
    \U$$0 [525] = 4'h0;
    \U$$0 [526] = 4'h0;
    \U$$0 [527] = 4'h0;
    \U$$0 [528] = 4'h0;
    \U$$0 [529] = 4'h0;
    \U$$0 [530] = 4'h0;
    \U$$0 [531] = 4'h0;
    \U$$0 [532] = 4'h0;
    \U$$0 [533] = 4'h0;
    \U$$0 [534] = 4'h0;
    \U$$0 [535] = 4'h0;
    \U$$0 [536] = 4'h0;
    \U$$0 [537] = 4'h0;
    \U$$0 [538] = 4'h0;
    \U$$0 [539] = 4'h0;
    \U$$0 [540] = 4'h0;
    \U$$0 [541] = 4'h0;
    \U$$0 [542] = 4'h0;
    \U$$0 [543] = 4'h0;
    \U$$0 [544] = 4'h0;
    \U$$0 [545] = 4'h0;
    \U$$0 [546] = 4'h0;
    \U$$0 [547] = 4'h0;
    \U$$0 [548] = 4'h0;
    \U$$0 [549] = 4'h0;
    \U$$0 [550] = 4'h0;
    \U$$0 [551] = 4'h0;
    \U$$0 [552] = 4'h0;
    \U$$0 [553] = 4'h0;
    \U$$0 [554] = 4'h0;
    \U$$0 [555] = 4'h0;
    \U$$0 [556] = 4'h0;
    \U$$0 [557] = 4'h0;
    \U$$0 [558] = 4'h0;
    \U$$0 [559] = 4'h0;
    \U$$0 [560] = 4'h0;
    \U$$0 [561] = 4'h0;
    \U$$0 [562] = 4'h0;
    \U$$0 [563] = 4'h0;
    \U$$0 [564] = 4'h0;
    \U$$0 [565] = 4'h0;
    \U$$0 [566] = 4'h0;
    \U$$0 [567] = 4'h0;
    \U$$0 [568] = 4'h0;
    \U$$0 [569] = 4'h0;
    \U$$0 [570] = 4'h0;
    \U$$0 [571] = 4'h0;
    \U$$0 [572] = 4'h0;
    \U$$0 [573] = 4'h0;
    \U$$0 [574] = 4'h0;
    \U$$0 [575] = 4'h0;
    \U$$0 [576] = 4'h0;
    \U$$0 [577] = 4'h0;
    \U$$0 [578] = 4'h0;
    \U$$0 [579] = 4'h0;
    \U$$0 [580] = 4'h0;
    \U$$0 [581] = 4'h0;
    \U$$0 [582] = 4'h0;
    \U$$0 [583] = 4'h0;
    \U$$0 [584] = 4'h0;
    \U$$0 [585] = 4'h0;
    \U$$0 [586] = 4'h0;
    \U$$0 [587] = 4'h0;
    \U$$0 [588] = 4'h0;
    \U$$0 [589] = 4'h0;
    \U$$0 [590] = 4'h0;
    \U$$0 [591] = 4'h0;
    \U$$0 [592] = 4'h0;
    \U$$0 [593] = 4'h0;
    \U$$0 [594] = 4'h0;
    \U$$0 [595] = 4'h0;
    \U$$0 [596] = 4'h0;
    \U$$0 [597] = 4'h0;
    \U$$0 [598] = 4'h0;
    \U$$0 [599] = 4'h0;
    \U$$0 [600] = 4'h0;
    \U$$0 [601] = 4'h0;
    \U$$0 [602] = 4'h0;
    \U$$0 [603] = 4'h0;
    \U$$0 [604] = 4'h0;
    \U$$0 [605] = 4'h0;
    \U$$0 [606] = 4'h0;
    \U$$0 [607] = 4'h0;
    \U$$0 [608] = 4'h0;
    \U$$0 [609] = 4'h0;
    \U$$0 [610] = 4'h0;
    \U$$0 [611] = 4'h0;
    \U$$0 [612] = 4'h0;
    \U$$0 [613] = 4'h0;
    \U$$0 [614] = 4'h0;
    \U$$0 [615] = 4'h0;
    \U$$0 [616] = 4'h0;
    \U$$0 [617] = 4'h0;
    \U$$0 [618] = 4'h0;
    \U$$0 [619] = 4'h0;
    \U$$0 [620] = 4'h0;
    \U$$0 [621] = 4'h0;
    \U$$0 [622] = 4'h0;
    \U$$0 [623] = 4'h0;
    \U$$0 [624] = 4'h0;
    \U$$0 [625] = 4'h0;
    \U$$0 [626] = 4'h0;
    \U$$0 [627] = 4'h0;
    \U$$0 [628] = 4'h0;
    \U$$0 [629] = 4'h0;
    \U$$0 [630] = 4'h0;
    \U$$0 [631] = 4'h0;
    \U$$0 [632] = 4'h0;
    \U$$0 [633] = 4'h0;
    \U$$0 [634] = 4'h0;
    \U$$0 [635] = 4'h0;
    \U$$0 [636] = 4'h0;
    \U$$0 [637] = 4'h0;
    \U$$0 [638] = 4'h0;
    \U$$0 [639] = 4'h0;
    \U$$0 [640] = 4'h0;
    \U$$0 [641] = 4'h0;
    \U$$0 [642] = 4'h0;
    \U$$0 [643] = 4'h0;
    \U$$0 [644] = 4'h0;
    \U$$0 [645] = 4'h0;
    \U$$0 [646] = 4'h0;
    \U$$0 [647] = 4'h0;
    \U$$0 [648] = 4'h0;
    \U$$0 [649] = 4'h0;
    \U$$0 [650] = 4'h0;
    \U$$0 [651] = 4'h0;
    \U$$0 [652] = 4'h0;
    \U$$0 [653] = 4'h0;
    \U$$0 [654] = 4'h0;
    \U$$0 [655] = 4'h0;
    \U$$0 [656] = 4'h0;
    \U$$0 [657] = 4'h0;
    \U$$0 [658] = 4'h0;
    \U$$0 [659] = 4'h0;
    \U$$0 [660] = 4'h0;
    \U$$0 [661] = 4'h0;
    \U$$0 [662] = 4'h0;
    \U$$0 [663] = 4'h0;
    \U$$0 [664] = 4'h0;
    \U$$0 [665] = 4'h0;
    \U$$0 [666] = 4'h0;
    \U$$0 [667] = 4'h0;
    \U$$0 [668] = 4'h0;
    \U$$0 [669] = 4'h0;
    \U$$0 [670] = 4'h0;
    \U$$0 [671] = 4'h0;
    \U$$0 [672] = 4'h0;
    \U$$0 [673] = 4'h0;
    \U$$0 [674] = 4'h0;
    \U$$0 [675] = 4'h0;
    \U$$0 [676] = 4'h0;
    \U$$0 [677] = 4'h0;
    \U$$0 [678] = 4'h0;
    \U$$0 [679] = 4'h0;
    \U$$0 [680] = 4'h0;
    \U$$0 [681] = 4'h0;
    \U$$0 [682] = 4'h0;
    \U$$0 [683] = 4'h0;
    \U$$0 [684] = 4'h0;
    \U$$0 [685] = 4'h0;
    \U$$0 [686] = 4'h0;
    \U$$0 [687] = 4'h0;
    \U$$0 [688] = 4'h0;
    \U$$0 [689] = 4'h0;
    \U$$0 [690] = 4'h0;
    \U$$0 [691] = 4'h0;
    \U$$0 [692] = 4'h0;
    \U$$0 [693] = 4'h0;
    \U$$0 [694] = 4'h0;
    \U$$0 [695] = 4'h0;
    \U$$0 [696] = 4'h0;
    \U$$0 [697] = 4'h0;
    \U$$0 [698] = 4'h0;
    \U$$0 [699] = 4'h0;
    \U$$0 [700] = 4'h0;
    \U$$0 [701] = 4'h0;
    \U$$0 [702] = 4'h0;
    \U$$0 [703] = 4'h0;
    \U$$0 [704] = 4'h0;
    \U$$0 [705] = 4'h0;
    \U$$0 [706] = 4'h0;
    \U$$0 [707] = 4'h0;
    \U$$0 [708] = 4'h0;
    \U$$0 [709] = 4'h0;
    \U$$0 [710] = 4'h0;
    \U$$0 [711] = 4'h0;
    \U$$0 [712] = 4'h0;
    \U$$0 [713] = 4'h0;
    \U$$0 [714] = 4'h0;
    \U$$0 [715] = 4'h0;
    \U$$0 [716] = 4'h0;
    \U$$0 [717] = 4'h0;
    \U$$0 [718] = 4'h0;
    \U$$0 [719] = 4'h0;
    \U$$0 [720] = 4'h0;
    \U$$0 [721] = 4'h0;
    \U$$0 [722] = 4'h0;
    \U$$0 [723] = 4'h0;
    \U$$0 [724] = 4'h0;
    \U$$0 [725] = 4'h0;
    \U$$0 [726] = 4'h0;
    \U$$0 [727] = 4'h0;
    \U$$0 [728] = 4'h0;
    \U$$0 [729] = 4'h0;
    \U$$0 [730] = 4'h0;
    \U$$0 [731] = 4'h0;
    \U$$0 [732] = 4'h0;
    \U$$0 [733] = 4'h0;
    \U$$0 [734] = 4'h0;
    \U$$0 [735] = 4'h0;
    \U$$0 [736] = 4'h0;
    \U$$0 [737] = 4'h0;
    \U$$0 [738] = 4'h0;
    \U$$0 [739] = 4'h0;
    \U$$0 [740] = 4'h0;
    \U$$0 [741] = 4'h0;
    \U$$0 [742] = 4'h0;
    \U$$0 [743] = 4'h0;
    \U$$0 [744] = 4'h0;
    \U$$0 [745] = 4'h0;
    \U$$0 [746] = 4'h0;
    \U$$0 [747] = 4'h0;
    \U$$0 [748] = 4'h0;
    \U$$0 [749] = 4'h0;
    \U$$0 [750] = 4'h0;
    \U$$0 [751] = 4'h0;
    \U$$0 [752] = 4'h0;
    \U$$0 [753] = 4'h0;
    \U$$0 [754] = 4'h0;
    \U$$0 [755] = 4'h0;
    \U$$0 [756] = 4'h0;
    \U$$0 [757] = 4'h0;
    \U$$0 [758] = 4'h0;
    \U$$0 [759] = 4'h0;
    \U$$0 [760] = 4'h0;
    \U$$0 [761] = 4'h0;
    \U$$0 [762] = 4'h0;
    \U$$0 [763] = 4'h0;
    \U$$0 [764] = 4'h0;
    \U$$0 [765] = 4'h0;
    \U$$0 [766] = 4'h0;
    \U$$0 [767] = 4'h0;
    \U$$0 [768] = 4'h0;
    \U$$0 [769] = 4'h0;
    \U$$0 [770] = 4'h0;
    \U$$0 [771] = 4'h0;
    \U$$0 [772] = 4'h0;
    \U$$0 [773] = 4'h0;
    \U$$0 [774] = 4'h0;
    \U$$0 [775] = 4'h0;
    \U$$0 [776] = 4'h0;
    \U$$0 [777] = 4'h0;
    \U$$0 [778] = 4'h0;
    \U$$0 [779] = 4'h0;
    \U$$0 [780] = 4'h0;
    \U$$0 [781] = 4'h0;
    \U$$0 [782] = 4'h0;
    \U$$0 [783] = 4'h0;
    \U$$0 [784] = 4'h0;
    \U$$0 [785] = 4'h0;
    \U$$0 [786] = 4'h0;
    \U$$0 [787] = 4'h0;
    \U$$0 [788] = 4'h0;
    \U$$0 [789] = 4'h0;
    \U$$0 [790] = 4'h0;
    \U$$0 [791] = 4'h0;
    \U$$0 [792] = 4'h0;
    \U$$0 [793] = 4'h0;
    \U$$0 [794] = 4'h0;
    \U$$0 [795] = 4'h0;
    \U$$0 [796] = 4'h0;
    \U$$0 [797] = 4'h0;
    \U$$0 [798] = 4'h0;
    \U$$0 [799] = 4'h0;
    \U$$0 [800] = 4'h0;
    \U$$0 [801] = 4'h0;
    \U$$0 [802] = 4'h0;
    \U$$0 [803] = 4'h0;
    \U$$0 [804] = 4'h0;
    \U$$0 [805] = 4'h0;
    \U$$0 [806] = 4'h0;
    \U$$0 [807] = 4'h0;
    \U$$0 [808] = 4'h0;
    \U$$0 [809] = 4'h0;
    \U$$0 [810] = 4'h0;
    \U$$0 [811] = 4'h0;
    \U$$0 [812] = 4'h0;
    \U$$0 [813] = 4'h0;
    \U$$0 [814] = 4'h0;
    \U$$0 [815] = 4'h0;
    \U$$0 [816] = 4'h0;
    \U$$0 [817] = 4'h0;
    \U$$0 [818] = 4'h0;
    \U$$0 [819] = 4'h0;
    \U$$0 [820] = 4'h0;
    \U$$0 [821] = 4'h0;
    \U$$0 [822] = 4'h0;
    \U$$0 [823] = 4'h0;
    \U$$0 [824] = 4'h0;
    \U$$0 [825] = 4'h0;
    \U$$0 [826] = 4'h0;
    \U$$0 [827] = 4'h0;
    \U$$0 [828] = 4'h0;
    \U$$0 [829] = 4'h0;
    \U$$0 [830] = 4'h0;
    \U$$0 [831] = 4'h0;
    \U$$0 [832] = 4'h0;
    \U$$0 [833] = 4'h0;
    \U$$0 [834] = 4'h0;
    \U$$0 [835] = 4'h0;
    \U$$0 [836] = 4'h0;
    \U$$0 [837] = 4'h0;
    \U$$0 [838] = 4'h0;
    \U$$0 [839] = 4'h0;
    \U$$0 [840] = 4'h0;
    \U$$0 [841] = 4'h0;
    \U$$0 [842] = 4'h0;
    \U$$0 [843] = 4'h0;
    \U$$0 [844] = 4'h0;
    \U$$0 [845] = 4'h0;
    \U$$0 [846] = 4'h0;
    \U$$0 [847] = 4'h0;
    \U$$0 [848] = 4'h0;
    \U$$0 [849] = 4'h0;
    \U$$0 [850] = 4'h0;
    \U$$0 [851] = 4'h0;
    \U$$0 [852] = 4'h0;
    \U$$0 [853] = 4'h0;
    \U$$0 [854] = 4'h0;
    \U$$0 [855] = 4'h0;
    \U$$0 [856] = 4'h0;
    \U$$0 [857] = 4'h0;
    \U$$0 [858] = 4'h0;
    \U$$0 [859] = 4'h0;
    \U$$0 [860] = 4'h0;
    \U$$0 [861] = 4'h0;
    \U$$0 [862] = 4'h0;
    \U$$0 [863] = 4'h0;
    \U$$0 [864] = 4'h0;
    \U$$0 [865] = 4'h0;
    \U$$0 [866] = 4'h0;
    \U$$0 [867] = 4'h0;
    \U$$0 [868] = 4'h0;
    \U$$0 [869] = 4'h0;
    \U$$0 [870] = 4'h0;
    \U$$0 [871] = 4'h0;
    \U$$0 [872] = 4'h0;
    \U$$0 [873] = 4'h0;
    \U$$0 [874] = 4'h0;
    \U$$0 [875] = 4'h0;
    \U$$0 [876] = 4'h0;
    \U$$0 [877] = 4'h0;
    \U$$0 [878] = 4'h0;
    \U$$0 [879] = 4'h0;
    \U$$0 [880] = 4'h0;
    \U$$0 [881] = 4'h0;
    \U$$0 [882] = 4'h0;
    \U$$0 [883] = 4'h0;
    \U$$0 [884] = 4'h0;
    \U$$0 [885] = 4'h0;
    \U$$0 [886] = 4'h0;
    \U$$0 [887] = 4'h0;
    \U$$0 [888] = 4'h0;
    \U$$0 [889] = 4'h0;
    \U$$0 [890] = 4'h0;
    \U$$0 [891] = 4'h0;
    \U$$0 [892] = 4'h0;
    \U$$0 [893] = 4'h0;
    \U$$0 [894] = 4'h0;
    \U$$0 [895] = 4'h0;
    \U$$0 [896] = 4'h0;
    \U$$0 [897] = 4'h0;
    \U$$0 [898] = 4'h0;
    \U$$0 [899] = 4'h0;
    \U$$0 [900] = 4'h0;
    \U$$0 [901] = 4'h0;
    \U$$0 [902] = 4'h0;
    \U$$0 [903] = 4'h0;
    \U$$0 [904] = 4'h0;
    \U$$0 [905] = 4'h0;
    \U$$0 [906] = 4'h0;
    \U$$0 [907] = 4'h0;
    \U$$0 [908] = 4'h0;
    \U$$0 [909] = 4'h0;
    \U$$0 [910] = 4'h0;
    \U$$0 [911] = 4'h0;
    \U$$0 [912] = 4'h0;
    \U$$0 [913] = 4'h0;
    \U$$0 [914] = 4'h0;
    \U$$0 [915] = 4'h0;
    \U$$0 [916] = 4'h0;
    \U$$0 [917] = 4'h0;
    \U$$0 [918] = 4'h0;
    \U$$0 [919] = 4'h0;
    \U$$0 [920] = 4'h0;
    \U$$0 [921] = 4'h0;
    \U$$0 [922] = 4'h0;
    \U$$0 [923] = 4'h0;
    \U$$0 [924] = 4'h0;
    \U$$0 [925] = 4'h0;
    \U$$0 [926] = 4'h0;
    \U$$0 [927] = 4'h0;
    \U$$0 [928] = 4'h0;
    \U$$0 [929] = 4'h0;
    \U$$0 [930] = 4'h0;
    \U$$0 [931] = 4'h0;
    \U$$0 [932] = 4'h0;
    \U$$0 [933] = 4'h0;
    \U$$0 [934] = 4'h0;
    \U$$0 [935] = 4'h0;
    \U$$0 [936] = 4'h0;
    \U$$0 [937] = 4'h0;
    \U$$0 [938] = 4'h0;
    \U$$0 [939] = 4'h0;
    \U$$0 [940] = 4'h0;
    \U$$0 [941] = 4'h0;
    \U$$0 [942] = 4'h0;
    \U$$0 [943] = 4'h0;
    \U$$0 [944] = 4'h0;
    \U$$0 [945] = 4'h0;
    \U$$0 [946] = 4'h0;
    \U$$0 [947] = 4'h0;
    \U$$0 [948] = 4'h0;
    \U$$0 [949] = 4'h0;
    \U$$0 [950] = 4'h0;
    \U$$0 [951] = 4'h0;
    \U$$0 [952] = 4'h0;
    \U$$0 [953] = 4'h0;
    \U$$0 [954] = 4'h0;
    \U$$0 [955] = 4'h0;
    \U$$0 [956] = 4'h0;
    \U$$0 [957] = 4'h0;
    \U$$0 [958] = 4'h0;
    \U$$0 [959] = 4'h0;
    \U$$0 [960] = 4'h0;
    \U$$0 [961] = 4'h0;
    \U$$0 [962] = 4'h0;
    \U$$0 [963] = 4'h0;
    \U$$0 [964] = 4'h0;
    \U$$0 [965] = 4'h0;
    \U$$0 [966] = 4'h0;
    \U$$0 [967] = 4'h0;
    \U$$0 [968] = 4'h0;
    \U$$0 [969] = 4'h0;
    \U$$0 [970] = 4'h0;
    \U$$0 [971] = 4'h0;
    \U$$0 [972] = 4'h0;
    \U$$0 [973] = 4'h0;
    \U$$0 [974] = 4'h0;
    \U$$0 [975] = 4'h0;
    \U$$0 [976] = 4'h0;
    \U$$0 [977] = 4'h0;
    \U$$0 [978] = 4'h0;
    \U$$0 [979] = 4'h0;
    \U$$0 [980] = 4'h0;
    \U$$0 [981] = 4'h0;
    \U$$0 [982] = 4'h0;
    \U$$0 [983] = 4'h0;
    \U$$0 [984] = 4'h0;
    \U$$0 [985] = 4'h0;
    \U$$0 [986] = 4'h0;
    \U$$0 [987] = 4'h0;
    \U$$0 [988] = 4'h0;
    \U$$0 [989] = 4'h0;
    \U$$0 [990] = 4'h0;
    \U$$0 [991] = 4'h0;
    \U$$0 [992] = 4'h0;
    \U$$0 [993] = 4'h0;
    \U$$0 [994] = 4'h0;
    \U$$0 [995] = 4'h0;
    \U$$0 [996] = 4'h0;
    \U$$0 [997] = 4'h0;
    \U$$0 [998] = 4'h0;
    \U$$0 [999] = 4'h0;
    \U$$0 [1000] = 4'h0;
    \U$$0 [1001] = 4'h0;
    \U$$0 [1002] = 4'h0;
    \U$$0 [1003] = 4'h0;
    \U$$0 [1004] = 4'h0;
    \U$$0 [1005] = 4'h0;
    \U$$0 [1006] = 4'h0;
    \U$$0 [1007] = 4'h0;
    \U$$0 [1008] = 4'h0;
    \U$$0 [1009] = 4'h0;
    \U$$0 [1010] = 4'h0;
    \U$$0 [1011] = 4'h0;
    \U$$0 [1012] = 4'h0;
    \U$$0 [1013] = 4'h0;
    \U$$0 [1014] = 4'h0;
    \U$$0 [1015] = 4'h0;
    \U$$0 [1016] = 4'h0;
    \U$$0 [1017] = 4'h0;
    \U$$0 [1018] = 4'h0;
    \U$$0 [1019] = 4'h0;
    \U$$0 [1020] = 4'h0;
    \U$$0 [1021] = 4'h0;
    \U$$0 [1022] = 4'h0;
    \U$$0 [1023] = 4'h0;
  end
  always @(posedge clk) begin
    if (u_ram_color_w_en)
      \U$$0 [u_ram_color_w_addr] <= u_ram_color_w_data;
  end
  reg [3:0] _0_;
  always @(posedge clk) begin
    _0_ <= \U$$0 [u_ram_color_r_addr];
    if (u_ram_color_w_en && u_ram_color_r_addr == u_ram_color_w_addr)
      _0_ <= u_ram_color_w_data;
  end
  initial _0_ = 4'h0;
  assign u_ram_color_r_data = _0_;
  assign \$100  = \$96  & (* src = "myc64.py:163" *) \$98 ;
  assign \$102  = + (* src = "myc64.py:89" *) u_ram_color_r_data;
  assign \$104  = cpu_po[2:0] == (* src = "myc64.py:173" *) 3'h7;
  assign \$106  = cpu_po[2:0] == (* src = "myc64.py:173" *) 3'h6;
  assign \$108  = \$104  | (* src = "myc64.py:173" *) \$106 ;
  assign \$10  = color_cs & (* src = "myc64.py:118" *) bus_we;
  assign \$110  = cpu_po[2:0] == (* src = "myc64.py:173" *) 2'h3;
  assign \$112  = \$108  | (* src = "myc64.py:173" *) \$110 ;
  assign \$114  = cpu_po[2:0] == (* src = "myc64.py:173" *) 2'h2;
  assign \$116  = \$112  | (* src = "myc64.py:173" *) \$114 ;
  assign \$118  = cpu_addr <= (* src = "myc64.py:134" *) 12'hfff;
  assign \$120  = cpu_addr >= (* src = "myc64.py:137" *) 13'h1000;
  assign \$122  = cpu_addr <= (* src = "myc64.py:137" *) 15'h7fff;
  assign \$124  = \$120  & (* src = "myc64.py:137" *) \$122 ;
  assign \$126  = cpu_addr >= (* src = "myc64.py:140" *) 16'h8000;
  assign \$128  = cpu_addr <= (* src = "myc64.py:140" *) 16'h9fff;
  assign \$12  = cpu_addr <= (* src = "myc64.py:134" *) 12'hfff;
  assign \$130  = \$126  & (* src = "myc64.py:140" *) \$128 ;
  assign \$132  = cpu_addr >= (* src = "myc64.py:143" *) 16'ha000;
  assign \$134  = cpu_addr <= (* src = "myc64.py:143" *) 16'hbfff;
  assign \$136  = \$132  & (* src = "myc64.py:143" *) \$134 ;
  assign \$138  = cpu_addr >= (* src = "myc64.py:149" *) 16'hc000;
  assign \$140  = cpu_addr <= (* src = "myc64.py:149" *) 16'hcfff;
  assign \$142  = \$138  & (* src = "myc64.py:149" *) \$140 ;
  assign \$144  = cpu_addr >= (* src = "myc64.py:152" *) 16'hd000;
  assign \$146  = cpu_addr <= (* src = "myc64.py:152" *) 16'hdfff;
  assign \$148  = \$144  & (* src = "myc64.py:152" *) \$146 ;
  assign \$14  = cpu_addr >= (* src = "myc64.py:137" *) 13'h1000;
  assign \$150  = cpu_addr >= (* src = "myc64.py:172" *) 16'he000;
  assign \$152  = cpu_po[2:0] == (* src = "myc64.py:144" *) 3'h7;
  assign \$154  = cpu_po[2:0] == (* src = "myc64.py:144" *) 2'h3;
  assign \$156  = \$152  | (* src = "myc64.py:144" *) \$154 ;
  assign \$158  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h7;
  assign \$160  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h6;
  assign \$162  = \$158  | (* src = "myc64.py:153" *) \$160 ;
  assign \$164  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h5;
  assign \$166  = \$162  | (* src = "myc64.py:153" *) \$164 ;
  assign \$168  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h3;
  assign \$16  = cpu_addr <= (* src = "myc64.py:137" *) 15'h7fff;
  assign \$170  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h2;
  assign \$172  = \$168  | (* src = "myc64.py:165" *) \$170 ;
  assign \$174  = cpu_po[2:0] == (* src = "myc64.py:165" *) 1'h1;
  assign \$176  = \$172  | (* src = "myc64.py:165" *) \$174 ;
  assign \$178  = cpu_po[2:0] == (* src = "myc64.py:173" *) 3'h7;
  assign \$180  = cpu_po[2:0] == (* src = "myc64.py:173" *) 3'h6;
  assign \$182  = \$178  | (* src = "myc64.py:173" *) \$180 ;
  assign \$184  = cpu_po[2:0] == (* src = "myc64.py:173" *) 2'h3;
  assign \$186  = \$182  | (* src = "myc64.py:173" *) \$184 ;
  assign \$188  = cpu_po[2:0] == (* src = "myc64.py:173" *) 2'h2;
  assign \$18  = \$14  & (* src = "myc64.py:137" *) \$16 ;
  assign \$190  = \$186  | (* src = "myc64.py:173" *) \$188 ;
  assign \$192  = cpu_addr <= (* src = "myc64.py:134" *) 12'hfff;
  assign \$194  = cpu_addr >= (* src = "myc64.py:137" *) 13'h1000;
  assign \$196  = cpu_addr <= (* src = "myc64.py:137" *) 15'h7fff;
  assign \$198  = \$194  & (* src = "myc64.py:137" *) \$196 ;
  assign \$200  = cpu_addr >= (* src = "myc64.py:140" *) 16'h8000;
  assign \$202  = cpu_addr <= (* src = "myc64.py:140" *) 16'h9fff;
  assign \$204  = \$200  & (* src = "myc64.py:140" *) \$202 ;
  assign \$206  = cpu_addr >= (* src = "myc64.py:143" *) 16'ha000;
  assign \$208  = cpu_addr <= (* src = "myc64.py:143" *) 16'hbfff;
  assign \$20  = cpu_addr >= (* src = "myc64.py:140" *) 16'h8000;
  assign \$210  = \$206  & (* src = "myc64.py:143" *) \$208 ;
  assign \$212  = cpu_addr >= (* src = "myc64.py:149" *) 16'hc000;
  assign \$214  = cpu_addr <= (* src = "myc64.py:149" *) 16'hcfff;
  assign \$216  = \$212  & (* src = "myc64.py:149" *) \$214 ;
  assign \$218  = cpu_addr >= (* src = "myc64.py:152" *) 16'hd000;
  assign \$220  = cpu_addr <= (* src = "myc64.py:152" *) 16'hdfff;
  assign \$222  = \$218  & (* src = "myc64.py:152" *) \$220 ;
  assign \$224  = cpu_addr >= (* src = "myc64.py:172" *) 16'he000;
  assign \$226  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h7;
  assign \$228  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h6;
  assign \$22  = cpu_addr <= (* src = "myc64.py:140" *) 16'h9fff;
  assign \$230  = \$226  | (* src = "myc64.py:153" *) \$228 ;
  assign \$232  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h5;
  assign \$234  = \$230  | (* src = "myc64.py:153" *) \$232 ;
  assign \$236  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h3;
  assign \$238  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h2;
  assign \$240  = \$236  | (* src = "myc64.py:165" *) \$238 ;
  assign \$242  = cpu_po[2:0] == (* src = "myc64.py:165" *) 1'h1;
  assign \$244  = \$240  | (* src = "myc64.py:165" *) \$242 ;
  assign \$246  = cpu_addr >= (* src = "myc64.py:155" *) 16'hd000;
  assign \$248  = cpu_addr <= (* src = "myc64.py:155" *) 16'hd3ff;
  assign \$24  = \$20  & (* src = "myc64.py:140" *) \$22 ;
  assign \$250  = \$246  & (* src = "myc64.py:155" *) \$248 ;
  assign \$252  = cpu_addr >= (* src = "myc64.py:157" *) 16'hd400;
  assign \$254  = cpu_addr <= (* src = "myc64.py:157" *) 16'hd7ff;
  assign \$256  = \$252  & (* src = "myc64.py:157" *) \$254 ;
  assign \$258  = cpu_addr >= (* src = "myc64.py:159" *) 16'hd800;
  assign \$260  = cpu_addr <= (* src = "myc64.py:159" *) 16'hdbff;
  assign \$262  = \$258  & (* src = "myc64.py:159" *) \$260 ;
  assign \$264  = cpu_addr >= (* src = "myc64.py:161" *) 16'hdc00;
  assign \$266  = cpu_addr <= (* src = "myc64.py:161" *) 16'hdcff;
  assign \$268  = \$264  & (* src = "myc64.py:161" *) \$266 ;
  assign \$26  = cpu_addr >= (* src = "myc64.py:143" *) 16'ha000;
  assign \$270  = cpu_addr >= (* src = "myc64.py:163" *) 16'hdd00;
  assign \$272  = cpu_addr <= (* src = "myc64.py:163" *) 16'hddff;
  assign \$274  = \$270  & (* src = "myc64.py:163" *) \$272 ;
  assign \$276  = cpu_addr <= (* src = "myc64.py:134" *) 12'hfff;
  assign \$278  = cpu_addr >= (* src = "myc64.py:137" *) 13'h1000;
  assign \$280  = cpu_addr <= (* src = "myc64.py:137" *) 15'h7fff;
  assign \$282  = \$278  & (* src = "myc64.py:137" *) \$280 ;
  assign \$284  = cpu_addr >= (* src = "myc64.py:140" *) 16'h8000;
  assign \$286  = cpu_addr <= (* src = "myc64.py:140" *) 16'h9fff;
  assign \$288  = \$284  & (* src = "myc64.py:140" *) \$286 ;
  assign \$28  = cpu_addr <= (* src = "myc64.py:143" *) 16'hbfff;
  assign \$290  = cpu_addr >= (* src = "myc64.py:143" *) 16'ha000;
  assign \$292  = cpu_addr <= (* src = "myc64.py:143" *) 16'hbfff;
  assign \$294  = \$290  & (* src = "myc64.py:143" *) \$292 ;
  assign \$296  = cpu_addr >= (* src = "myc64.py:149" *) 16'hc000;
  assign \$298  = cpu_addr <= (* src = "myc64.py:149" *) 16'hcfff;
  assign \$2  = clk_cntr + (* src = "myc64.py:60" *) 1'h1;
  assign \$300  = \$296  & (* src = "myc64.py:149" *) \$298 ;
  assign \$302  = cpu_addr >= (* src = "myc64.py:152" *) 16'hd000;
  assign \$304  = cpu_addr <= (* src = "myc64.py:152" *) 16'hdfff;
  assign \$306  = \$302  & (* src = "myc64.py:152" *) \$304 ;
  assign \$308  = cpu_addr >= (* src = "myc64.py:172" *) 16'he000;
  assign \$30  = \$26  & (* src = "myc64.py:143" *) \$28 ;
  assign \$310  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h7;
  assign \$312  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h6;
  assign \$314  = \$310  | (* src = "myc64.py:153" *) \$312 ;
  assign \$316  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h5;
  assign \$318  = \$314  | (* src = "myc64.py:153" *) \$316 ;
  assign \$320  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h3;
  assign \$322  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h2;
  assign \$324  = \$320  | (* src = "myc64.py:165" *) \$322 ;
  assign \$326  = cpu_po[2:0] == (* src = "myc64.py:165" *) 1'h1;
  assign \$328  = \$324  | (* src = "myc64.py:165" *) \$326 ;
  assign \$32  = cpu_addr >= (* src = "myc64.py:149" *) 16'hc000;
  assign \$330  = cpu_addr >= (* src = "myc64.py:155" *) 16'hd000;
  assign \$332  = cpu_addr <= (* src = "myc64.py:155" *) 16'hd3ff;
  assign \$334  = \$330  & (* src = "myc64.py:155" *) \$332 ;
  assign \$336  = cpu_addr >= (* src = "myc64.py:157" *) 16'hd400;
  assign \$338  = cpu_addr <= (* src = "myc64.py:157" *) 16'hd7ff;
  assign \$340  = \$336  & (* src = "myc64.py:157" *) \$338 ;
  assign \$342  = cpu_addr >= (* src = "myc64.py:159" *) 16'hd800;
  assign \$344  = cpu_addr <= (* src = "myc64.py:159" *) 16'hdbff;
  assign \$346  = \$342  & (* src = "myc64.py:159" *) \$344 ;
  assign \$348  = cpu_addr >= (* src = "myc64.py:161" *) 16'hdc00;
  assign \$34  = cpu_addr <= (* src = "myc64.py:149" *) 16'hcfff;
  assign \$350  = cpu_addr <= (* src = "myc64.py:161" *) 16'hdcff;
  assign \$352  = \$348  & (* src = "myc64.py:161" *) \$350 ;
  assign \$354  = cpu_addr >= (* src = "myc64.py:163" *) 16'hdd00;
  assign \$356  = cpu_addr <= (* src = "myc64.py:163" *) 16'hddff;
  assign \$358  = \$354  & (* src = "myc64.py:163" *) \$356 ;
  assign \$360  = cpu_addr <= (* src = "myc64.py:134" *) 12'hfff;
  assign \$362  = cpu_addr >= (* src = "myc64.py:137" *) 13'h1000;
  assign \$364  = cpu_addr <= (* src = "myc64.py:137" *) 15'h7fff;
  assign \$366  = \$362  & (* src = "myc64.py:137" *) \$364 ;
  assign \$368  = cpu_addr >= (* src = "myc64.py:140" *) 16'h8000;
  assign \$36  = \$32  & (* src = "myc64.py:149" *) \$34 ;
  assign \$370  = cpu_addr <= (* src = "myc64.py:140" *) 16'h9fff;
  assign \$372  = \$368  & (* src = "myc64.py:140" *) \$370 ;
  assign \$374  = cpu_addr >= (* src = "myc64.py:143" *) 16'ha000;
  assign \$376  = cpu_addr <= (* src = "myc64.py:143" *) 16'hbfff;
  assign \$378  = \$374  & (* src = "myc64.py:143" *) \$376 ;
  assign \$380  = cpu_addr >= (* src = "myc64.py:149" *) 16'hc000;
  assign \$382  = cpu_addr <= (* src = "myc64.py:149" *) 16'hcfff;
  assign \$384  = \$380  & (* src = "myc64.py:149" *) \$382 ;
  assign \$386  = cpu_addr >= (* src = "myc64.py:152" *) 16'hd000;
  assign \$388  = cpu_addr <= (* src = "myc64.py:152" *) 16'hdfff;
  assign \$38  = cpu_addr >= (* src = "myc64.py:152" *) 16'hd000;
  assign \$390  = \$386  & (* src = "myc64.py:152" *) \$388 ;
  assign \$392  = cpu_addr >= (* src = "myc64.py:172" *) 16'he000;
  assign \$394  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h7;
  assign \$396  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h6;
  assign \$398  = \$394  | (* src = "myc64.py:153" *) \$396 ;
  assign \$400  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h5;
  assign \$402  = \$398  | (* src = "myc64.py:153" *) \$400 ;
  assign \$404  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h3;
  assign \$406  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h2;
  assign \$408  = \$404  | (* src = "myc64.py:165" *) \$406 ;
  assign \$40  = cpu_addr <= (* src = "myc64.py:152" *) 16'hdfff;
  assign \$410  = cpu_po[2:0] == (* src = "myc64.py:165" *) 1'h1;
  assign \$412  = \$408  | (* src = "myc64.py:165" *) \$410 ;
  assign \$414  = cpu_addr >= (* src = "myc64.py:155" *) 16'hd000;
  assign \$416  = cpu_addr <= (* src = "myc64.py:155" *) 16'hd3ff;
  assign \$418  = \$414  & (* src = "myc64.py:155" *) \$416 ;
  assign \$420  = cpu_addr >= (* src = "myc64.py:157" *) 16'hd400;
  assign \$422  = cpu_addr <= (* src = "myc64.py:157" *) 16'hd7ff;
  assign \$424  = \$420  & (* src = "myc64.py:157" *) \$422 ;
  assign \$426  = cpu_addr >= (* src = "myc64.py:159" *) 16'hd800;
  assign \$428  = cpu_addr <= (* src = "myc64.py:159" *) 16'hdbff;
  assign \$42  = \$38  & (* src = "myc64.py:152" *) \$40 ;
  assign \$430  = \$426  & (* src = "myc64.py:159" *) \$428 ;
  assign \$432  = cpu_addr >= (* src = "myc64.py:161" *) 16'hdc00;
  assign \$434  = cpu_addr <= (* src = "myc64.py:161" *) 16'hdcff;
  assign \$436  = \$432  & (* src = "myc64.py:161" *) \$434 ;
  assign \$438  = cpu_addr >= (* src = "myc64.py:163" *) 16'hdd00;
  assign \$440  = cpu_addr <= (* src = "myc64.py:163" *) 16'hddff;
  assign \$442  = \$438  & (* src = "myc64.py:163" *) \$440 ;
  assign \$444  = cpu_addr <= (* src = "myc64.py:134" *) 12'hfff;
  assign \$446  = cpu_addr >= (* src = "myc64.py:137" *) 13'h1000;
  assign \$448  = cpu_addr <= (* src = "myc64.py:137" *) 15'h7fff;
  assign \$44  = cpu_addr >= (* src = "myc64.py:172" *) 16'he000;
  assign \$450  = \$446  & (* src = "myc64.py:137" *) \$448 ;
  assign \$452  = cpu_addr >= (* src = "myc64.py:140" *) 16'h8000;
  assign \$454  = cpu_addr <= (* src = "myc64.py:140" *) 16'h9fff;
  assign \$456  = \$452  & (* src = "myc64.py:140" *) \$454 ;
  assign \$458  = cpu_addr >= (* src = "myc64.py:143" *) 16'ha000;
  assign \$460  = cpu_addr <= (* src = "myc64.py:143" *) 16'hbfff;
  assign \$462  = \$458  & (* src = "myc64.py:143" *) \$460 ;
  assign \$464  = cpu_addr >= (* src = "myc64.py:149" *) 16'hc000;
  assign \$466  = cpu_addr <= (* src = "myc64.py:149" *) 16'hcfff;
  assign \$468  = \$464  & (* src = "myc64.py:149" *) \$466 ;
  assign \$46  = cpu_po[2:0] == (* src = "myc64.py:144" *) 3'h7;
  assign \$470  = cpu_addr >= (* src = "myc64.py:152" *) 16'hd000;
  assign \$472  = cpu_addr <= (* src = "myc64.py:152" *) 16'hdfff;
  assign \$474  = \$470  & (* src = "myc64.py:152" *) \$472 ;
  assign \$476  = cpu_addr >= (* src = "myc64.py:172" *) 16'he000;
  assign \$478  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h7;
  assign \$480  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h6;
  assign \$482  = \$478  | (* src = "myc64.py:153" *) \$480 ;
  assign \$484  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h5;
  assign \$486  = \$482  | (* src = "myc64.py:153" *) \$484 ;
  assign \$488  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h3;
  assign \$48  = cpu_po[2:0] == (* src = "myc64.py:144" *) 2'h3;
  assign \$490  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h2;
  assign \$492  = \$488  | (* src = "myc64.py:165" *) \$490 ;
  assign \$494  = cpu_po[2:0] == (* src = "myc64.py:165" *) 1'h1;
  assign \$496  = \$492  | (* src = "myc64.py:165" *) \$494 ;
  assign \$498  = cpu_addr >= (* src = "myc64.py:155" *) 16'hd000;
  assign \$4  = ! (* src = "myc64.py:64" *) clk_cntr;
  assign \$500  = cpu_addr <= (* src = "myc64.py:155" *) 16'hd3ff;
  assign \$502  = \$498  & (* src = "myc64.py:155" *) \$500 ;
  assign \$504  = cpu_addr >= (* src = "myc64.py:157" *) 16'hd400;
  assign \$506  = cpu_addr <= (* src = "myc64.py:157" *) 16'hd7ff;
  assign \$508  = \$504  & (* src = "myc64.py:157" *) \$506 ;
  assign \$50  = \$46  | (* src = "myc64.py:144" *) \$48 ;
  assign \$510  = cpu_addr >= (* src = "myc64.py:159" *) 16'hd800;
  assign \$512  = cpu_addr <= (* src = "myc64.py:159" *) 16'hdbff;
  assign \$514  = \$510  & (* src = "myc64.py:159" *) \$512 ;
  assign \$516  = cpu_addr >= (* src = "myc64.py:161" *) 16'hdc00;
  assign \$518  = cpu_addr <= (* src = "myc64.py:161" *) 16'hdcff;
  assign \$520  = \$516  & (* src = "myc64.py:161" *) \$518 ;
  assign \$522  = cpu_addr >= (* src = "myc64.py:163" *) 16'hdd00;
  assign \$524  = cpu_addr <= (* src = "myc64.py:163" *) 16'hddff;
  assign \$526  = \$522  & (* src = "myc64.py:163" *) \$524 ;
  assign \$528  = cpu_addr <= (* src = "myc64.py:134" *) 12'hfff;
  assign \$52  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h7;
  assign \$530  = cpu_addr >= (* src = "myc64.py:137" *) 13'h1000;
  assign \$532  = cpu_addr <= (* src = "myc64.py:137" *) 15'h7fff;
  assign \$534  = \$530  & (* src = "myc64.py:137" *) \$532 ;
  assign \$536  = cpu_addr >= (* src = "myc64.py:140" *) 16'h8000;
  assign \$538  = cpu_addr <= (* src = "myc64.py:140" *) 16'h9fff;
  assign \$540  = \$536  & (* src = "myc64.py:140" *) \$538 ;
  assign \$542  = cpu_addr >= (* src = "myc64.py:143" *) 16'ha000;
  assign \$544  = cpu_addr <= (* src = "myc64.py:143" *) 16'hbfff;
  assign \$546  = \$542  & (* src = "myc64.py:143" *) \$544 ;
  assign \$548  = cpu_addr >= (* src = "myc64.py:149" *) 16'hc000;
  assign \$54  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h6;
  assign \$550  = cpu_addr <= (* src = "myc64.py:149" *) 16'hcfff;
  assign \$552  = \$548  & (* src = "myc64.py:149" *) \$550 ;
  assign \$554  = cpu_addr >= (* src = "myc64.py:152" *) 16'hd000;
  assign \$556  = cpu_addr <= (* src = "myc64.py:152" *) 16'hdfff;
  assign \$558  = \$554  & (* src = "myc64.py:152" *) \$556 ;
  assign \$560  = cpu_addr >= (* src = "myc64.py:172" *) 16'he000;
  assign \$562  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h7;
  assign \$564  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h6;
  assign \$566  = \$562  | (* src = "myc64.py:153" *) \$564 ;
  assign \$568  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h5;
  assign \$56  = \$52  | (* src = "myc64.py:153" *) \$54 ;
  assign \$570  = \$566  | (* src = "myc64.py:153" *) \$568 ;
  assign \$572  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h3;
  assign \$574  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h2;
  assign \$576  = \$572  | (* src = "myc64.py:165" *) \$574 ;
  assign \$578  = cpu_po[2:0] == (* src = "myc64.py:165" *) 1'h1;
  assign \$580  = \$576  | (* src = "myc64.py:165" *) \$578 ;
  assign \$582  = cpu_addr >= (* src = "myc64.py:155" *) 16'hd000;
  assign \$584  = cpu_addr <= (* src = "myc64.py:155" *) 16'hd3ff;
  assign \$586  = \$582  & (* src = "myc64.py:155" *) \$584 ;
  assign \$588  = cpu_addr >= (* src = "myc64.py:157" *) 16'hd400;
  assign \$58  = cpu_po[2:0] == (* src = "myc64.py:153" *) 3'h5;
  assign \$590  = cpu_addr <= (* src = "myc64.py:157" *) 16'hd7ff;
  assign \$592  = \$588  & (* src = "myc64.py:157" *) \$590 ;
  assign \$594  = cpu_addr >= (* src = "myc64.py:159" *) 16'hd800;
  assign \$596  = cpu_addr <= (* src = "myc64.py:159" *) 16'hdbff;
  assign \$598  = \$594  & (* src = "myc64.py:159" *) \$596 ;
  assign \$600  = cpu_addr >= (* src = "myc64.py:161" *) 16'hdc00;
  assign \$602  = cpu_addr <= (* src = "myc64.py:161" *) 16'hdcff;
  assign \$604  = \$600  & (* src = "myc64.py:161" *) \$602 ;
  assign \$606  = cpu_addr >= (* src = "myc64.py:163" *) 16'hdd00;
  assign \$608  = cpu_addr <= (* src = "myc64.py:163" *) 16'hddff;
  assign \$60  = \$56  | (* src = "myc64.py:153" *) \$58 ;
  assign \$610  = \$606  & (* src = "myc64.py:163" *) \$608 ;
  assign \$612  = clk_1mhz_ph1_en & (* src = "myc64.py:183" *) u_vic_BA;
  assign \$614  = ~ (* src = "myc64.py:185" *) u_vic_IRQ;
  assign \$616  = u_cia1_o_irq | (* src = "myc64.py:185" *) \$614 ;
  assign \$619  = ~ (* src = "myc64.py:219" *) u_cia2_o_pa[1:0];
  assign \$622  = ~ (* src = "myc64.py:219" *) u_vic_BM;
  assign \$624  = vic_cycle | (* src = "myc64.py:219" *) \$622 ;
  assign \$621  = \$624  ? (* src = "myc64.py:219" *) { \$619 , u_vic_o_addr } : cpu_addr;
  assign \$627  = cpu_we & (* src = "myc64.py:220" *) u_vic_BM;
  assign \$62  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h3;
  assign \$629  = ~ (* src = "myc64.py:220" *) vic_cycle;
  assign \$631  = \$627  & (* src = "myc64.py:220" *) \$629 ;
  assign \$633  = bus_addr[15:12] == (* src = "myc64.py:224" *) 1'h1;
  assign \$635  = bus_addr[15:12] == (* src = "myc64.py:224" *) 4'h9;
  assign \$637  = \$633  | (* src = "myc64.py:224" *) \$635 ;
  assign \$641  = ~ (* src = "myc64.py:231" *) u_cia1_o_pa[7];
  assign \$640  = u_cia1_o_pa[7] ? (* src = "myc64.py:231" *) 8'h00 : i_keyboard_mask[63:56];
  assign \$645  = ~ (* src = "myc64.py:232" *) u_cia1_o_pa[6];
  assign \$644  = u_cia1_o_pa[6] ? (* src = "myc64.py:232" *) 8'h00 : i_keyboard_mask[55:48];
  assign \$648  = \$640  | (* src = "myc64.py:231" *) \$644 ;
  assign \$64  = cpu_po[2:0] == (* src = "myc64.py:165" *) 2'h2;
  assign \$651  = ~ (* src = "myc64.py:233" *) u_cia1_o_pa[5];
  assign \$650  = u_cia1_o_pa[5] ? (* src = "myc64.py:233" *) 8'h00 : i_keyboard_mask[47:40];
  assign \$654  = \$648  | (* src = "myc64.py:231" *) \$650 ;
  assign \$657  = ~ (* src = "myc64.py:234" *) u_cia1_o_pa[4];
  assign \$656  = u_cia1_o_pa[4] ? (* src = "myc64.py:234" *) 8'h00 : i_keyboard_mask[39:32];
  assign \$660  = \$654  | (* src = "myc64.py:231" *) \$656 ;
  assign \$663  = ~ (* src = "myc64.py:235" *) u_cia1_o_pa[3];
  assign \$662  = u_cia1_o_pa[3] ? (* src = "myc64.py:235" *) 8'h00 : i_keyboard_mask[31:24];
  assign \$666  = \$660  | (* src = "myc64.py:231" *) \$662 ;
  assign \$66  = \$62  | (* src = "myc64.py:165" *) \$64 ;
  assign \$669  = ~ (* src = "myc64.py:236" *) u_cia1_o_pa[2];
  assign \$668  = u_cia1_o_pa[2] ? (* src = "myc64.py:236" *) 8'h00 : i_keyboard_mask[23:16];
  assign \$672  = \$666  | (* src = "myc64.py:231" *) \$668 ;
  assign \$675  = ~ (* src = "myc64.py:237" *) u_cia1_o_pa[1];
  assign \$674  = u_cia1_o_pa[1] ? (* src = "myc64.py:237" *) 8'h00 : i_keyboard_mask[15:8];
  assign \$678  = \$672  | (* src = "myc64.py:231" *) \$674 ;
  assign \$681  = ~ (* src = "myc64.py:238" *) u_cia1_o_pa[0];
  assign \$680  = u_cia1_o_pa[0] ? (* src = "myc64.py:238" *) 8'h00 : i_keyboard_mask[7:0];
  assign \$684  = \$678  | (* src = "myc64.py:231" *) \$680 ;
  assign \$639  = ~ (* src = "myc64.py:230" *) \$684 ;
  always @(posedge clk)
    clk_cntr <= \clk_cntr$next ;
  always @(posedge clk)
    vic_cycle <= \vic_cycle$next ;
  assign \$68  = cpu_po[2:0] == (* src = "myc64.py:165" *) 1'h1;
  assign \$6  = clk_cntr == (* src = "myc64.py:64" *) 3'h4;
  assign \$70  = \$66  | (* src = "myc64.py:165" *) \$68 ;
  assign \$72  = cpu_addr >= (* src = "myc64.py:155" *) 16'hd000;
  assign \$74  = cpu_addr <= (* src = "myc64.py:155" *) 16'hd3ff;
  assign \$76  = \$72  & (* src = "myc64.py:155" *) \$74 ;
  assign \$78  = cpu_addr >= (* src = "myc64.py:157" *) 16'hd400;
  assign \$80  = cpu_addr <= (* src = "myc64.py:157" *) 16'hd7ff;
  assign \$82  = \$78  & (* src = "myc64.py:157" *) \$80 ;
  assign \$84  = cpu_addr >= (* src = "myc64.py:159" *) 16'hd800;
  assign \$86  = cpu_addr <= (* src = "myc64.py:159" *) 16'hdbff;
  assign \$88  = \$84  & (* src = "myc64.py:159" *) \$86 ;
  assign \$8  = ram_cs & (* src = "myc64.py:117" *) bus_we;
  assign \$90  = cpu_addr >= (* src = "myc64.py:161" *) 16'hdc00;
  assign \$92  = cpu_addr <= (* src = "myc64.py:161" *) 16'hdcff;
  assign \$94  = \$90  & (* src = "myc64.py:161" *) \$92 ;
  assign \$96  = cpu_addr >= (* src = "myc64.py:163" *) 16'hdd00;
  assign \$98  = cpu_addr <= (* src = "myc64.py:163" *) 16'hddff;
  u_cia1 u_cia1 (
    .clk(clk),
    .clk_1mhz_ph_en(u_cia1_clk_1mhz_ph_en),
    .i_addr(u_cia1_i_addr),
    .i_cs(u_cia1_i_cs),
    .i_data(u_cia1_i_data),
    .i_pb(u_cia1_i_pb),
    .i_we(u_cia1_i_we),
    .o_data(u_cia1_o_data),
    .o_irq(u_cia1_o_irq),
    .o_pa(u_cia1_o_pa),
    .rst(rst)
  );
  u_cia2 u_cia2 (
    .clk(clk),
    .clk_1mhz_ph_en(u_cia2_clk_1mhz_ph_en),
    .i_addr(u_cia2_i_addr),
    .i_cs(u_cia2_i_cs),
    .i_data(u_cia2_i_data),
    .i_we(u_cia2_i_we),
    .o_data(u_cia2_o_data),
    .o_pa(u_cia2_o_pa),
    .rst(rst)
  );
  u_cpu u_cpu (
    .clk(clk),
    .clk_1mhz_ph2_en(u_cpu_clk_1mhz_ph2_en),
    .i_BA(u_cpu_i_BA),
    .i_data(u_cpu_i_data),
    .i_irq(u_cpu_i_irq),
    .i_rdy(u_cpu_i_rdy),
    .o_addr(u_cpu_o_addr),
    .o_data(u_cpu_o_data),
    .o_port(u_cpu_o_port),
    .o_we(u_cpu_o_we),
    .rst(rst)
  );
  u_sid u_sid (
    .clk(clk),
    .i_addr(u_sid_i_addr),
    .i_clk_1mhz_ph1_en(u_sid_i_clk_1mhz_ph1_en),
    .i_cs(u_sid_i_cs),
    .i_data(u_sid_i_data),
    .i_we(u_sid_i_we),
    .o_data(u_sid_o_data),
    .o_wave(u_sid_o_wave),
    .rst(rst)
  );
  u_vic u_vic (
    .BA(u_vic_BA),
    .BM(u_vic_BM),
    .IRQ(u_vic_IRQ),
    .clk(clk),
    .clk_1mhz_ph1_en(u_vic_clk_1mhz_ph1_en),
    .clk_1mhz_ph2_en(u_vic_clk_1mhz_ph2_en),
    .clk_8mhz_en(1'h1),
    .i_data(u_vic_i_data),
    .i_reg_addr(u_vic_i_reg_addr),
    .i_reg_cs(u_vic_i_reg_cs),
    .i_reg_data(u_vic_i_reg_data),
    .i_reg_we(u_vic_i_reg_we),
    .o_addr(u_vic_o_addr),
    .o_color(u_vic_o_color),
    .o_hsync(u_vic_o_hsync),
    .o_reg_data(u_vic_o_reg_data),
    .o_visib(u_vic_o_visib),
    .o_vsync(u_vic_o_vsync),
    .rst(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \clk_cntr$next  = \$2 [2:0];
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \clk_cntr$next  = 3'h5;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    cpu_di = 8'h00;
    (* src = "myc64.py:134" *)
    casez ({ \$44 , \$42 , \$36 , \$30 , \$24 , \$18 , \$12  })
      /* src = "myc64.py:134" */
      7'b??????1:
          cpu_di = i_ram_main_data;
      /* src = "myc64.py:137" */
      7'b?????1?:
          cpu_di = i_ram_main_data;
      /* src = "myc64.py:140" */
      7'b????1??:
          cpu_di = i_ram_main_data;
      /* src = "myc64.py:143" */
      7'b???1???:
          (* full_case = 32'd1 *)
          (* src = "myc64.py:144" *)
          casez (\$50 )
            /* src = "myc64.py:144" */
            1'h1:
                cpu_di = i_rom_basic_data;
            /* src = "myc64.py:146" */
            default:
                cpu_di = i_ram_main_data;
          endcase
      /* src = "myc64.py:149" */
      7'b??1????:
          cpu_di = i_ram_main_data;
      /* src = "myc64.py:152" */
      7'b?1?????:
          (* full_case = 32'd1 *)
          (* src = "myc64.py:153" *)
          casez ({ \$70 , \$60  })
            /* src = "myc64.py:153" */
            2'b?1:
                (* src = "myc64.py:155" *)
                casez ({ \$100 , \$94 , \$88 , \$82 , \$76  })
                  /* src = "myc64.py:155" */
                  5'b????1:
                      cpu_di = u_vic_o_reg_data;
                  /* src = "myc64.py:157" */
                  5'b???1?:
                      cpu_di = u_sid_o_data;
                  /* src = "myc64.py:159" */
                  5'b??1??:
                      cpu_di = \$102 ;
                  /* src = "myc64.py:161" */
                  5'b?1???:
                      cpu_di = u_cia1_o_data;
                  /* src = "myc64.py:163" */
                  5'h1?:
                      cpu_di = u_cia2_o_data;
                endcase
            /* src = "myc64.py:165" */
            2'b1?:
                cpu_di = i_rom_char_data;
            /* src = "myc64.py:168" */
            default:
                cpu_di = i_ram_main_data;
          endcase
      /* src = "myc64.py:172" */
      7'b1??????:
          (* full_case = 32'd1 *)
          (* src = "myc64.py:173" *)
          casez (\$116 )
            /* src = "myc64.py:173" */
            1'h1:
                cpu_di = i_rom_kernal_data;
            /* src = "myc64.py:175" */
            default:
                cpu_di = i_ram_main_data;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    ram_cs = 1'h0;
    (* src = "myc64.py:134" *)
    casez ({ \$150 , \$148 , \$142 , \$136 , \$130 , \$124 , \$118  })
      /* src = "myc64.py:134" */
      7'b??????1:
          ram_cs = 1'h1;
      /* src = "myc64.py:137" */
      7'b?????1?:
          ram_cs = 1'h1;
      /* src = "myc64.py:140" */
      7'b????1??:
          ram_cs = 1'h1;
      /* src = "myc64.py:143" */
      7'b???1???:
          (* full_case = 32'd1 *)
          (* src = "myc64.py:144" *)
          casez (\$156 )
            /* src = "myc64.py:144" */
            1'h1:
                /* empty */;
            /* src = "myc64.py:146" */
            default:
                ram_cs = 1'h1;
          endcase
      /* src = "myc64.py:149" */
      7'b??1????:
          ram_cs = 1'h1;
      /* src = "myc64.py:152" */
      7'b?1?????:
          (* full_case = 32'd1 *)
          (* src = "myc64.py:153" *)
          casez ({ \$176 , \$166  })
            /* src = "myc64.py:153" */
            2'b?1:
                /* empty */;
            /* src = "myc64.py:165" */
            2'b1?:
                /* empty */;
            /* src = "myc64.py:168" */
            default:
                ram_cs = 1'h1;
          endcase
      /* src = "myc64.py:172" */
      7'b1??????:
          (* full_case = 32'd1 *)
          (* src = "myc64.py:173" *)
          casez (\$190 )
            /* src = "myc64.py:173" */
            1'h1:
                /* empty */;
            /* src = "myc64.py:175" */
            default:
                ram_cs = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    u_vic_i_reg_cs = 1'h0;
    (* src = "myc64.py:134" *)
    casez ({ \$224 , \$222 , \$216 , \$210 , \$204 , \$198 , \$192  })
      /* src = "myc64.py:134" */
      7'b??????1:
          /* empty */;
      /* src = "myc64.py:137" */
      7'b?????1?:
          /* empty */;
      /* src = "myc64.py:140" */
      7'b????1??:
          /* empty */;
      /* src = "myc64.py:143" */
      7'b???1???:
          /* empty */;
      /* src = "myc64.py:149" */
      7'b??1????:
          /* empty */;
      /* src = "myc64.py:152" */
      7'b?1?????:
          (* src = "myc64.py:153" *)
          casez ({ \$244 , \$234  })
            /* src = "myc64.py:153" */
            2'b?1:
                (* src = "myc64.py:155" *)
                casez ({ \$274 , \$268 , \$262 , \$256 , \$250  })
                  /* src = "myc64.py:155" */
                  5'b????1:
                      u_vic_i_reg_cs = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    sid_cs = 1'h0;
    (* src = "myc64.py:134" *)
    casez ({ \$308 , \$306 , \$300 , \$294 , \$288 , \$282 , \$276  })
      /* src = "myc64.py:134" */
      7'b??????1:
          /* empty */;
      /* src = "myc64.py:137" */
      7'b?????1?:
          /* empty */;
      /* src = "myc64.py:140" */
      7'b????1??:
          /* empty */;
      /* src = "myc64.py:143" */
      7'b???1???:
          /* empty */;
      /* src = "myc64.py:149" */
      7'b??1????:
          /* empty */;
      /* src = "myc64.py:152" */
      7'b?1?????:
          (* src = "myc64.py:153" *)
          casez ({ \$328 , \$318  })
            /* src = "myc64.py:153" */
            2'b?1:
                (* src = "myc64.py:155" *)
                casez ({ \$358 , \$352 , \$346 , \$340 , \$334  })
                  /* src = "myc64.py:155" */
                  5'b????1:
                      /* empty */;
                  /* src = "myc64.py:157" */
                  5'b???1?:
                      sid_cs = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    cia1_cs = 1'h0;
    (* src = "myc64.py:134" *)
    casez ({ \$392 , \$390 , \$384 , \$378 , \$372 , \$366 , \$360  })
      /* src = "myc64.py:134" */
      7'b??????1:
          /* empty */;
      /* src = "myc64.py:137" */
      7'b?????1?:
          /* empty */;
      /* src = "myc64.py:140" */
      7'b????1??:
          /* empty */;
      /* src = "myc64.py:143" */
      7'b???1???:
          /* empty */;
      /* src = "myc64.py:149" */
      7'b??1????:
          /* empty */;
      /* src = "myc64.py:152" */
      7'b?1?????:
          (* src = "myc64.py:153" *)
          casez ({ \$412 , \$402  })
            /* src = "myc64.py:153" */
            2'b?1:
                (* src = "myc64.py:155" *)
                casez ({ \$442 , \$436 , \$430 , \$424 , \$418  })
                  /* src = "myc64.py:155" */
                  5'b????1:
                      /* empty */;
                  /* src = "myc64.py:157" */
                  5'b???1?:
                      /* empty */;
                  /* src = "myc64.py:159" */
                  5'b??1??:
                      /* empty */;
                  /* src = "myc64.py:161" */
                  5'b?1???:
                      cia1_cs = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    cia2_cs = 1'h0;
    (* src = "myc64.py:134" *)
    casez ({ \$476 , \$474 , \$468 , \$462 , \$456 , \$450 , \$444  })
      /* src = "myc64.py:134" */
      7'b??????1:
          /* empty */;
      /* src = "myc64.py:137" */
      7'b?????1?:
          /* empty */;
      /* src = "myc64.py:140" */
      7'b????1??:
          /* empty */;
      /* src = "myc64.py:143" */
      7'b???1???:
          /* empty */;
      /* src = "myc64.py:149" */
      7'b??1????:
          /* empty */;
      /* src = "myc64.py:152" */
      7'b?1?????:
          (* src = "myc64.py:153" *)
          casez ({ \$496 , \$486  })
            /* src = "myc64.py:153" */
            2'b?1:
                (* src = "myc64.py:155" *)
                casez ({ \$526 , \$520 , \$514 , \$508 , \$502  })
                  /* src = "myc64.py:155" */
                  5'b????1:
                      /* empty */;
                  /* src = "myc64.py:157" */
                  5'b???1?:
                      /* empty */;
                  /* src = "myc64.py:159" */
                  5'b??1??:
                      /* empty */;
                  /* src = "myc64.py:161" */
                  5'b?1???:
                      /* empty */;
                  /* src = "myc64.py:163" */
                  5'h1?:
                      cia2_cs = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    color_cs = 1'h0;
    (* src = "myc64.py:134" *)
    casez ({ \$560 , \$558 , \$552 , \$546 , \$540 , \$534 , \$528  })
      /* src = "myc64.py:134" */
      7'b??????1:
          /* empty */;
      /* src = "myc64.py:137" */
      7'b?????1?:
          /* empty */;
      /* src = "myc64.py:140" */
      7'b????1??:
          /* empty */;
      /* src = "myc64.py:143" */
      7'b???1???:
          /* empty */;
      /* src = "myc64.py:149" */
      7'b??1????:
          /* empty */;
      /* src = "myc64.py:152" */
      7'b?1?????:
          (* src = "myc64.py:153" *)
          casez ({ \$580 , \$570  })
            /* src = "myc64.py:153" */
            2'b?1:
                (* src = "myc64.py:155" *)
                casez ({ \$610 , \$604 , \$598 , \$592 , \$586  })
                  /* src = "myc64.py:155" */
                  5'b????1:
                      /* empty */;
                  /* src = "myc64.py:157" */
                  5'b???1?:
                      /* empty */;
                  /* src = "myc64.py:159" */
                  5'b??1??:
                      color_cs = 1'h1;
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    \vic_cycle$next  = vic_cycle;
    (* src = "myc64.py:67" *)
    casez ({ clk_1mhz_ph2_en, clk_1mhz_ph1_en })
      /* src = "myc64.py:67" */
      2'b?1:
          \vic_cycle$next  = 1'h0;
      /* src = "myc64.py:69" */
      2'b1?:
          \vic_cycle$next  = 1'h1;
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \vic_cycle$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "myc64.py:224" *)
    casez (\$637 )
      /* src = "myc64.py:224" */
      1'h1:
          u_vic_i_data = { u_ram_color_r_data, i_rom_char_data };
      /* src = "myc64.py:226" */
      default:
          u_vic_i_data = { u_ram_color_r_data, i_ram_main_data };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$1 ) begin end
    (* full_case = 32'd1 *)
    (* src = "myc64.py:242" *)
    casez (u_vic_o_color)
      /* src = "myc64.py:243" */
      4'h0:
          o_vid_rgb = 24'h000000;
      /* src = "myc64.py:245" */
      4'h1:
          o_vid_rgb = 24'hffffff;
      /* src = "myc64.py:247" */
      4'h2:
          o_vid_rgb = 24'h880000;
      /* src = "myc64.py:249" */
      4'h3:
          o_vid_rgb = 24'haaffee;
      /* src = "myc64.py:251" */
      4'h4:
          o_vid_rgb = 24'hcc44cc;
      /* src = "myc64.py:253" */
      4'h5:
          o_vid_rgb = 24'h00cc55;
      /* src = "myc64.py:255" */
      4'h6:
          o_vid_rgb = 24'h0000aa;
      /* src = "myc64.py:257" */
      4'h7:
          o_vid_rgb = 24'heeee77;
      /* src = "myc64.py:259" */
      4'h8:
          o_vid_rgb = 24'hdd8855;
      /* src = "myc64.py:261" */
      4'h9:
          o_vid_rgb = 24'h664400;
      /* src = "myc64.py:263" */
      4'ha:
          o_vid_rgb = 24'hff7777;
      /* src = "myc64.py:265" */
      4'hb:
          o_vid_rgb = 24'h333333;
      /* src = "myc64.py:267" */
      4'hc:
          o_vid_rgb = 24'h777777;
      /* src = "myc64.py:269" */
      4'hd:
          o_vid_rgb = 24'haaff66;
      /* src = "myc64.py:271" */
      4'he:
          o_vid_rgb = 24'h0088ff;
      /* src = "myc64.py:273" */
      4'hf:
          o_vid_rgb = 24'hbbbbbb;
    endcase
  end
  assign \$1  = \$2 ;
  assign u_ram_color_r_en = 1'h1;
  assign o_wave = u_sid_o_wave;
  assign o_vid_en = u_vic_o_visib;
  assign o_vid_vsync = u_vic_o_vsync;
  assign o_vid_hsync = u_vic_o_hsync;
  assign u_cia1_i_pb = \$639 ;
  assign bus_do = cpu_do;
  assign bus_we = \$631 ;
  assign bus_addr = \$621 ;
  assign u_cia2_i_data = bus_do;
  assign u_cia2_i_we = bus_we;
  assign u_cia2_i_addr = bus_addr[3:0];
  assign u_cia2_i_cs = cia2_cs;
  assign u_cia2_clk_1mhz_ph_en = clk_1mhz_ph2_en;
  assign u_cia1_i_data = bus_do;
  assign u_cia1_i_we = bus_we;
  assign u_cia1_i_addr = bus_addr[3:0];
  assign u_cia1_i_cs = cia1_cs;
  assign u_cia1_clk_1mhz_ph_en = clk_1mhz_ph2_en;
  assign u_sid_i_we = bus_we;
  assign u_sid_i_data = bus_do;
  assign u_sid_i_addr = bus_addr[4:0];
  assign u_sid_i_cs = sid_cs;
  assign u_sid_i_clk_1mhz_ph1_en = clk_1mhz_ph2_en;
  assign u_vic_i_reg_we = bus_we;
  assign u_vic_i_reg_data = bus_do;
  assign u_vic_i_reg_addr = bus_addr[5:0];
  assign u_vic_clk_1mhz_ph2_en = clk_1mhz_ph2_en;
  assign u_vic_clk_1mhz_ph1_en = clk_1mhz_ph1_en;
  assign u_vic_clk_8mhz_en = 1'h1;
  assign u_cpu_i_BA = u_vic_BA;
  assign u_cpu_clk_1mhz_ph2_en = clk_1mhz_ph2_en;
  assign \clk_1mhz_ph1_en$618  = clk_1mhz_ph1_en;
  assign cpu_po = u_cpu_o_port;
  assign cpu_do = u_cpu_o_data;
  assign cpu_we = u_cpu_o_we;
  assign cpu_addr = u_cpu_o_addr;
  assign u_cpu_i_irq = \$616 ;
  assign u_cpu_i_data = cpu_di;
  assign u_cpu_i_rdy = \$612 ;
  assign u_ram_color_w_en = \$10 ;
  assign o_ram_main_we = \$8 ;
  assign o_ram_main_data = bus_do;
  assign u_ram_color_w_data = bus_do[3:0];
  assign u_ram_color_w_addr = bus_addr[9:0];
  assign u_ram_color_r_addr = bus_addr[9:0];
  assign o_clk_1mhz_ph2_en = clk_1mhz_ph2_en;
  assign o_clk_1mhz_ph1_en = clk_1mhz_ph1_en;
  assign o_bus_addr = bus_addr;
  assign clk_1mhz_ph2_en = \$6 ;
  assign clk_1mhz_ph1_en = \$4 ;
endmodule

(* \amaranth.hierarchy  = "myc64_top.u_cia1" *)
(* generator = "Amaranth" *)
module u_cia1(o_irq, clk_1mhz_ph_en, i_cs, i_addr, i_we, i_data, i_pb, o_pa, rst, clk, o_data);
  reg \$auto$verilog_backend.cc:2083:dump_module$2  = 0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:104" *)
  wire \$1 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" *)
  wire \$100 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" *)
  wire \$102 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *)
  wire \$11 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *)
  wire \$13 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$15 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$17 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$19 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:104" *)
  wire [4:0] \$2 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$21 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$23 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$25 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$27 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$29 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:139" *)
  wire [16:0] \$31 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:139" *)
  wire [16:0] \$32 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$34 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$36 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$38 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$40 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$42 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$44 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$46 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$48 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *)
  wire \$5 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$50 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$52 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$54 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$56 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$58 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$60 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$62 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$64 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$66 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$68 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *)
  wire \$7 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:166" *)
  wire [4:0] \$70 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:168" *)
  wire [4:0] \$72 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:168" *)
  wire [4:0] \$74 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$76 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$78 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$80 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$82 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$84 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$86 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$88 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *)
  wire \$9 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$90 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$92 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$94 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$96 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$98 ;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:26" *)
  input clk_1mhz_ph_en;
  wire clk_1mhz_ph_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:28" *)
  input [3:0] i_addr;
  wire [3:0] i_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:27" *)
  input i_cs;
  wire i_cs;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:30" *)
  input [7:0] i_data;
  wire [7:0] i_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:34" *)
  input [7:0] i_pb;
  wire [7:0] i_pb;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:29" *)
  input i_we;
  wire i_we;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:98" *)
  reg icr_mask_alrm = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:98" *)
  reg \icr_mask_alrm$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:100" *)
  reg icr_mask_flg = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:100" *)
  reg \icr_mask_flg$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:99" *)
  reg icr_mask_sp = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:99" *)
  reg \icr_mask_sp$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:96" *)
  reg icr_mask_ta = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:96" *)
  reg \icr_mask_ta$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:97" *)
  reg icr_mask_tb = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:97" *)
  reg \icr_mask_tb$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:90" *)
  reg icr_status_alrm = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:90" *)
  reg \icr_status_alrm$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:92" *)
  reg icr_status_flg = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:92" *)
  reg \icr_status_flg$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:91" *)
  reg icr_status_sp = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:91" *)
  reg \icr_status_sp$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:88" *)
  reg icr_status_ta = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:88" *)
  reg \icr_status_ta$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:89" *)
  reg icr_status_tb = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:89" *)
  reg \icr_status_tb$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:103" *)
  wire irq;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:31" *)
  output [7:0] o_data;
  reg [7:0] o_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:36" *)
  output o_irq;
  wire o_irq;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:33" *)
  output [7:0] o_pa;
  reg [7:0] o_pa = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:33" *)
  reg [7:0] \o_pa$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:82" *)
  reg [7:0] reg_cra = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:82" *)
  reg [7:0] \reg_cra$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:83" *)
  reg [7:0] reg_crb = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:83" *)
  reg [7:0] \reg_crb$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:66" *)
  reg [7:0] reg_ddra = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:66" *)
  reg [7:0] \reg_ddra$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:67" *)
  reg [7:0] reg_ddrb = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:67" *)
  reg [7:0] \reg_ddrb$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:64" *)
  reg [7:0] reg_pra = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:64" *)
  reg [7:0] \reg_pra$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:65" *)
  reg [7:0] reg_prb = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:65" *)
  reg [7:0] \reg_prb$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:70" *)
  reg [7:0] reg_ta_hi = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:70" *)
  reg [7:0] \reg_ta_hi$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:69" *)
  reg [7:0] reg_ta_lo = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:69" *)
  reg [7:0] \reg_ta_lo$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:73" *)
  reg [7:0] reg_tb_hi = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:73" *)
  reg [7:0] \reg_tb_hi$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:72" *)
  reg [7:0] reg_tb_lo = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:72" *)
  reg [7:0] \reg_tb_lo$next ;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:85" *)
  reg [15:0] timer_a_cntr = 16'h0000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:85" *)
  reg [15:0] \timer_a_cntr$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:126" *)
  reg timer_a_force_load;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:131" *)
  wire timer_a_reload;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:130" *)
  wire timer_a_zero;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:86" *)
  wire [15:0] timer_b_cntr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:127" *)
  reg timer_b_force_load;
  assign \$9  = reg_cra[0] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *) \$7 ;
  assign \$100  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" *) i_cs;
  assign \$102  = \$100  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" *) i_we;
  always @(posedge clk)
    icr_status_ta <= \icr_status_ta$next ;
  always @(posedge clk)
    reg_cra <= \reg_cra$next ;
  always @(posedge clk)
    timer_a_cntr <= \timer_a_cntr$next ;
  always @(posedge clk)
    reg_pra <= \reg_pra$next ;
  always @(posedge clk)
    reg_prb <= \reg_prb$next ;
  always @(posedge clk)
    reg_ddra <= \reg_ddra$next ;
  always @(posedge clk)
    reg_ddrb <= \reg_ddrb$next ;
  always @(posedge clk)
    reg_ta_lo <= \reg_ta_lo$next ;
  always @(posedge clk)
    reg_ta_hi <= \reg_ta_hi$next ;
  always @(posedge clk)
    reg_tb_lo <= \reg_tb_lo$next ;
  always @(posedge clk)
    reg_tb_hi <= \reg_tb_hi$next ;
  always @(posedge clk)
    icr_mask_ta <= \icr_mask_ta$next ;
  always @(posedge clk)
    icr_mask_tb <= \icr_mask_tb$next ;
  always @(posedge clk)
    icr_mask_alrm <= \icr_mask_alrm$next ;
  always @(posedge clk)
    icr_mask_sp <= \icr_mask_sp$next ;
  always @(posedge clk)
    icr_mask_flg <= \icr_mask_flg$next ;
  assign \$11  = \$9  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *) timer_a_zero;
  always @(posedge clk)
    reg_crb <= \reg_crb$next ;
  always @(posedge clk)
    icr_status_tb <= \icr_status_tb$next ;
  always @(posedge clk)
    icr_status_alrm <= \icr_status_alrm$next ;
  always @(posedge clk)
    icr_status_sp <= \icr_status_sp$next ;
  always @(posedge clk)
    icr_status_flg <= \icr_status_flg$next ;
  always @(posedge clk)
    o_pa <= \o_pa$next ;
  assign \$13  = timer_a_force_load | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *) \$11 ;
  assign \$15  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_cs;
  assign \$17  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_we;
  assign \$19  = \$15  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) \$17 ;
  assign \$21  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$23  = \$21  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$25  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_cs;
  assign \$27  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_we;
  assign \$2  = { icr_status_flg, icr_status_sp, icr_status_alrm, icr_status_tb, icr_status_ta } & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:104" *) { icr_mask_flg, icr_mask_sp, icr_mask_alrm, icr_mask_tb, icr_mask_ta };
  assign \$29  = \$25  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) \$27 ;
  assign \$32  = timer_a_cntr - (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:139" *) 1'h1;
  assign \$34  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$36  = \$34  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$38  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$1  = | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:104" *) \$2 ;
  assign \$40  = \$38  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$42  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$44  = \$42  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$46  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$48  = \$46  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$50  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$52  = \$50  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$54  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$56  = \$54  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$58  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$5  = ! (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *) timer_a_cntr;
  assign \$60  = \$58  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$62  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$64  = \$62  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$66  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$68  = \$66  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$70  = { icr_mask_flg, icr_mask_sp, icr_mask_alrm, icr_mask_tb, icr_mask_ta } | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:166" *) i_data[4:0];
  assign \$72  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:168" *) i_data[4:0];
  assign \$74  = { icr_mask_flg, icr_mask_sp, icr_mask_alrm, icr_mask_tb, icr_mask_ta } & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:168" *) \$72 ;
  assign \$76  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$78  = \$76  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$7  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *) reg_cra[3];
  assign \$80  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$82  = \$80  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$84  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$86  = \$84  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$88  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_cs;
  assign \$90  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_we;
  assign \$92  = \$88  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) \$90 ;
  assign \$94  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_cs;
  assign \$96  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_we;
  assign \$98  = \$94  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) \$96 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \reg_ddrb$next  = reg_ddrb;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$48 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                \reg_ddrb$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_ddrb$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \reg_ta_lo$next  = reg_ta_lo;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$52 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                \reg_ta_lo$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_ta_lo$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \reg_ta_hi$next  = reg_ta_hi;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$56 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                \reg_ta_hi$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_ta_hi$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \reg_tb_lo$next  = reg_tb_lo;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$60 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                \reg_tb_lo$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_tb_lo$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \reg_tb_hi$next  = reg_tb_hi;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$64 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                \reg_tb_hi$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_tb_hi$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \icr_mask_ta$next  = icr_mask_ta;
    \icr_mask_tb$next  = icr_mask_tb;
    \icr_mask_alrm$next  = icr_mask_alrm;
    \icr_mask_sp$next  = icr_mask_sp;
    \icr_mask_flg$next  = icr_mask_flg;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$68 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:164" */
            4'hd:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:165" *)
                casez (i_data[7])
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:165" */
                  1'h1:
                      { \icr_mask_flg$next , \icr_mask_sp$next , \icr_mask_alrm$next , \icr_mask_tb$next , \icr_mask_ta$next  } = \$70 ;
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:167" */
                  default:
                      { \icr_mask_flg$next , \icr_mask_sp$next , \icr_mask_alrm$next , \icr_mask_tb$next , \icr_mask_ta$next  } = \$74 ;
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
        begin
          \icr_mask_ta$next  = 1'h0;
          \icr_mask_tb$next  = 1'h0;
          \icr_mask_alrm$next  = 1'h0;
          \icr_mask_sp$next  = 1'h0;
          \icr_mask_flg$next  = 1'h0;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    timer_a_force_load = 1'h0;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$78 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:164" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:169" */
            4'he:
                timer_a_force_load = i_data[4];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    timer_b_force_load = 1'h0;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$82 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:164" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:169" */
            4'he:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:172" */
            4'hf:
                timer_b_force_load = i_data[4];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \reg_crb$next  = reg_crb;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$86 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:164" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:169" */
            4'he:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:172" */
            4'hf:
                \reg_crb$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
    casez (\$92 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:178" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:179" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:181" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:183" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:185" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:188" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:191" */
            4'he:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:193" */
            4'hf:
                \reg_crb$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_crb$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    o_data = 8'h00;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:210" *)
    casez (i_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:211" */
      4'h0:
          o_data = 8'hff;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:213" */
      4'h1:
          o_data = i_pb;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \o_pa$next  = o_pa;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" *)
    casez (\$102 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:205" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:206" */
            4'h0:
                \o_pa$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \o_pa$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \icr_status_ta$next  = icr_status_ta;
    \icr_status_tb$next  = icr_status_tb;
    \icr_status_alrm$next  = icr_status_alrm;
    \icr_status_sp$next  = icr_status_sp;
    \icr_status_flg$next  = icr_status_flg;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" *)
    casez (clk_1mhz_ph_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" *)
          casez (reg_cra[0])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:135" *)
                casez (timer_a_zero)
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:135" */
                  1'h1:
                      \icr_status_ta$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
    casez (\$19 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:178" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:179" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:181" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:183" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:185" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:188" */
            4'hd:
                { \icr_status_flg$next , \icr_status_sp$next , \icr_status_alrm$next , \icr_status_tb$next , \icr_status_ta$next  } = 5'h00;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
        begin
          \icr_status_ta$next  = 1'h0;
          \icr_status_tb$next  = 1'h0;
          \icr_status_alrm$next  = 1'h0;
          \icr_status_sp$next  = 1'h0;
          \icr_status_flg$next  = 1'h0;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \reg_cra$next  = reg_cra;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" *)
    casez (clk_1mhz_ph_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" *)
          casez (reg_cra[0])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:135" *)
                casez (timer_a_zero)
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:135" */
                  1'h1:
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:137" *)
                      casez (reg_cra[3])
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:137" */
                        1'h1:
                            \reg_cra$next [0] = 1'h0;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$23 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:164" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:169" */
            4'he:
                \reg_cra$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
    casez (\$29 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:178" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:179" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:181" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:183" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:185" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:188" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:191" */
            4'he:
                \reg_cra$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_cra$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \timer_a_cntr$next  = timer_a_cntr;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" *)
    casez (clk_1mhz_ph_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" */
      1'h1:
        begin
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" *)
          casez (reg_cra[0])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" */
            1'h1:
                \timer_a_cntr$next  = \$32 [15:0];
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:140" *)
          casez (timer_a_reload)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:140" */
            1'h1:
                \timer_a_cntr$next  = { reg_ta_hi, reg_ta_lo };
          endcase
        end
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \timer_a_cntr$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \reg_pra$next  = reg_pra;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$36 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                \reg_pra$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_pra$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \reg_prb$next  = reg_prb;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$40 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                \reg_prb$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_prb$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$2 ) begin end
    \reg_ddra$next  = reg_ddra;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$44 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                \reg_ddra$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_ddra$next  = 8'h00;
    endcase
  end
  assign \$31  = \$32 ;
  assign timer_b_cntr = 16'h0000;
  assign timer_a_reload = \$13 ;
  assign timer_a_zero = \$5 ;
  assign o_irq = irq;
  assign irq = \$1 ;
endmodule

(* \amaranth.hierarchy  = "myc64_top.u_cia2" *)
(* generator = "Amaranth" *)
module u_cia2(clk_1mhz_ph_en, i_cs, i_addr, i_we, i_data, o_pa, rst, clk, o_data);
  reg \$auto$verilog_backend.cc:2083:dump_module$3  = 0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:104" *)
  wire \$1 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" *)
  wire \$100 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" *)
  wire \$102 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *)
  wire \$11 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *)
  wire \$13 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$15 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$17 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$19 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:104" *)
  wire [4:0] \$2 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$21 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$23 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$25 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$27 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$29 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:139" *)
  wire [16:0] \$31 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:139" *)
  wire [16:0] \$32 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$34 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$36 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$38 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$40 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$42 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$44 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$46 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$48 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *)
  wire \$5 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$50 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$52 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$54 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$56 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$58 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$60 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$62 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$64 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$66 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$68 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *)
  wire \$7 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:166" *)
  wire [4:0] \$70 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:168" *)
  wire [4:0] \$72 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:168" *)
  wire [4:0] \$74 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$76 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$78 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$80 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$82 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$84 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
  wire \$86 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$88 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *)
  wire \$9 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$90 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$92 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$94 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$96 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
  wire \$98 ;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:26" *)
  input clk_1mhz_ph_en;
  wire clk_1mhz_ph_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:28" *)
  input [3:0] i_addr;
  wire [3:0] i_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:27" *)
  input i_cs;
  wire i_cs;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:30" *)
  input [7:0] i_data;
  wire [7:0] i_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:34" *)
  wire [7:0] i_pb;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:29" *)
  input i_we;
  wire i_we;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:98" *)
  reg icr_mask_alrm = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:98" *)
  reg \icr_mask_alrm$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:100" *)
  reg icr_mask_flg = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:100" *)
  reg \icr_mask_flg$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:99" *)
  reg icr_mask_sp = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:99" *)
  reg \icr_mask_sp$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:96" *)
  reg icr_mask_ta = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:96" *)
  reg \icr_mask_ta$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:97" *)
  reg icr_mask_tb = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:97" *)
  reg \icr_mask_tb$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:90" *)
  reg icr_status_alrm = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:90" *)
  reg \icr_status_alrm$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:92" *)
  reg icr_status_flg = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:92" *)
  reg \icr_status_flg$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:91" *)
  reg icr_status_sp = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:91" *)
  reg \icr_status_sp$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:88" *)
  reg icr_status_ta = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:88" *)
  reg \icr_status_ta$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:89" *)
  reg icr_status_tb = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:89" *)
  reg \icr_status_tb$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:103" *)
  wire irq;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:31" *)
  output [7:0] o_data;
  reg [7:0] o_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:36" *)
  wire o_irq;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:33" *)
  output [7:0] o_pa;
  reg [7:0] o_pa = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:33" *)
  reg [7:0] \o_pa$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:82" *)
  reg [7:0] reg_cra = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:82" *)
  reg [7:0] \reg_cra$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:83" *)
  reg [7:0] reg_crb = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:83" *)
  reg [7:0] \reg_crb$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:66" *)
  reg [7:0] reg_ddra = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:66" *)
  reg [7:0] \reg_ddra$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:67" *)
  reg [7:0] reg_ddrb = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:67" *)
  reg [7:0] \reg_ddrb$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:64" *)
  reg [7:0] reg_pra = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:64" *)
  reg [7:0] \reg_pra$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:65" *)
  reg [7:0] reg_prb = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:65" *)
  reg [7:0] \reg_prb$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:70" *)
  reg [7:0] reg_ta_hi = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:70" *)
  reg [7:0] \reg_ta_hi$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:69" *)
  reg [7:0] reg_ta_lo = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:69" *)
  reg [7:0] \reg_ta_lo$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:73" *)
  reg [7:0] reg_tb_hi = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:73" *)
  reg [7:0] \reg_tb_hi$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:72" *)
  reg [7:0] reg_tb_lo = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:72" *)
  reg [7:0] \reg_tb_lo$next ;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:85" *)
  reg [15:0] timer_a_cntr = 16'h0000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:85" *)
  reg [15:0] \timer_a_cntr$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:126" *)
  reg timer_a_force_load;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:131" *)
  wire timer_a_reload;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:130" *)
  wire timer_a_zero;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:86" *)
  wire [15:0] timer_b_cntr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:127" *)
  reg timer_b_force_load;
  assign \$9  = reg_cra[0] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *) \$7 ;
  assign \$100  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" *) i_cs;
  assign \$102  = \$100  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" *) i_we;
  always @(posedge clk)
    icr_status_ta <= \icr_status_ta$next ;
  always @(posedge clk)
    reg_cra <= \reg_cra$next ;
  always @(posedge clk)
    timer_a_cntr <= \timer_a_cntr$next ;
  always @(posedge clk)
    reg_pra <= \reg_pra$next ;
  always @(posedge clk)
    reg_prb <= \reg_prb$next ;
  always @(posedge clk)
    reg_ddra <= \reg_ddra$next ;
  always @(posedge clk)
    reg_ddrb <= \reg_ddrb$next ;
  always @(posedge clk)
    reg_ta_lo <= \reg_ta_lo$next ;
  always @(posedge clk)
    reg_ta_hi <= \reg_ta_hi$next ;
  always @(posedge clk)
    reg_tb_lo <= \reg_tb_lo$next ;
  always @(posedge clk)
    reg_tb_hi <= \reg_tb_hi$next ;
  always @(posedge clk)
    icr_mask_ta <= \icr_mask_ta$next ;
  always @(posedge clk)
    icr_mask_tb <= \icr_mask_tb$next ;
  always @(posedge clk)
    icr_mask_alrm <= \icr_mask_alrm$next ;
  always @(posedge clk)
    icr_mask_sp <= \icr_mask_sp$next ;
  always @(posedge clk)
    icr_mask_flg <= \icr_mask_flg$next ;
  assign \$11  = \$9  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *) timer_a_zero;
  always @(posedge clk)
    reg_crb <= \reg_crb$next ;
  always @(posedge clk)
    icr_status_tb <= \icr_status_tb$next ;
  always @(posedge clk)
    icr_status_alrm <= \icr_status_alrm$next ;
  always @(posedge clk)
    icr_status_sp <= \icr_status_sp$next ;
  always @(posedge clk)
    icr_status_flg <= \icr_status_flg$next ;
  always @(posedge clk)
    o_pa <= \o_pa$next ;
  assign \$13  = timer_a_force_load | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *) \$11 ;
  assign \$15  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_cs;
  assign \$17  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_we;
  assign \$19  = \$15  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) \$17 ;
  assign \$21  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$23  = \$21  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$25  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_cs;
  assign \$27  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_we;
  assign \$2  = { icr_status_flg, icr_status_sp, icr_status_alrm, icr_status_tb, icr_status_ta } & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:104" *) { icr_mask_flg, icr_mask_sp, icr_mask_alrm, icr_mask_tb, icr_mask_ta };
  assign \$29  = \$25  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) \$27 ;
  assign \$32  = timer_a_cntr - (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:139" *) 1'h1;
  assign \$34  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$36  = \$34  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$38  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$1  = | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:104" *) \$2 ;
  assign \$40  = \$38  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$42  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$44  = \$42  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$46  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$48  = \$46  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$50  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$52  = \$50  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$54  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$56  = \$54  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$58  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$5  = ! (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *) timer_a_cntr;
  assign \$60  = \$58  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$62  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$64  = \$62  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$66  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$68  = \$66  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$70  = { icr_mask_flg, icr_mask_sp, icr_mask_alrm, icr_mask_tb, icr_mask_ta } | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:166" *) i_data[4:0];
  assign \$72  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:168" *) i_data[4:0];
  assign \$74  = { icr_mask_flg, icr_mask_sp, icr_mask_alrm, icr_mask_tb, icr_mask_ta } & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:168" *) \$72 ;
  assign \$76  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$78  = \$76  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$7  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:132" *) reg_cra[3];
  assign \$80  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$82  = \$80  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$84  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_cs;
  assign \$86  = \$84  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *) i_we;
  assign \$88  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_cs;
  assign \$90  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_we;
  assign \$92  = \$88  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) \$90 ;
  assign \$94  = clk_1mhz_ph_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_cs;
  assign \$96  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) i_we;
  assign \$98  = \$94  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *) \$96 ;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \reg_ddrb$next  = reg_ddrb;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$48 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                \reg_ddrb$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_ddrb$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \reg_ta_lo$next  = reg_ta_lo;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$52 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                \reg_ta_lo$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_ta_lo$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \reg_ta_hi$next  = reg_ta_hi;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$56 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                \reg_ta_hi$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_ta_hi$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \reg_tb_lo$next  = reg_tb_lo;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$60 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                \reg_tb_lo$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_tb_lo$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \reg_tb_hi$next  = reg_tb_hi;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$64 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                \reg_tb_hi$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_tb_hi$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \icr_mask_ta$next  = icr_mask_ta;
    \icr_mask_tb$next  = icr_mask_tb;
    \icr_mask_alrm$next  = icr_mask_alrm;
    \icr_mask_sp$next  = icr_mask_sp;
    \icr_mask_flg$next  = icr_mask_flg;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$68 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:164" */
            4'hd:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:165" *)
                casez (i_data[7])
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:165" */
                  1'h1:
                      { \icr_mask_flg$next , \icr_mask_sp$next , \icr_mask_alrm$next , \icr_mask_tb$next , \icr_mask_ta$next  } = \$70 ;
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:167" */
                  default:
                      { \icr_mask_flg$next , \icr_mask_sp$next , \icr_mask_alrm$next , \icr_mask_tb$next , \icr_mask_ta$next  } = \$74 ;
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
        begin
          \icr_mask_ta$next  = 1'h0;
          \icr_mask_tb$next  = 1'h0;
          \icr_mask_alrm$next  = 1'h0;
          \icr_mask_sp$next  = 1'h0;
          \icr_mask_flg$next  = 1'h0;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    timer_a_force_load = 1'h0;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$78 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:164" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:169" */
            4'he:
                timer_a_force_load = i_data[4];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    timer_b_force_load = 1'h0;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$82 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:164" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:169" */
            4'he:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:172" */
            4'hf:
                timer_b_force_load = i_data[4];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \reg_crb$next  = reg_crb;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$86 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:164" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:169" */
            4'he:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:172" */
            4'hf:
                \reg_crb$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
    casez (\$92 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:178" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:179" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:181" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:183" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:185" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:188" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:191" */
            4'he:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:193" */
            4'hf:
                \reg_crb$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_crb$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    o_data = 8'h00;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:210" *)
    casez (i_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:211" */
      4'h0:
          o_data = 8'hff;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:213" */
      4'h1:
          o_data = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \o_pa$next  = o_pa;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" *)
    casez (\$102 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:204" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:205" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:206" */
            4'h0:
                \o_pa$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \o_pa$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \icr_status_ta$next  = icr_status_ta;
    \icr_status_tb$next  = icr_status_tb;
    \icr_status_alrm$next  = icr_status_alrm;
    \icr_status_sp$next  = icr_status_sp;
    \icr_status_flg$next  = icr_status_flg;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" *)
    casez (clk_1mhz_ph_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" *)
          casez (reg_cra[0])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:135" *)
                casez (timer_a_zero)
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:135" */
                  1'h1:
                      \icr_status_ta$next  = 1'h1;
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
    casez (\$19 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:178" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:179" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:181" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:183" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:185" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:188" */
            4'hd:
                { \icr_status_flg$next , \icr_status_sp$next , \icr_status_alrm$next , \icr_status_tb$next , \icr_status_ta$next  } = 5'h00;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
        begin
          \icr_status_ta$next  = 1'h0;
          \icr_status_tb$next  = 1'h0;
          \icr_status_alrm$next  = 1'h0;
          \icr_status_sp$next  = 1'h0;
          \icr_status_flg$next  = 1'h0;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \reg_cra$next  = reg_cra;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" *)
    casez (clk_1mhz_ph_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" *)
          casez (reg_cra[0])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:135" *)
                casez (timer_a_zero)
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:135" */
                  1'h1:
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:137" *)
                      casez (reg_cra[3])
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:137" */
                        1'h1:
                            \reg_cra$next [0] = 1'h0;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$23 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:153" */
            4'h3:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:155" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:157" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:159" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:161" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:164" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:169" */
            4'he:
                \reg_cra$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" *)
    casez (\$29 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:177" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:178" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:179" */
            4'h4:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:181" */
            4'h5:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:183" */
            4'h6:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:185" */
            4'h7:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:188" */
            4'hd:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:191" */
            4'he:
                \reg_cra$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_cra$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \timer_a_cntr$next  = timer_a_cntr;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" *)
    casez (clk_1mhz_ph_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:133" */
      1'h1:
        begin
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" *)
          casez (reg_cra[0])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:134" */
            1'h1:
                \timer_a_cntr$next  = \$32 [15:0];
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:140" *)
          casez (timer_a_reload)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:140" */
            1'h1:
                \timer_a_cntr$next  = { reg_ta_hi, reg_ta_lo };
          endcase
        end
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \timer_a_cntr$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \reg_pra$next  = reg_pra;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$36 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                \reg_pra$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_pra$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \reg_prb$next  = reg_prb;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$40 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                \reg_prb$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_prb$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$3 ) begin end
    \reg_ddra$next  = reg_ddra;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" *)
    casez (\$44 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:145" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:146" *)
          casez (i_addr)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:147" */
            4'h0:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:149" */
            4'h1:
                /* empty */;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cia.py:151" */
            4'h2:
                \reg_ddra$next  = i_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \reg_ddra$next  = 8'h00;
    endcase
  end
  assign \$31  = \$32 ;
  assign timer_b_cntr = 16'h0000;
  assign i_pb = 8'h00;
  assign timer_a_reload = \$13 ;
  assign timer_a_zero = \$5 ;
  assign o_irq = irq;
  assign irq = \$1 ;
endmodule

(* \amaranth.hierarchy  = "myc64_top.u_cpu" *)
(* generator = "Amaranth" *)
module u_cpu(i_data, i_irq, o_addr, o_we, o_data, o_port, clk_1mhz_ph2_en, i_BA, rst, clk, i_rdy);
  reg \$auto$verilog_backend.cc:2083:dump_module$4  = 0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:56" *)
  wire \$1 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:81" *)
  wire \$11 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:34" *)
  wire [7:0] \$13 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:84" *)
  wire [7:0] \$15 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:84" *)
  wire \$16 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:61" *)
  wire \$3 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:77" *)
  wire \$5 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:77" *)
  wire \$7 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:77" *)
  wire \$9 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:49" *)
  wire [15:0] addr;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:26" *)
  input clk_1mhz_ph2_en;
  wire clk_1mhz_ph2_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:50" *)
  wire [7:0] data_i;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:80" *)
  reg [7:0] data_ir = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:80" *)
  reg [7:0] \data_ir$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:51" *)
  wire [7:0] data_o;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:36" *)
  input i_BA;
  wire i_BA;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:28" *)
  input [7:0] i_data;
  wire [7:0] i_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:31" *)
  input i_irq;
  wire i_irq;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:32" *)
  wire i_nmi;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:33" *)
  input i_rdy;
  wire i_rdy;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:27" *)
  output [15:0] o_addr;
  reg [15:0] o_addr = 16'h0000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:27" *)
  reg [15:0] \o_addr$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:29" *)
  output [7:0] o_data;
  reg [7:0] o_data = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:29" *)
  reg [7:0] \o_data$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:34" *)
  output [5:0] o_port;
  reg [5:0] o_port = 6'h3f;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:34" *)
  reg [5:0] \o_port$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:30" *)
  output o_we;
  reg o_we = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:30" *)
  reg \o_we$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:53" *)
  wire rdy;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:54" *)
  reg rdy_mask = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:54" *)
  reg \rdy_mask$next ;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:52" *)
  wire we;
  assign \$9  = \$5  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:77" *) \$7 ;
  assign \$11  = clk_1mhz_ph2_en & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:81" *) i_BA;
  assign \$13  = + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:34" *) o_port;
  assign \$16  = o_addr == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:84" *) 1'h1;
  assign \$15  = \$16  ? (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:84" *) \$13  : data_ir;
  always @(posedge clk)
    rdy_mask <= \rdy_mask$next ;
  assign \$1  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:56" *) i_BA;
  always @(posedge clk)
    o_addr <= \o_addr$next ;
  always @(posedge clk)
    o_data <= \o_data$next ;
  always @(posedge clk)
    o_we <= \o_we$next ;
  always @(posedge clk)
    o_port <= \o_port$next ;
  always @(posedge clk)
    data_ir <= \data_ir$next ;
  assign \$3  = i_rdy & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:61" *) rdy_mask;
  assign \$5  = rdy & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:77" *) we;
  assign \$7  = addr == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:77" *) 1'h1;
  cpu u_6502 (
    .AB(addr),
    .DI(data_i),
    .DO(data_o),
    .IRQ(i_irq),
    .NMI(1'h0),
    .RDY(rdy),
    .WE(we),
    .clk(clk),
    .reset(rst)
  );
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \rdy_mask$next  = rdy_mask;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:56" *)
    casez ({ clk_1mhz_ph2_en, \$1  })
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:56" */
      2'b?1:
          \rdy_mask$next  = 1'h0;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:58" */
      2'b1?:
          \rdy_mask$next  = 1'h1;
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \rdy_mask$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \o_addr$next  = o_addr;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:74" *)
    casez (rdy)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:74" */
      1'h1:
          \o_addr$next  = addr;
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \o_addr$next  = 16'h0000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \o_data$next  = o_data;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:74" *)
    casez (rdy)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:74" */
      1'h1:
          \o_data$next  = data_o;
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \o_data$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \o_we$next  = o_we;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:74" *)
    casez (rdy)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:74" */
      1'h1:
          \o_we$next  = we;
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \o_we$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \o_port$next  = o_port;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:77" *)
    casez (\$9 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:77" */
      1'h1:
          \o_port$next  = data_o[5:0];
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \o_port$next  = 6'h3f;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$4 ) begin end
    \data_ir$next  = data_ir;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:81" *)
    casez (\$11 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/cpu6510.py:81" */
      1'h1:
          \data_ir$next  = i_data;
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \data_ir$next  = 8'h00;
    endcase
  end
  assign i_nmi = 1'h0;
  assign data_i = \$15 ;
  assign rdy = \$3 ;
endmodule

(* \amaranth.hierarchy  = "myc64_top.u_sid" *)
(* generator = "Amaranth" *)
module u_sid(i_clk_1mhz_ph1_en, i_cs, i_addr, i_data, i_we, o_wave, rst, clk, o_data);
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:28" *)
  input [4:0] i_addr;
  wire [4:0] i_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:26" *)
  input i_clk_1mhz_ph1_en;
  wire i_clk_1mhz_ph1_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:27" *)
  input i_cs;
  wire i_cs;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:30" *)
  input [7:0] i_data;
  wire [7:0] i_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:29" *)
  input i_we;
  wire i_we;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:31" *)
  output [7:0] o_data;
  wire [7:0] o_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/sid.py:32" *)
  output [15:0] o_wave;
  wire [15:0] o_wave;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  sid u_sid (
    .clk(clk),
    .clk_1mhz_ph1_en(i_clk_1mhz_ph1_en),
    .i_addr(i_addr),
    .i_cs(i_cs),
    .i_data(i_data),
    .i_we(i_we),
    .o_data(o_data),
    .o_wave(o_wave),
    .rst(rst)
  );
endmodule

(* \amaranth.hierarchy  = "myc64_top.u_vic" *)
(* generator = "Amaranth" *)
module u_vic(o_reg_data, BA, IRQ, clk_8mhz_en, clk_1mhz_ph1_en, clk_1mhz_ph2_en, i_reg_addr, i_reg_data, i_reg_we, BM, o_addr, i_data, o_hsync, o_vsync, o_visib, o_color, rst, clk, i_reg_cs);
  reg \$auto$verilog_backend.cc:2083:dump_module$5  = 0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:79" *)
  wire [9:0] \$1 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:81" *)
  wire [9:0] \$10 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:81" *)
  wire [9:0] \$11 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:168" *)
  wire \$118 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:169" *)
  wire \$120 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:169" *)
  wire \$122 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:169" *)
  wire \$124 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *)
  wire \$126 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *)
  wire \$128 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:81" *)
  wire [9:0] \$13 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *)
  wire \$130 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *)
  wire \$132 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *)
  wire \$134 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *)
  wire \$136 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *)
  wire \$138 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:81" *)
  wire \$14 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:180" *)
  wire \$140 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:184" *)
  wire \$143 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" *)
  wire \$145 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" *)
  wire \$147 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" *)
  wire \$149 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" *)
  wire \$151 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" *)
  wire \$153 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:188" *)
  wire \$155 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:188" *)
  wire \$157 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:188" *)
  wire \$159 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:187" *)
  wire [3:0] \$161 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:204" *)
  wire \$163 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:204" *)
  wire \$165 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:84" *)
  wire \$17 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
  wire \$182 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
  wire \$184 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
  wire \$186 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
  wire \$188 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:87" *)
  wire [6:0] \$19 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
  wire \$190 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
  wire \$192 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
  wire \$194 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
  wire \$196 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *)
  wire \$198 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:79" *)
  wire [9:0] \$2 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:87" *)
  wire [6:0] \$20 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:260" *)
  wire \$200 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:269" *)
  wire \$202 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:278" *)
  wire \$204 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:256" *)
  wire \$206 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:265" *)
  wire \$208 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:274" *)
  wire \$210 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:282" *)
  wire \$212 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:285" *)
  wire [3:0] \$214 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:285" *)
  wire [3:0] \$215 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:290" *)
  wire \$217 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:293" *)
  wire [3:0] \$219 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" *)
  wire \$22 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:293" *)
  wire [3:0] \$220 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" *)
  wire \$222 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:324" *)
  wire [6:0] \$224 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:324" *)
  wire [6:0] \$225 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:237" *)
  wire \$227 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:319" *)
  wire [10:0] \$229 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:319" *)
  wire [10:0] \$230 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *)
  wire \$232 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$234 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$236 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$238 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" *)
  wire \$24 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$240 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$242 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$244 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$246 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$248 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$250 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$252 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$254 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$256 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$258 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:92" *)
  wire \$26 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$260 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$262 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$264 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:278" *)
  wire \$266 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
  wire \$268 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
  wire \$270 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
  wire \$272 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
  wire \$274 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
  wire \$276 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
  wire \$278 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:93" *)
  wire [3:0] \$28 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
  wire \$280 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
  wire \$282 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *)
  wire \$284 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$286 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$288 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:93" *)
  wire [3:0] \$29 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$290 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$292 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$294 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$296 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$298 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$300 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$302 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$304 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$306 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$308 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" *)
  wire \$31 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$310 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$312 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$314 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
  wire \$316 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:260" *)
  wire \$318 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$320 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$321 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$322 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$324 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$325 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$327 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$328 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" *)
  wire \$33 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$330 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$331 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$333 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$334 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$336 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$337 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$339 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$340 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$342 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
  wire [6:0] \$343 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:269" *)
  wire \$345 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$347 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$348 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$349 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:92" *)
  wire \$35 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$351 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$352 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$354 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$355 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$357 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$358 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$360 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$361 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$363 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$364 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$366 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$367 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$369 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:94" *)
  wire \$37 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
  wire [6:0] \$370 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:278" *)
  wire \$372 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$374 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$375 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$376 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$378 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$379 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$381 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$382 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$384 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$385 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$387 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$388 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:149" *)
  wire \$39 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$390 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$391 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$393 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$394 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$396 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
  wire [6:0] \$397 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *)
  wire \$399 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:79" *)
  wire [9:0] \$4 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:282" *)
  wire \$401 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:290" *)
  wire \$403 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" *)
  wire \$405 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:256" *)
  wire \$407 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:265" *)
  wire \$409 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:149" *)
  wire \$41 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:274" *)
  wire \$411 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" *)
  wire \$413 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$415 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$417 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$419 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$421 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$423 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$425 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$427 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$429 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:149" *)
  wire \$43 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$431 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$433 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$435 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$437 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$439 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$441 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$443 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$445 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$447 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$449 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$45 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:99" *)
  wire [7:0] \$451 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$453 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$455 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$457 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$459 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$461 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$463 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$465 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$467 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$469 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$47 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$471 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$473 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$475 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$477 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$479 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$481 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$483 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$485 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$487 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$489 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$49 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$491 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$493 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$495 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$497 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$499 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:79" *)
  wire \$5 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$501 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$503 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$505 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$507 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$509 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:346" *)
  wire \$51 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$511 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$513 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$515 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$517 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$519 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$521 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$523 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$525 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$527 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$529 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:347" *)
  wire [3:0] \$53 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$531 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$533 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$535 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$537 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$539 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$541 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$543 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$545 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$547 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$549 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:347" *)
  wire [3:0] \$55 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$551 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$553 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$555 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$557 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$559 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$561 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$563 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$565 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$567 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$569 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:154" *)
  wire \$57 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$571 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$573 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$575 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$577 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$579 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$581 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$583 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$585 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$587 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$589 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:154" *)
  wire \$59 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$591 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$593 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$595 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$597 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$599 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$601 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$603 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$605 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$607 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$609 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:154" *)
  wire \$61 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$611 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$613 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$615 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$617 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$619 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$621 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$623 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$625 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$627 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$629 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:156" *)
  wire \$63 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$631 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$633 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$635 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$637 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$639 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$641 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$643 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:342" *)
  wire \$645 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$647 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$649 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:156" *)
  wire \$65 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$651 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:342" *)
  wire \$653 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$655 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$657 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *)
  wire \$659 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:344" *)
  wire \$661 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:349" *)
  wire \$663 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:349" *)
  wire \$664 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:349" *)
  wire [3:0] \$665 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:156" *)
  wire \$67 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:158" *)
  wire \$69 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:158" *)
  wire \$71 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:158" *)
  wire \$73 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:158" *)
  wire \$75 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:158" *)
  wire \$77 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:80" *)
  wire \$8 ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$100  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$100$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$101  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$101$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$102  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$102$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$103  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$103$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$104  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$104$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$105  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$105$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$106  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$106$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$107  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$107$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$108  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$108$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$109  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$109$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$110  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$110$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$111  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$111$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$112  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$112$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$113  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$113$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$114  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$114$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$115  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$115$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$116  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$116$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$117  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$117$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$142  = 24'h000000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$142$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$167  = 6'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$167$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$168  = 24'h000000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$168$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$169  = 6'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$169$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$170  = 24'h000000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$170$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$171  = 6'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$171$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$172  = 24'h000000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$172$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$173  = 6'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$173$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$174  = 24'h000000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$174$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$175  = 6'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$175$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$176  = 24'h000000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$176$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$177  = 6'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$177$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$178  = 24'h000000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$178$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$179  = 6'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$179$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$180  = 24'h000000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:75" *)
  reg [23:0] \$signal$180$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$181  = 6'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:74" *)
  reg [5:0] \$signal$181$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$79  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$79$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$80  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$80$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$81  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$81$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$82  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$82$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$83  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$83$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$84  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$84$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$85  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$85$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$86  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$86$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$87  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$87$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$88  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$88$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$89  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$89$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$90  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$90$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$91  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$91$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$92  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$92$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$93  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$93$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$94  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$94$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$95  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$95$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$96  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$96$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$97  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$97$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$98  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$98$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$99  = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$99$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:64" *)
  reg [11:0] \$signal$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:40" *)
  output BA;
  wire BA;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:41" *)
  output BM;
  wire BM;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:42" *)
  output IRQ;
  wire IRQ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:68" *)
  wire bad_line_cond;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input clk;
  wire clk;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:31" *)
  input clk_1mhz_ph1_en;
  wire clk_1mhz_ph1_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:32" *)
  input clk_1mhz_ph2_en;
  wire clk_1mhz_ph2_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:30" *)
  input clk_8mhz_en;
  wire clk_8mhz_en;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:178" *)
  reg [3:0] color;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:66" *)
  reg [5:0] cycle = 6'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:66" *)
  reg [5:0] \cycle$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:214" *)
  wire [5:0] debug_mc_0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:214" *)
  wire [5:0] debug_mc_1;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:214" *)
  wire [5:0] debug_mc_2;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:214" *)
  wire [5:0] debug_mc_3;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:214" *)
  wire [5:0] debug_mc_4;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:214" *)
  wire [5:0] debug_mc_5;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:214" *)
  wire [5:0] debug_mc_6;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:214" *)
  wire [5:0] debug_mc_7;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:208" *)
  wire [23:0] debug_sprite_shift_0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:208" *)
  wire [23:0] debug_sprite_shift_1;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:208" *)
  wire [23:0] debug_sprite_shift_2;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:208" *)
  wire [23:0] debug_sprite_shift_3;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:208" *)
  wire [23:0] debug_sprite_shift_4;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:208" *)
  wire [23:0] debug_sprite_shift_5;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:208" *)
  wire [23:0] debug_sprite_shift_6;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:208" *)
  wire [23:0] debug_sprite_shift_7;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:212" *)
  wire [8:0] debug_sprites_x_0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:212" *)
  wire [8:0] debug_sprites_x_1;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:212" *)
  wire [8:0] debug_sprites_x_2;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:212" *)
  wire [8:0] debug_sprites_x_3;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:212" *)
  wire [8:0] debug_sprites_x_4;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:212" *)
  wire [8:0] debug_sprites_x_5;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:212" *)
  wire [8:0] debug_sprites_x_6;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:212" *)
  wire [8:0] debug_sprites_x_7;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:210" *)
  wire [7:0] debug_sprites_y_0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:210" *)
  wire [7:0] debug_sprites_y_1;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:210" *)
  wire [7:0] debug_sprites_y_2;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:210" *)
  wire [7:0] debug_sprites_y_3;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:210" *)
  wire [7:0] debug_sprites_y_4;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:210" *)
  wire [7:0] debug_sprites_y_5;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:210" *)
  wire [7:0] debug_sprites_y_6;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:210" *)
  wire [7:0] debug_sprites_y_7;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:71" *)
  reg display_not_idle_state = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:71" *)
  reg \display_not_idle_state$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:69" *)
  reg display_window_x = 1'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:69" *)
  reg \display_window_x$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:70" *)
  reg display_window_y;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:160" *)
  reg [11:0] fgcolor = 12'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:160" *)
  reg [11:0] \fgcolor$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
  reg [3:0] fsm_state = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
  reg [3:0] \fsm_state$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:34" *)
  input [11:0] i_data;
  wire [11:0] i_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:35" *)
  input [5:0] i_reg_addr;
  wire [5:0] i_reg_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:36" *)
  input i_reg_cs;
  wire i_reg_cs;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:38" *)
  input [7:0] i_reg_data;
  wire [7:0] i_reg_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:37" *)
  input i_reg_we;
  wire i_reg_we;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:99" *)
  reg [3:0] irq = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:99" *)
  reg [3:0] \irq$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:33" *)
  output [13:0] o_addr;
  reg [13:0] o_addr;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:43" *)
  output [3:0] o_color;
  wire [3:0] o_color;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:44" *)
  output o_hsync;
  wire o_hsync;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:39" *)
  output [7:0] o_reg_data;
  reg [7:0] o_reg_data;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:46" *)
  output o_visib;
  wire o_visib;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:45" *)
  output o_vsync;
  wire o_vsync;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:165" *)
  reg [7:0] pixshift0 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:165" *)
  reg [7:0] \pixshift0$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:166" *)
  reg [7:0] pixshift1 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:166" *)
  reg [7:0] \pixshift1$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d000 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d000$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d001 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d001$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d002 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d002$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d003 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d003$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d004 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d004$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d005 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d005$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d006 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d006$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d007 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d007$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d008 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d008$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d009 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d009$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d00a = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d00a$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d00b = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d00b$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d00c = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d00c$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d00d = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d00d$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d00e = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d00e$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d00f = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d00f$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d010 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d010$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:104" *)
  reg [6:0] r_d011 = 7'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:104" *)
  reg [6:0] \r_d011$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:106" *)
  reg [7:0] r_d011_writeSignal;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:105" *)
  reg r_d011_writeStrobe;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:114" *)
  reg [7:0] r_d012_writeSignal;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:113" *)
  reg r_d012_writeStrobe;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d015 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d015$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d016 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d016$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] r_d018 = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [7:0] \r_d018$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:124" *)
  reg [3:0] r_d019_writeSignal;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:123" *)
  reg r_d019_writeStrobe;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d01a = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d01a$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d020 = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d020$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d021 = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d021$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d027 = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d027$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d028 = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d028$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d029 = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d029$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d02a = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d02a$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d02b = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d02b$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d02c = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d02c$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d02d = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d02d$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] r_d02e = 4'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:64" *)
  reg [3:0] \r_d02e$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:97" *)
  wire [8:0] raster;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:98" *)
  reg [8:0] raster_irq = 9'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:98" *)
  reg [8:0] \raster_irq$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:63" *)
  reg [2:0] rc = 3'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:63" *)
  reg [2:0] \rc$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:173" *)
  reg [2:0] refresh_idx = 3'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:173" *)
  reg [2:0] \refresh_idx$next ;
  (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/ir.py:508" *)
  input rst;
  wire rst;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:175" *)
  reg [7:0] sprite_dma_on = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:175" *)
  reg [7:0] \sprite_dma_on$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:172" *)
  reg [2:0] sprite_idx = 3'h0;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:172" *)
  reg [2:0] \sprite_idx$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:174" *)
  reg [7:0] sprite_ptr = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:174" *)
  reg [7:0] \sprite_ptr$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:176" *)
  reg [7:0] sprite_shift_on = 8'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:176" *)
  reg [7:0] \sprite_shift_on$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:61" *)
  reg [9:0] vc = 10'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:61" *)
  reg [9:0] \vc$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:202" *)
  reg vic_owns_ph1;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:65" *)
  reg [5:0] vmli = 6'h00;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:65" *)
  reg [5:0] \vmli$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:59" *)
  reg [8:0] x = 9'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:59" *)
  reg [8:0] \x$next ;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:60" *)
  reg [8:0] y = 9'h000;
  (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:60" *)
  reg [8:0] \y$next ;
  assign \$118  = x == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:168" *) 9'h190;
  assign \$11  = y + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:81" *) 1'h1;
  assign \$120  = ! (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:169" *) y;
  assign \$122  = x == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:169" *) 9'h18d;
  assign \$124  = \$120  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:169" *) \$122 ;
  assign \$126  = cycle >= (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *) 4'hd;
  assign \$128  = cycle < (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *) 6'h3b;
  assign \$130  = \$126  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *) \$128 ;
  assign \$132  = raster >= (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *) 5'h10;
  assign \$134  = \$130  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *) \$132 ;
  assign \$136  = raster <= (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *) 9'h117;
  assign \$138  = \$134  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:170" *) \$136 ;
  assign \$140  = display_window_x & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:180" *) display_window_y;
  assign \$143  = sprite_shift_on[0] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:184" *) \$signal$142 [23];
  assign \$145  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" *) r_d011[6];
  assign \$147  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" *) r_d011[5];
  assign \$14  = y == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:81" *) 9'h137;
  assign \$149  = \$145  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" *) \$147 ;
  assign \$151  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" *) r_d016[4];
  assign \$153  = \$149  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" *) \$151 ;
  assign \$155  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:188" *) r_d011[6];
  assign \$157  = \$155  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:188" *) r_d011[5];
  assign \$13  = \$14  ? (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:81" *) 10'h000 : \$11 ;
  assign \$159  = \$157  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:188" *) r_d016[4];
  assign \$161  = pixshift0[7] ? (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:187" *) fgcolor[11:8] : r_d021;
  assign \$163  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:204" *) vic_owns_ph1;
  assign \$165  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:204" *) vic_owns_ph1;
  assign \$17  = x == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:84" *) 9'h190;
  assign \$182  = { r_d010[0], r_d000 } == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *) x;
  assign \$184  = { r_d010[1], r_d002 } == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *) x;
  assign \$186  = { r_d010[2], r_d004 } == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *) x;
  assign \$188  = { r_d010[3], r_d006 } == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *) x;
  assign \$190  = { r_d010[4], r_d008 } == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *) x;
  assign \$192  = { r_d010[5], r_d00a } == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *) x;
  assign \$194  = { r_d010[6], r_d00c } == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *) x;
  assign \$196  = { r_d010[7], r_d00e } == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *) x;
  assign \$198  = cycle == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *) 6'h3a;
  assign \$200  = sprite_dma_on >> sprite_idx;
  assign \$202  = sprite_dma_on >> sprite_idx;
  assign \$204  = sprite_dma_on >> sprite_idx;
  assign \$206  = sprite_dma_on >> sprite_idx;
  assign \$208  = sprite_dma_on >> sprite_idx;
  assign \$20  = cycle + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:87" *) 1'h1;
  assign \$210  = sprite_dma_on >> sprite_idx;
  assign \$212  = sprite_idx == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:282" *) 3'h7;
  assign \$215  = sprite_idx + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:285" *) 1'h1;
  assign \$217  = refresh_idx == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:290" *) 3'h4;
  assign \$220  = refresh_idx + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:293" *) 1'h1;
  assign \$222  = vmli == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" *) 6'h27;
  assign \$225  = vmli + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:324" *) 1'h1;
  assign \$227  = ! (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:237" *) y;
  assign \$22  = cycle == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" *) 4'he;
  assign \$230  = vc + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:319" *) 1'h1;
  assign \$232  = cycle == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *) 6'h3a;
  assign \$234  = r_d001 == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$236  = r_d015[0] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$234 ;
  assign \$238  = r_d003 == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$240  = r_d015[1] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$238 ;
  assign \$242  = r_d005 == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$244  = r_d015[2] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$242 ;
  assign \$246  = r_d007 == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$248  = r_d015[3] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$246 ;
  assign \$24  = \$22  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" *) bad_line_cond;
  assign \$250  = r_d009 == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$252  = r_d015[4] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$250 ;
  assign \$254  = r_d00b == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$256  = r_d015[5] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$254 ;
  assign \$258  = r_d00d == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$260  = r_d015[6] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$258 ;
  assign \$262  = r_d00f == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$264  = r_d015[7] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$262 ;
  assign \$266  = sprite_dma_on >> sprite_idx;
  assign \$268  = \$signal$167  == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *) 6'h3e;
  assign \$26  = cycle == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:92" *) 6'h3a;
  assign \$270  = \$signal$169  == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *) 6'h3e;
  assign \$272  = \$signal$171  == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *) 6'h3e;
  assign \$274  = \$signal$173  == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *) 6'h3e;
  assign \$276  = \$signal$175  == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *) 6'h3e;
  assign \$278  = \$signal$177  == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *) 6'h3e;
  assign \$280  = \$signal$179  == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *) 6'h3e;
  assign \$282  = \$signal$181  == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *) 6'h3e;
  assign \$284  = cycle == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *) 6'h3a;
  assign \$286  = r_d001 == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$288  = r_d015[0] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$286 ;
  assign \$290  = r_d003 == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$292  = r_d015[1] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$290 ;
  assign \$294  = r_d005 == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$296  = r_d015[2] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$294 ;
  assign \$298  = r_d007 == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$2  = x + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:79" *) 1'h1;
  assign \$29  = rc + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:93" *) 1'h1;
  assign \$300  = r_d015[3] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$298 ;
  assign \$302  = r_d009 == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$304  = r_d015[4] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$302 ;
  assign \$306  = r_d00b == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$308  = r_d015[5] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$306 ;
  assign \$310  = r_d00d == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$312  = r_d015[6] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$310 ;
  assign \$314  = r_d00f == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) raster;
  assign \$316  = r_d015[7] & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *) \$314 ;
  assign \$318  = sprite_dma_on >> sprite_idx;
  assign \$31  = cycle == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" *) 4'he;
  assign \$322  = \$signal$167  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *) 1'h1;
  assign \$325  = \$signal$169  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *) 1'h1;
  assign \$328  = \$signal$171  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *) 1'h1;
  assign \$331  = \$signal$173  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *) 1'h1;
  assign \$334  = \$signal$175  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *) 1'h1;
  assign \$337  = \$signal$177  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *) 1'h1;
  assign \$33  = \$31  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" *) bad_line_cond;
  assign \$340  = \$signal$179  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *) 1'h1;
  assign \$343  = \$signal$181  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *) 1'h1;
  assign \$345  = sprite_dma_on >> sprite_idx;
  assign \$349  = \$signal$167  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *) 1'h1;
  assign \$352  = \$signal$169  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *) 1'h1;
  assign \$355  = \$signal$171  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *) 1'h1;
  assign \$358  = \$signal$173  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *) 1'h1;
  assign \$35  = cycle == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:92" *) 6'h3a;
  assign \$361  = \$signal$175  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *) 1'h1;
  assign \$364  = \$signal$177  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *) 1'h1;
  assign \$367  = \$signal$179  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *) 1'h1;
  assign \$370  = \$signal$181  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *) 1'h1;
  assign \$372  = sprite_dma_on >> sprite_idx;
  assign \$376  = \$signal$167  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *) 1'h1;
  assign \$37  = rc == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:94" *) 3'h7;
  assign \$379  = \$signal$169  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *) 1'h1;
  assign \$382  = \$signal$171  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *) 1'h1;
  assign \$385  = \$signal$173  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *) 1'h1;
  assign \$388  = \$signal$175  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *) 1'h1;
  assign \$391  = \$signal$177  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *) 1'h1;
  assign \$394  = \$signal$179  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *) 1'h1;
  assign \$397  = \$signal$181  + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *) 1'h1;
  assign \$39  = ! (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:149" *) cycle;
  assign \$399  = cycle == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *) 6'h3a;
  assign \$401  = sprite_idx == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:282" *) 3'h7;
  assign \$403  = refresh_idx == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:290" *) 3'h4;
  assign \$405  = vmli == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" *) 6'h27;
  assign \$407  = sprite_dma_on >> sprite_idx;
  assign \$409  = sprite_dma_on >> sprite_idx;
  assign \$411  = sprite_dma_on >> sprite_idx;
  assign \$413  = vmli == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" *) 6'h27;
  assign \$415  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$417  = \$415  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$41  = raster == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:149" *) raster_irq;
  assign \$419  = \$417  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$421  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$423  = \$421  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$425  = \$423  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$427  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$429  = \$427  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$431  = \$429  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$433  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$435  = \$433  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$437  = \$435  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$43  = \$39  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:149" *) \$41 ;
  assign \$439  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$441  = \$439  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$443  = \$441  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$445  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$447  = \$445  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$449  = \$447  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$451  = + (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:99" *) irq;
  assign \$453  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$455  = \$453  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$457  = \$455  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$45  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$459  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$461  = \$459  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$463  = \$461  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$465  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$467  = \$465  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$469  = \$467  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$471  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$473  = \$471  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$475  = \$473  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$477  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$47  = \$45  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$479  = \$477  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$481  = \$479  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$483  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$485  = \$483  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$487  = \$485  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$489  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$491  = \$489  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$493  = \$491  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$495  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$497  = \$495  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$49  = \$47  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$499  = \$497  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$501  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$503  = \$501  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$505  = \$503  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$507  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$509  = \$507  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$511  = \$509  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$513  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$515  = \$513  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$517  = \$515  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$51  = \$49  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:346" *) r_d019_writeStrobe;
  assign \$519  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$521  = \$519  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$523  = \$521  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$525  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$527  = \$525  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$529  = \$527  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$531  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$533  = \$531  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$535  = \$533  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$537  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$53  = irq & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:347" *) r_d019_writeSignal;
  assign \$539  = \$537  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$541  = \$539  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$543  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$545  = \$543  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$547  = \$545  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$549  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$551  = \$549  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$553  = \$551  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$555  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$557  = \$555  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$55  = irq ^ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:347" *) \$53 ;
  assign \$559  = \$557  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$561  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$563  = \$561  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$565  = \$563  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$567  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$569  = \$567  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$571  = \$569  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$573  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$575  = \$573  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$577  = \$575  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$57  = raster >= (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:154" *) 6'h33;
  assign \$579  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$581  = \$579  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$583  = \$581  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$585  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$587  = \$585  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$589  = \$587  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$591  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$593  = \$591  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$595  = \$593  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$597  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$5  = x == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:79" *) 9'h1f7;
  assign \$59  = raster <= (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:154" *) 8'hfa;
  assign \$599  = \$597  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$601  = \$599  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$603  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$605  = \$603  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$607  = \$605  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$609  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$611  = \$609  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$613  = \$611  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$615  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$617  = \$615  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$61  = \$57  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:154" *) \$59 ;
  assign \$619  = \$617  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$621  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$623  = \$621  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$625  = \$623  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$627  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$629  = \$627  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$631  = \$629  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$633  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$635  = \$633  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$637  = \$635  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$63  = raster >= (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:156" *) 6'h37;
  assign \$639  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$641  = \$639  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$643  = \$641  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$645  = \$643  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:342" *) r_d011_writeStrobe;
  assign \$647  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$649  = \$647  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$651  = \$649  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$653  = \$651  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:342" *) r_d011_writeStrobe;
  assign \$655  = clk_1mhz_ph1_en | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) clk_1mhz_ph2_en;
  assign \$657  = \$655  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_cs;
  assign \$65  = raster <= (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:156" *) 8'hf6;
  assign \$659  = \$657  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:335" *) i_reg_we;
  assign \$661  = \$659  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:344" *) r_d012_writeStrobe;
  assign \$665  = irq & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:349" *) r_d01a;
  assign \$664  = | (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:349" *) \$665 ;
  assign \$663  = ~ (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:349" *) \$664 ;
  always @(posedge clk)
    x <= \x$next ;
  always @(posedge clk)
    y <= \y$next ;
  always @(posedge clk)
    cycle <= \cycle$next ;
  always @(posedge clk)
    rc <= \rc$next ;
  always @(posedge clk)
    display_not_idle_state <= \display_not_idle_state$next ;
  always @(posedge clk)
    irq <= \irq$next ;
  always @(posedge clk)
    fgcolor <= \fgcolor$next ;
  always @(posedge clk)
    sprite_shift_on <= \sprite_shift_on$next ;
  always @(posedge clk)
    pixshift0 <= \pixshift0$next ;
  always @(posedge clk)
    pixshift1 <= \pixshift1$next ;
  always @(posedge clk)
    \$signal$142  <= \$signal$142$next ;
  assign \$67  = \$63  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:156" *) \$65 ;
  always @(posedge clk)
    \$signal$168  <= \$signal$168$next ;
  always @(posedge clk)
    \$signal$170  <= \$signal$170$next ;
  always @(posedge clk)
    \$signal$172  <= \$signal$172$next ;
  always @(posedge clk)
    \$signal$174  <= \$signal$174$next ;
  always @(posedge clk)
    \$signal$176  <= \$signal$176$next ;
  always @(posedge clk)
    \$signal$178  <= \$signal$178$next ;
  always @(posedge clk)
    \$signal$180  <= \$signal$180$next ;
  always @(posedge clk)
    sprite_idx <= \sprite_idx$next ;
  always @(posedge clk)
    refresh_idx <= \refresh_idx$next ;
  always @(posedge clk)
    vmli <= \vmli$next ;
  always @(posedge clk)
    vc <= \vc$next ;
  always @(posedge clk)
    sprite_dma_on <= \sprite_dma_on$next ;
  always @(posedge clk)
    \$signal$167  <= \$signal$167$next ;
  always @(posedge clk)
    \$signal$169  <= \$signal$169$next ;
  always @(posedge clk)
    \$signal$171  <= \$signal$171$next ;
  always @(posedge clk)
    \$signal$173  <= \$signal$173$next ;
  always @(posedge clk)
    \$signal$175  <= \$signal$175$next ;
  always @(posedge clk)
    \$signal$177  <= \$signal$177$next ;
  always @(posedge clk)
    \$signal$179  <= \$signal$179$next ;
  always @(posedge clk)
    \$signal$181  <= \$signal$181$next ;
  assign \$4  = \$5  ? (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:79" *) 10'h000 : \$2 ;
  assign \$69  = raster >= (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:158" *) 6'h30;
  always @(posedge clk)
    fsm_state <= \fsm_state$next ;
  always @(posedge clk)
    sprite_ptr <= \sprite_ptr$next ;
  always @(posedge clk)
    \$signal  <= \$signal$next ;
  always @(posedge clk)
    \$signal$79  <= \$signal$79$next ;
  always @(posedge clk)
    \$signal$80  <= \$signal$80$next ;
  always @(posedge clk)
    \$signal$81  <= \$signal$81$next ;
  always @(posedge clk)
    \$signal$82  <= \$signal$82$next ;
  always @(posedge clk)
    \$signal$83  <= \$signal$83$next ;
  always @(posedge clk)
    \$signal$84  <= \$signal$84$next ;
  always @(posedge clk)
    \$signal$85  <= \$signal$85$next ;
  always @(posedge clk)
    \$signal$86  <= \$signal$86$next ;
  always @(posedge clk)
    \$signal$87  <= \$signal$87$next ;
  always @(posedge clk)
    \$signal$88  <= \$signal$88$next ;
  always @(posedge clk)
    \$signal$89  <= \$signal$89$next ;
  always @(posedge clk)
    \$signal$90  <= \$signal$90$next ;
  always @(posedge clk)
    \$signal$91  <= \$signal$91$next ;
  always @(posedge clk)
    \$signal$92  <= \$signal$92$next ;
  always @(posedge clk)
    \$signal$93  <= \$signal$93$next ;
  always @(posedge clk)
    \$signal$94  <= \$signal$94$next ;
  always @(posedge clk)
    \$signal$95  <= \$signal$95$next ;
  assign \$71  = raster <= (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:158" *) 8'hf7;
  always @(posedge clk)
    \$signal$96  <= \$signal$96$next ;
  always @(posedge clk)
    \$signal$97  <= \$signal$97$next ;
  always @(posedge clk)
    \$signal$98  <= \$signal$98$next ;
  always @(posedge clk)
    \$signal$99  <= \$signal$99$next ;
  always @(posedge clk)
    \$signal$100  <= \$signal$100$next ;
  always @(posedge clk)
    \$signal$101  <= \$signal$101$next ;
  always @(posedge clk)
    \$signal$102  <= \$signal$102$next ;
  always @(posedge clk)
    \$signal$103  <= \$signal$103$next ;
  always @(posedge clk)
    \$signal$104  <= \$signal$104$next ;
  always @(posedge clk)
    \$signal$105  <= \$signal$105$next ;
  always @(posedge clk)
    \$signal$106  <= \$signal$106$next ;
  always @(posedge clk)
    \$signal$107  <= \$signal$107$next ;
  always @(posedge clk)
    \$signal$108  <= \$signal$108$next ;
  always @(posedge clk)
    \$signal$109  <= \$signal$109$next ;
  always @(posedge clk)
    \$signal$110  <= \$signal$110$next ;
  always @(posedge clk)
    \$signal$111  <= \$signal$111$next ;
  always @(posedge clk)
    \$signal$112  <= \$signal$112$next ;
  always @(posedge clk)
    \$signal$113  <= \$signal$113$next ;
  always @(posedge clk)
    \$signal$114  <= \$signal$114$next ;
  always @(posedge clk)
    \$signal$115  <= \$signal$115$next ;
  assign \$73  = \$69  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:158" *) \$71 ;
  always @(posedge clk)
    \$signal$116  <= \$signal$116$next ;
  always @(posedge clk)
    \$signal$117  <= \$signal$117$next ;
  always @(posedge clk)
    display_window_x <= \display_window_x$next ;
  always @(posedge clk)
    r_d018 <= \r_d018$next ;
  always @(posedge clk)
    r_d020 <= \r_d020$next ;
  always @(posedge clk)
    r_d021 <= \r_d021$next ;
  always @(posedge clk)
    r_d000 <= \r_d000$next ;
  always @(posedge clk)
    r_d002 <= \r_d002$next ;
  always @(posedge clk)
    r_d004 <= \r_d004$next ;
  always @(posedge clk)
    r_d006 <= \r_d006$next ;
  always @(posedge clk)
    r_d008 <= \r_d008$next ;
  always @(posedge clk)
    r_d00a <= \r_d00a$next ;
  always @(posedge clk)
    r_d00c <= \r_d00c$next ;
  always @(posedge clk)
    r_d00e <= \r_d00e$next ;
  always @(posedge clk)
    r_d001 <= \r_d001$next ;
  always @(posedge clk)
    r_d003 <= \r_d003$next ;
  always @(posedge clk)
    r_d005 <= \r_d005$next ;
  always @(posedge clk)
    r_d007 <= \r_d007$next ;
  always @(posedge clk)
    r_d009 <= \r_d009$next ;
  always @(posedge clk)
    r_d00b <= \r_d00b$next ;
  assign \$75  = y[2:0] == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:158" *) r_d011[2:0];
  always @(posedge clk)
    r_d00d <= \r_d00d$next ;
  always @(posedge clk)
    r_d00f <= \r_d00f$next ;
  always @(posedge clk)
    r_d010 <= \r_d010$next ;
  always @(posedge clk)
    r_d015 <= \r_d015$next ;
  always @(posedge clk)
    r_d016 <= \r_d016$next ;
  always @(posedge clk)
    r_d01a <= \r_d01a$next ;
  always @(posedge clk)
    r_d027 <= \r_d027$next ;
  always @(posedge clk)
    r_d028 <= \r_d028$next ;
  always @(posedge clk)
    r_d029 <= \r_d029$next ;
  always @(posedge clk)
    r_d02a <= \r_d02a$next ;
  always @(posedge clk)
    r_d02b <= \r_d02b$next ;
  always @(posedge clk)
    r_d02c <= \r_d02c$next ;
  always @(posedge clk)
    r_d02d <= \r_d02d$next ;
  always @(posedge clk)
    r_d02e <= \r_d02e$next ;
  always @(posedge clk)
    r_d011 <= \r_d011$next ;
  always @(posedge clk)
    raster_irq <= \raster_irq$next ;
  assign \$77  = \$73  & (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:158" *) \$75 ;
  assign \$8  = x == (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:80" *) 9'h190;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \x$next  = x;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:78" *)
    casez (clk_8mhz_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:78" */
      1'h1:
          \x$next  = \$4 [8:0];
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \x$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \y$next  = y;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:78" *)
    casez (clk_8mhz_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:78" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:80" *)
          casez (\$8 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:80" */
            1'h1:
                \y$next  = \$13 [8:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \y$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \display_window_x$next  = display_window_x;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:288" */
      /* \amaranth.decoding  = "refresh/5" */
      4'h5:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:296" */
      /* \amaranth.decoding  = "c-access/6" */
      4'h6:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:304" */
      /* \amaranth.decoding  = "g-access/7" */
      4'h7:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" *)
                casez (\$413 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:322" */
                  default:
                      \display_window_x$next  = 1'h1;
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:327" */
      /* \amaranth.decoding  = "eol/8" */
      4'h8:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:328" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:328" */
            1'h1:
                \display_window_x$next  = 1'h0;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \display_window_x$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    r_d011_writeStrobe = 1'h0;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" *)
          casez (\$419 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" */
            1'h1:
                r_d011_writeStrobe = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    r_d011_writeSignal = 8'h00;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" *)
          casez (\$425 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" */
            1'h1:
                r_d011_writeSignal = i_reg_data;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    r_d012_writeStrobe = 1'h0;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" *)
          casez (\$431 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" */
            1'h1:
                r_d012_writeStrobe = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    r_d012_writeSignal = 8'h00;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" *)
          casez (\$437 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" */
            1'h1:
                r_d012_writeSignal = i_reg_data;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    r_d019_writeStrobe = 1'h0;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" *)
          casez (\$443 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" */
            1'h1:
                r_d019_writeStrobe = 1'h1;
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    r_d019_writeSignal = 4'h0;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" *)
          casez (\$449 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:54" */
            1'h1:
                r_d019_writeSignal = i_reg_data[3:0];
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    o_reg_data = 8'h00;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          o_reg_data = { raster[8], r_d011 };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          o_reg_data = raster[7:0];
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          o_reg_data = r_d018;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          o_reg_data = \$451 ;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          o_reg_data = { 4'hf, r_d020 };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          o_reg_data = { 4'hf, r_d021 };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          o_reg_data = r_d000;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          o_reg_data = r_d002;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          o_reg_data = r_d004;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          o_reg_data = r_d006;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          o_reg_data = r_d008;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          o_reg_data = r_d00a;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          o_reg_data = r_d00c;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          o_reg_data = r_d00e;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          o_reg_data = r_d001;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          o_reg_data = r_d003;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          o_reg_data = r_d005;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          o_reg_data = r_d007;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          o_reg_data = r_d009;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          o_reg_data = r_d00b;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          o_reg_data = r_d00d;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          o_reg_data = r_d00f;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          o_reg_data = r_d010;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          o_reg_data = r_d015;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          o_reg_data = r_d016;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h1a:
          o_reg_data = { 4'hf, r_d01a };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h27:
          o_reg_data = { 4'hf, r_d027 };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h28:
          o_reg_data = { 4'hf, r_d028 };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h29:
          o_reg_data = { 4'hf, r_d029 };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2a:
          o_reg_data = { 4'hf, r_d02a };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2b:
          o_reg_data = { 4'hf, r_d02b };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2c:
          o_reg_data = { 4'hf, r_d02c };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2d:
          o_reg_data = { 4'hf, r_d02d };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2e:
          o_reg_data = { 4'hf, r_d02e };
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d018$next  = r_d018;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$457 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d018$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d018$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d020$next  = r_d020;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$463 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d020$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d020$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d021$next  = r_d021;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$469 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d021$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d021$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d000$next  = r_d000;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$475 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d000$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d000$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d002$next  = r_d002;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$481 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d002$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d002$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    color = r_d020;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:180" *)
    casez (\$140 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:180" */
      1'h1:
        begin
          color = 4'h0;
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:184" *)
          casez ({ \$159 , \$153 , \$143  })
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:184" */
            3'b??1:
                color = r_d027;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:186" */
            3'b?1?:
                color = \$161 ;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:188" */
            3'b1??:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:189" *)
                casez ({ pixshift1[7], pixshift0[7] })
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:190" */
                  2'h0:
                      color = r_d021;
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:192" */
                  2'h1:
                      color = fgcolor[7:4];
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:194" */
                  2'h2:
                      color = fgcolor[3:0];
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:196" */
                  2'h3:
                      color = fgcolor[11:8];
                endcase
          endcase
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d004$next  = r_d004;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$487 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d004$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d004$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d006$next  = r_d006;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$493 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d006$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d006$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d008$next  = r_d008;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$499 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d008$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d008$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d00a$next  = r_d00a;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$505 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d00a$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d00a$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d00c$next  = r_d00c;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$511 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d00c$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d00c$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d00e$next  = r_d00e;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$517 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d00e$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d00e$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d001$next  = r_d001;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$523 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d001$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d001$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d003$next  = r_d003;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$529 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d003$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d003$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d005$next  = r_d005;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$535 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d005$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d005$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d007$next  = r_d007;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$541 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d007$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d007$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d009$next  = r_d009;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$547 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d009$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d009$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d00b$next  = r_d00b;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$553 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d00b$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d00b$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d00d$next  = r_d00d;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$559 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d00d$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d00d$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d00f$next  = r_d00f;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$565 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d00f$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d00f$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d010$next  = r_d010;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$571 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d010$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d010$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d015$next  = r_d015;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$577 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d015$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d015$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d016$next  = r_d016;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$583 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d016$next  = i_reg_data;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d016$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d01a$next  = r_d01a;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h1a:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$589 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d01a$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d01a$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d027$next  = r_d027;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h1a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h27:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$595 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d027$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d027$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d028$next  = r_d028;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h1a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h27:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h28:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$601 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d028$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d028$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d029$next  = r_d029;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h1a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h27:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h28:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h29:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$607 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d029$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d029$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d02a$next  = r_d02a;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h1a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h27:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h28:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h29:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2a:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$613 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d02a$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d02a$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d02b$next  = r_d02b;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h1a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h27:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h28:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h29:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2b:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$619 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d02b$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d02b$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d02c$next  = r_d02c;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h1a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h27:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h28:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h29:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2c:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$625 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d02c$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d02c$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d02d$next  = r_d02d;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h1a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h27:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h28:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h29:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2d:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$631 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d02d$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d02d$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d02e$next  = r_d02e;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:81" *)
    casez (i_reg_addr)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h11:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h12:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h18:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h19:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h20:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h21:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h00:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h02:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h04:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h06:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h08:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0e:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h01:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h03:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h05:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h07:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h09:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h0f:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h10:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h15:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h16:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h1a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h27:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h28:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h29:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2a:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2b:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2c:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2d:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:83" */
      6'h2e:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" *)
          casez (\$637 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/utils/regs.py:34" */
            1'h1:
                \r_d02e$next  = i_reg_data[3:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d02e$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \r_d011$next  = r_d011;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:342" *)
    casez (\$645 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:342" */
      1'h1:
          \r_d011$next  = r_d011_writeSignal[6:0];
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \r_d011$next  = 7'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \raster_irq$next  = raster_irq;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:342" *)
    casez (\$653 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:342" */
      1'h1:
          \raster_irq$next [8] = r_d011_writeSignal[7];
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:344" *)
    casez (\$661 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:344" */
      1'h1:
          \raster_irq$next [7:0] = r_d012_writeSignal;
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \raster_irq$next  = 9'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \cycle$next  = cycle;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:83" *)
    casez (clk_8mhz_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:83" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:84" *)
          casez ({ clk_1mhz_ph1_en, \$17  })
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:84" */
            2'b?1:
                \cycle$next  = 6'h01;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:86" */
            2'b1?:
                \cycle$next  = \$20 [5:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \cycle$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \rc$next  = rc;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:89" *)
    casez (clk_1mhz_ph2_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:89" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" *)
          casez ({ \$26 , \$24  })
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" */
            2'b?1:
                \rc$next  = 3'h0;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:92" */
            2'b1?:
                \rc$next  = \$29 [2:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \rc$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \display_not_idle_state$next  = display_not_idle_state;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:89" *)
    casez (clk_1mhz_ph2_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:89" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" *)
          casez ({ \$35 , \$33  })
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:90" */
            2'b?1:
                \display_not_idle_state$next  = 1'h1;
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:92" */
            2'b1?:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:94" *)
                casez (\$37 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:94" */
                  1'h1:
                      \display_not_idle_state$next  = 1'h0;
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \display_not_idle_state$next  = 1'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \sprite_shift_on$next  = sprite_shift_on;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:218" *)
    casez (clk_8mhz_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:218" */
      1'h1:
        begin
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
          casez (\$182 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" */
            1'h1:
                \sprite_shift_on$next [0] = 1'h1;
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
          casez (\$184 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" */
            1'h1:
                \sprite_shift_on$next [1] = 1'h1;
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
          casez (\$186 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" */
            1'h1:
                \sprite_shift_on$next [2] = 1'h1;
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
          casez (\$188 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" */
            1'h1:
                \sprite_shift_on$next [3] = 1'h1;
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
          casez (\$190 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" */
            1'h1:
                \sprite_shift_on$next [4] = 1'h1;
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
          casez (\$192 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" */
            1'h1:
                \sprite_shift_on$next [5] = 1'h1;
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
          casez (\$194 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" */
            1'h1:
                \sprite_shift_on$next [6] = 1'h1;
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" *)
          casez (\$196 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:220" */
            1'h1:
                \sprite_shift_on$next [7] = 1'h1;
          endcase
        end
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *)
                casez (\$198 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" */
                  1'h1:
                      \sprite_shift_on$next  = 8'h00;
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \sprite_shift_on$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \pixshift0$next  = pixshift0;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:223" *)
    casez (clk_8mhz_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:223" */
      1'h1:
          \pixshift0$next  = { pixshift0[6:0], 1'h0 };
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:288" */
      /* \amaranth.decoding  = "refresh/5" */
      4'h5:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:296" */
      /* \amaranth.decoding  = "c-access/6" */
      4'h6:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:304" */
      /* \amaranth.decoding  = "g-access/7" */
      4'h7:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" */
            1'h1:
              begin
                \pixshift0$next  = 8'h00;
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:312" *)
                casez (display_not_idle_state)
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:312" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:313" *)
                      casez (r_d016[4])
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:313" */
                        1'h1:
                            \pixshift0$next  = { i_data[6], i_data[6], i_data[4], i_data[4], i_data[2], i_data[2], i_data[0], i_data[0] };
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:316" */
                        default:
                            \pixshift0$next  = i_data[7:0];
                      endcase
                endcase
              end
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \pixshift0$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \pixshift1$next  = pixshift1;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:223" *)
    casez (clk_8mhz_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:223" */
      1'h1:
          \pixshift1$next  = { pixshift1[6:0], 1'h0 };
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:288" */
      /* \amaranth.decoding  = "refresh/5" */
      4'h5:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:296" */
      /* \amaranth.decoding  = "c-access/6" */
      4'h6:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:304" */
      /* \amaranth.decoding  = "g-access/7" */
      4'h7:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" */
            1'h1:
              begin
                \pixshift1$next  = 8'h00;
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:312" *)
                casez (display_not_idle_state)
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:312" */
                  1'h1:
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:313" *)
                      casez (r_d016[4])
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:313" */
                        1'h1:
                            \pixshift1$next  = { i_data[7], i_data[7], i_data[5], i_data[5], i_data[3], i_data[3], i_data[1], i_data[1] };
                      endcase
                endcase
              end
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \pixshift1$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \$signal$142$next  = \$signal$142 ;
    \$signal$168$next  = \$signal$168 ;
    \$signal$170$next  = \$signal$170 ;
    \$signal$172$next  = \$signal$172 ;
    \$signal$174$next  = \$signal$174 ;
    \$signal$176$next  = \$signal$176 ;
    \$signal$178$next  = \$signal$178 ;
    \$signal$180$next  = \$signal$180 ;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:223" *)
    casez (clk_8mhz_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:223" */
      1'h1:
        begin
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" *)
          casez (sprite_shift_on[0])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" */
            1'h1:
                \$signal$142$next  = { \$signal$142 [22:0], 1'h0 };
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" *)
          casez (sprite_shift_on[1])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" */
            1'h1:
                \$signal$168$next  = { \$signal$168 [22:0], 1'h0 };
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" *)
          casez (sprite_shift_on[2])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" */
            1'h1:
                \$signal$170$next  = { \$signal$170 [22:0], 1'h0 };
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" *)
          casez (sprite_shift_on[3])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" */
            1'h1:
                \$signal$172$next  = { \$signal$172 [22:0], 1'h0 };
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" *)
          casez (sprite_shift_on[4])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" */
            1'h1:
                \$signal$174$next  = { \$signal$174 [22:0], 1'h0 };
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" *)
          casez (sprite_shift_on[5])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" */
            1'h1:
                \$signal$176$next  = { \$signal$176 [22:0], 1'h0 };
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" *)
          casez (sprite_shift_on[6])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" */
            1'h1:
                \$signal$178$next  = { \$signal$178 [22:0], 1'h0 };
          endcase
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" *)
          casez (sprite_shift_on[7])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:227" */
            1'h1:
                \$signal$180$next  = { \$signal$180 [22:0], 1'h0 };
          endcase
        end
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:259" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:259" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:260" *)
                casez (\$200 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:260" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
                      casez (sprite_idx)
                        3'h0:
                            \$signal$142$next [23:16] = i_data[7:0];
                        3'h1:
                            \$signal$168$next [23:16] = i_data[7:0];
                        3'h2:
                            \$signal$170$next [23:16] = i_data[7:0];
                        3'h3:
                            \$signal$172$next [23:16] = i_data[7:0];
                        3'h4:
                            \$signal$174$next [23:16] = i_data[7:0];
                        3'h5:
                            \$signal$176$next [23:16] = i_data[7:0];
                        3'h6:
                            \$signal$178$next [23:16] = i_data[7:0];
                        3'h?:
                            \$signal$180$next [23:16] = i_data[7:0];
                      endcase
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:268" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:268" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:269" *)
                casez (\$202 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:269" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
                      casez (sprite_idx)
                        3'h0:
                            \$signal$142$next [15:8] = i_data[7:0];
                        3'h1:
                            \$signal$168$next [15:8] = i_data[7:0];
                        3'h2:
                            \$signal$170$next [15:8] = i_data[7:0];
                        3'h3:
                            \$signal$172$next [15:8] = i_data[7:0];
                        3'h4:
                            \$signal$174$next [15:8] = i_data[7:0];
                        3'h5:
                            \$signal$176$next [15:8] = i_data[7:0];
                        3'h6:
                            \$signal$178$next [15:8] = i_data[7:0];
                        3'h?:
                            \$signal$180$next [15:8] = i_data[7:0];
                      endcase
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:277" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:277" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:278" *)
                casez (\$204 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:278" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
                      casez (sprite_idx)
                        3'h0:
                            \$signal$142$next [7:0] = i_data[7:0];
                        3'h1:
                            \$signal$168$next [7:0] = i_data[7:0];
                        3'h2:
                            \$signal$170$next [7:0] = i_data[7:0];
                        3'h3:
                            \$signal$172$next [7:0] = i_data[7:0];
                        3'h4:
                            \$signal$174$next [7:0] = i_data[7:0];
                        3'h5:
                            \$signal$176$next [7:0] = i_data[7:0];
                        3'h6:
                            \$signal$178$next [7:0] = i_data[7:0];
                        3'h?:
                            \$signal$180$next [7:0] = i_data[7:0];
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
        begin
          \$signal$142$next  = 24'h000000;
          \$signal$168$next  = 24'h000000;
          \$signal$170$next  = 24'h000000;
          \$signal$172$next  = 24'h000000;
          \$signal$174$next  = 24'h000000;
          \$signal$176$next  = 24'h000000;
          \$signal$178$next  = 24'h000000;
          \$signal$180$next  = 24'h000000;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \irq$next  = irq;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:147" *)
    casez (clk_8mhz_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:147" */
      1'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:148" *)
          casez (\$43 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:148" */
            1'h1:
                \irq$next [0] = 1'h1;
          endcase
    endcase
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:346" *)
    casez (\$51 )
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:346" */
      1'h1:
          \irq$next  = \$55 ;
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \irq$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    vic_owns_ph1 = 1'h0;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:256" *)
          casez (\$206 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:256" */
            1'h1:
                vic_owns_ph1 = 1'h1;
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:265" *)
          casez (\$208 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:265" */
            1'h1:
                vic_owns_ph1 = 1'h1;
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:274" *)
          casez (\$210 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:274" */
            1'h1:
                vic_owns_ph1 = 1'h1;
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:288" */
      /* \amaranth.decoding  = "refresh/5" */
      4'h5:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:296" */
      /* \amaranth.decoding  = "c-access/6" */
      4'h6:
          vic_owns_ph1 = bad_line_cond;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:304" */
      /* \amaranth.decoding  = "g-access/7" */
      4'h7:
          vic_owns_ph1 = bad_line_cond;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \sprite_idx$next  = sprite_idx;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" */
            1'h1:
                \sprite_idx$next  = 3'h0;
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:277" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:277" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:282" *)
                casez (\$212 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:282" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:284" */
                  default:
                      \sprite_idx$next  = \$215 [2:0];
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \sprite_idx$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \refresh_idx$next  = refresh_idx;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" */
            1'h1:
                \refresh_idx$next  = 3'h0;
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:288" */
      /* \amaranth.decoding  = "refresh/5" */
      4'h5:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:289" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:289" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:290" *)
                casez (\$217 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:290" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:292" */
                  default:
                      \refresh_idx$next  = \$220 [2:0];
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \refresh_idx$next  = 3'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \vmli$next  = vmli;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" */
            1'h1:
                \vmli$next  = 6'h00;
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:288" */
      /* \amaranth.decoding  = "refresh/5" */
      4'h5:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:296" */
      /* \amaranth.decoding  = "c-access/6" */
      4'h6:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:304" */
      /* \amaranth.decoding  = "g-access/7" */
      4'h7:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" *)
                casez (\$222 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" */
                  1'h1:
                      /* empty */;
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:322" */
                  default:
                      \vmli$next  = \$225 [5:0];
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \vmli$next  = 6'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \vc$next  = vc;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:237" *)
                casez (\$227 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:237" */
                  1'h1:
                      \vc$next  = 10'h000;
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:288" */
      /* \amaranth.decoding  = "refresh/5" */
      4'h5:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:296" */
      /* \amaranth.decoding  = "c-access/6" */
      4'h6:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:304" */
      /* \amaranth.decoding  = "g-access/7" */
      4'h7:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:318" *)
                casez (bad_line_cond)
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:318" */
                  1'h1:
                      \vc$next  = \$230 [9:0];
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \vc$next  = 10'h000;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \sprite_dma_on$next  = sprite_dma_on;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *)
                casez (\$232 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" */
                  1'h1:
                    begin
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$236 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \sprite_dma_on$next [0] = 1'h1;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$240 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \sprite_dma_on$next [1] = 1'h1;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$244 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \sprite_dma_on$next [2] = 1'h1;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$248 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \sprite_dma_on$next [3] = 1'h1;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$252 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \sprite_dma_on$next [4] = 1'h1;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$256 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \sprite_dma_on$next [5] = 1'h1;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$260 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \sprite_dma_on$next [6] = 1'h1;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$264 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \sprite_dma_on$next [7] = 1'h1;
                      endcase
                    end
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:277" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:277" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:278" *)
                casez (\$266 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:278" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
                      casez (sprite_idx)
                        3'h0:
                            (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
                            casez (\$268 )
                              /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" */
                              1'h1:
                                  \sprite_dma_on$next [0] = 1'h0;
                            endcase
                        3'h1:
                            (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
                            casez (\$270 )
                              /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" */
                              1'h1:
                                  \sprite_dma_on$next [1] = 1'h0;
                            endcase
                        3'h2:
                            (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
                            casez (\$272 )
                              /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" */
                              1'h1:
                                  \sprite_dma_on$next [2] = 1'h0;
                            endcase
                        3'h3:
                            (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
                            casez (\$274 )
                              /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" */
                              1'h1:
                                  \sprite_dma_on$next [3] = 1'h0;
                            endcase
                        3'h4:
                            (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
                            casez (\$276 )
                              /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" */
                              1'h1:
                                  \sprite_dma_on$next [4] = 1'h0;
                            endcase
                        3'h5:
                            (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
                            casez (\$278 )
                              /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" */
                              1'h1:
                                  \sprite_dma_on$next [5] = 1'h0;
                            endcase
                        3'h6:
                            (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
                            casez (\$280 )
                              /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" */
                              1'h1:
                                  \sprite_dma_on$next [6] = 1'h0;
                            endcase
                        3'h?:
                            (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" *)
                            casez (\$282 )
                              /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:280" */
                              1'h1:
                                  \sprite_dma_on$next [7] = 1'h0;
                            endcase
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \sprite_dma_on$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \$signal$167$next  = \$signal$167 ;
    \$signal$169$next  = \$signal$169 ;
    \$signal$171$next  = \$signal$171 ;
    \$signal$173$next  = \$signal$173 ;
    \$signal$175$next  = \$signal$175 ;
    \$signal$177$next  = \$signal$177 ;
    \$signal$179$next  = \$signal$179 ;
    \$signal$181$next  = \$signal$181 ;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *)
                casez (\$284 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" */
                  1'h1:
                    begin
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$288 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \$signal$167$next  = 6'h00;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$292 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \$signal$169$next  = 6'h00;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$296 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \$signal$171$next  = 6'h00;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$300 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \$signal$173$next  = 6'h00;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$304 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \$signal$175$next  = 6'h00;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$308 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \$signal$177$next  = 6'h00;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$312 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \$signal$179$next  = 6'h00;
                      endcase
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" *)
                      casez (\$316 )
                        /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:245" */
                        1'h1:
                            \$signal$181$next  = 6'h00;
                      endcase
                    end
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:259" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:259" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:260" *)
                casez (\$318 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:260" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:261" *)
                      casez (sprite_idx)
                        3'h0:
                            \$signal$167$next  = \$322 [5:0];
                        3'h1:
                            \$signal$169$next  = \$325 [5:0];
                        3'h2:
                            \$signal$171$next  = \$328 [5:0];
                        3'h3:
                            \$signal$173$next  = \$331 [5:0];
                        3'h4:
                            \$signal$175$next  = \$334 [5:0];
                        3'h5:
                            \$signal$177$next  = \$337 [5:0];
                        3'h6:
                            \$signal$179$next  = \$340 [5:0];
                        3'h?:
                            \$signal$181$next  = \$343 [5:0];
                      endcase
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:268" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:268" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:269" *)
                casez (\$345 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:269" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:270" *)
                      casez (sprite_idx)
                        3'h0:
                            \$signal$167$next  = \$349 [5:0];
                        3'h1:
                            \$signal$169$next  = \$352 [5:0];
                        3'h2:
                            \$signal$171$next  = \$355 [5:0];
                        3'h3:
                            \$signal$173$next  = \$358 [5:0];
                        3'h4:
                            \$signal$175$next  = \$361 [5:0];
                        3'h5:
                            \$signal$177$next  = \$364 [5:0];
                        3'h6:
                            \$signal$179$next  = \$367 [5:0];
                        3'h?:
                            \$signal$181$next  = \$370 [5:0];
                      endcase
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:277" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:277" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:278" *)
                casez (\$372 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:278" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:279" *)
                      casez (sprite_idx)
                        3'h0:
                            \$signal$167$next  = \$376 [5:0];
                        3'h1:
                            \$signal$169$next  = \$379 [5:0];
                        3'h2:
                            \$signal$171$next  = \$382 [5:0];
                        3'h3:
                            \$signal$173$next  = \$385 [5:0];
                        3'h4:
                            \$signal$175$next  = \$388 [5:0];
                        3'h5:
                            \$signal$177$next  = \$391 [5:0];
                        3'h6:
                            \$signal$179$next  = \$394 [5:0];
                        3'h?:
                            \$signal$181$next  = \$397 [5:0];
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
        begin
          \$signal$167$next  = 6'h00;
          \$signal$169$next  = 6'h00;
          \$signal$171$next  = 6'h00;
          \$signal$173$next  = 6'h00;
          \$signal$175$next  = 6'h00;
          \$signal$177$next  = 6'h00;
          \$signal$179$next  = 6'h00;
          \$signal$181$next  = 6'h00;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    (* full_case = 32'd1 *)
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:153" *)
    casez (r_d011[3])
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:153" */
      1'h1:
          display_window_y = \$61 ;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:155" */
      default:
          display_window_y = \$67 ;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \fsm_state$next  = fsm_state;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:235" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" *)
                casez (\$399 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:239" */
                  1'h1:
                      \fsm_state$next  = 4'h1;
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:251" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:251" */
            1'h1:
                \fsm_state$next  = 4'h2;
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:259" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:259" */
            1'h1:
                \fsm_state$next  = 4'h3;
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:268" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:268" */
            1'h1:
                \fsm_state$next  = 4'h4;
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:277" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:277" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:282" *)
                casez (\$401 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:282" */
                  1'h1:
                      \fsm_state$next  = 4'h5;
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:284" */
                  default:
                      \fsm_state$next  = 4'h1;
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:288" */
      /* \amaranth.decoding  = "refresh/5" */
      4'h5:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:289" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:289" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:290" *)
                casez (\$403 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:290" */
                  1'h1:
                      \fsm_state$next  = 4'h6;
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:292" */
                  default:
                      \fsm_state$next  = 4'h5;
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:296" */
      /* \amaranth.decoding  = "c-access/6" */
      4'h6:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:299" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:299" */
            1'h1:
                \fsm_state$next  = 4'h7;
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:304" */
      /* \amaranth.decoding  = "g-access/7" */
      4'h7:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:310" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" *)
                casez (\$405 )
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:320" */
                  1'h1:
                      \fsm_state$next  = 4'h8;
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:322" */
                  default:
                      \fsm_state$next  = 4'h6;
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:327" */
      /* \amaranth.decoding  = "eol/8" */
      4'h8:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:328" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:328" */
            1'h1:
                \fsm_state$next  = 4'h0;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \fsm_state$next  = 4'h0;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    o_addr = 14'h0000;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          o_addr = { r_d018[7:4], 7'h7f, sprite_idx };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:256" *)
          casez (\$407 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:256" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:258" *)
                casez (sprite_idx)
                  3'h0:
                      o_addr = { sprite_ptr, \$signal$167  };
                  3'h1:
                      o_addr = { sprite_ptr, \$signal$169  };
                  3'h2:
                      o_addr = { sprite_ptr, \$signal$171  };
                  3'h3:
                      o_addr = { sprite_ptr, \$signal$173  };
                  3'h4:
                      o_addr = { sprite_ptr, \$signal$175  };
                  3'h5:
                      o_addr = { sprite_ptr, \$signal$177  };
                  3'h6:
                      o_addr = { sprite_ptr, \$signal$179  };
                  3'h?:
                      o_addr = { sprite_ptr, \$signal$181  };
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:265" *)
          casez (\$409 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:265" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:267" *)
                casez (sprite_idx)
                  3'h0:
                      o_addr = { sprite_ptr, \$signal$167  };
                  3'h1:
                      o_addr = { sprite_ptr, \$signal$169  };
                  3'h2:
                      o_addr = { sprite_ptr, \$signal$171  };
                  3'h3:
                      o_addr = { sprite_ptr, \$signal$173  };
                  3'h4:
                      o_addr = { sprite_ptr, \$signal$175  };
                  3'h5:
                      o_addr = { sprite_ptr, \$signal$177  };
                  3'h6:
                      o_addr = { sprite_ptr, \$signal$179  };
                  3'h?:
                      o_addr = { sprite_ptr, \$signal$181  };
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:274" *)
          casez (\$411 )
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:274" */
            1'h1:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:276" *)
                casez (sprite_idx)
                  3'h0:
                      o_addr = { sprite_ptr, \$signal$167  };
                  3'h1:
                      o_addr = { sprite_ptr, \$signal$169  };
                  3'h2:
                      o_addr = { sprite_ptr, \$signal$171  };
                  3'h3:
                      o_addr = { sprite_ptr, \$signal$173  };
                  3'h4:
                      o_addr = { sprite_ptr, \$signal$175  };
                  3'h5:
                      o_addr = { sprite_ptr, \$signal$177  };
                  3'h6:
                      o_addr = { sprite_ptr, \$signal$179  };
                  3'h?:
                      o_addr = { sprite_ptr, \$signal$181  };
                endcase
          endcase
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:288" */
      /* \amaranth.decoding  = "refresh/5" */
      4'h5:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:296" */
      /* \amaranth.decoding  = "c-access/6" */
      4'h6:
          o_addr = { r_d018[7:4], vc };
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:304" */
      /* \amaranth.decoding  = "g-access/7" */
      4'h7:
          (* full_case = 32'd1 *)
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:306" *)
          casez (r_d011[5])
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:306" */
            1'h1:
                o_addr = { r_d018[3], vc, rc };
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:308" */
            default:
                (* full_case = 32'd1 *)
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:309" *)
                casez (vmli)
                  6'h00:
                      o_addr = { r_d018[3:1], \$signal [7:0], rc };
                  6'h01:
                      o_addr = { r_d018[3:1], \$signal$79 [7:0], rc };
                  6'h02:
                      o_addr = { r_d018[3:1], \$signal$80 [7:0], rc };
                  6'h03:
                      o_addr = { r_d018[3:1], \$signal$81 [7:0], rc };
                  6'h04:
                      o_addr = { r_d018[3:1], \$signal$82 [7:0], rc };
                  6'h05:
                      o_addr = { r_d018[3:1], \$signal$83 [7:0], rc };
                  6'h06:
                      o_addr = { r_d018[3:1], \$signal$84 [7:0], rc };
                  6'h07:
                      o_addr = { r_d018[3:1], \$signal$85 [7:0], rc };
                  6'h08:
                      o_addr = { r_d018[3:1], \$signal$86 [7:0], rc };
                  6'h09:
                      o_addr = { r_d018[3:1], \$signal$87 [7:0], rc };
                  6'h0a:
                      o_addr = { r_d018[3:1], \$signal$88 [7:0], rc };
                  6'h0b:
                      o_addr = { r_d018[3:1], \$signal$89 [7:0], rc };
                  6'h0c:
                      o_addr = { r_d018[3:1], \$signal$90 [7:0], rc };
                  6'h0d:
                      o_addr = { r_d018[3:1], \$signal$91 [7:0], rc };
                  6'h0e:
                      o_addr = { r_d018[3:1], \$signal$92 [7:0], rc };
                  6'h0f:
                      o_addr = { r_d018[3:1], \$signal$93 [7:0], rc };
                  6'h10:
                      o_addr = { r_d018[3:1], \$signal$94 [7:0], rc };
                  6'h11:
                      o_addr = { r_d018[3:1], \$signal$95 [7:0], rc };
                  6'h12:
                      o_addr = { r_d018[3:1], \$signal$96 [7:0], rc };
                  6'h13:
                      o_addr = { r_d018[3:1], \$signal$97 [7:0], rc };
                  6'h14:
                      o_addr = { r_d018[3:1], \$signal$98 [7:0], rc };
                  6'h15:
                      o_addr = { r_d018[3:1], \$signal$99 [7:0], rc };
                  6'h16:
                      o_addr = { r_d018[3:1], \$signal$100 [7:0], rc };
                  6'h17:
                      o_addr = { r_d018[3:1], \$signal$101 [7:0], rc };
                  6'h18:
                      o_addr = { r_d018[3:1], \$signal$102 [7:0], rc };
                  6'h19:
                      o_addr = { r_d018[3:1], \$signal$103 [7:0], rc };
                  6'h1a:
                      o_addr = { r_d018[3:1], \$signal$104 [7:0], rc };
                  6'h1b:
                      o_addr = { r_d018[3:1], \$signal$105 [7:0], rc };
                  6'h1c:
                      o_addr = { r_d018[3:1], \$signal$106 [7:0], rc };
                  6'h1d:
                      o_addr = { r_d018[3:1], \$signal$107 [7:0], rc };
                  6'h1e:
                      o_addr = { r_d018[3:1], \$signal$108 [7:0], rc };
                  6'h1f:
                      o_addr = { r_d018[3:1], \$signal$109 [7:0], rc };
                  6'h20:
                      o_addr = { r_d018[3:1], \$signal$110 [7:0], rc };
                  6'h21:
                      o_addr = { r_d018[3:1], \$signal$111 [7:0], rc };
                  6'h22:
                      o_addr = { r_d018[3:1], \$signal$112 [7:0], rc };
                  6'h23:
                      o_addr = { r_d018[3:1], \$signal$113 [7:0], rc };
                  6'h24:
                      o_addr = { r_d018[3:1], \$signal$114 [7:0], rc };
                  6'h25:
                      o_addr = { r_d018[3:1], \$signal$115 [7:0], rc };
                  6'h26:
                      o_addr = { r_d018[3:1], \$signal$116 [7:0], rc };
                  6'h??:
                      o_addr = { r_d018[3:1], \$signal$117 [7:0], rc };
                endcase
          endcase
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \sprite_ptr$next  = sprite_ptr;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:251" *)
          casez (clk_1mhz_ph1_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:251" */
            1'h1:
                \sprite_ptr$next  = i_data[7:0];
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \sprite_ptr$next  = 8'h00;
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \$signal$next  = \$signal ;
    \$signal$79$next  = \$signal$79 ;
    \$signal$80$next  = \$signal$80 ;
    \$signal$81$next  = \$signal$81 ;
    \$signal$82$next  = \$signal$82 ;
    \$signal$83$next  = \$signal$83 ;
    \$signal$84$next  = \$signal$84 ;
    \$signal$85$next  = \$signal$85 ;
    \$signal$86$next  = \$signal$86 ;
    \$signal$87$next  = \$signal$87 ;
    \$signal$88$next  = \$signal$88 ;
    \$signal$89$next  = \$signal$89 ;
    \$signal$90$next  = \$signal$90 ;
    \$signal$91$next  = \$signal$91 ;
    \$signal$92$next  = \$signal$92 ;
    \$signal$93$next  = \$signal$93 ;
    \$signal$94$next  = \$signal$94 ;
    \$signal$95$next  = \$signal$95 ;
    \$signal$96$next  = \$signal$96 ;
    \$signal$97$next  = \$signal$97 ;
    \$signal$98$next  = \$signal$98 ;
    \$signal$99$next  = \$signal$99 ;
    \$signal$100$next  = \$signal$100 ;
    \$signal$101$next  = \$signal$101 ;
    \$signal$102$next  = \$signal$102 ;
    \$signal$103$next  = \$signal$103 ;
    \$signal$104$next  = \$signal$104 ;
    \$signal$105$next  = \$signal$105 ;
    \$signal$106$next  = \$signal$106 ;
    \$signal$107$next  = \$signal$107 ;
    \$signal$108$next  = \$signal$108 ;
    \$signal$109$next  = \$signal$109 ;
    \$signal$110$next  = \$signal$110 ;
    \$signal$111$next  = \$signal$111 ;
    \$signal$112$next  = \$signal$112 ;
    \$signal$113$next  = \$signal$113 ;
    \$signal$114$next  = \$signal$114 ;
    \$signal$115$next  = \$signal$115 ;
    \$signal$116$next  = \$signal$116 ;
    \$signal$117$next  = \$signal$117 ;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:232" *)
    casez (fsm_state)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:234" */
      /* \amaranth.decoding  = "idle/0" */
      4'h0:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:249" */
      /* \amaranth.decoding  = "p-access/1" */
      4'h1:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:255" */
      /* \amaranth.decoding  = "s-access-0/2" */
      4'h2:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:264" */
      /* \amaranth.decoding  = "s-access-1/3" */
      4'h3:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:273" */
      /* \amaranth.decoding  = "s-access-2/4" */
      4'h4:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:288" */
      /* \amaranth.decoding  = "refresh/5" */
      4'h5:
          /* empty */;
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:296" */
      /* \amaranth.decoding  = "c-access/6" */
      4'h6:
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:299" *)
          casez (clk_1mhz_ph2_en)
            /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:299" */
            1'h1:
                (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:301" *)
                casez (bad_line_cond)
                  /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:301" */
                  1'h1:
                      (* full_case = 32'd1 *)
                      (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:302" *)
                      casez (vmli)
                        6'h00:
                            \$signal$next  = i_data;
                        6'h01:
                            \$signal$79$next  = i_data;
                        6'h02:
                            \$signal$80$next  = i_data;
                        6'h03:
                            \$signal$81$next  = i_data;
                        6'h04:
                            \$signal$82$next  = i_data;
                        6'h05:
                            \$signal$83$next  = i_data;
                        6'h06:
                            \$signal$84$next  = i_data;
                        6'h07:
                            \$signal$85$next  = i_data;
                        6'h08:
                            \$signal$86$next  = i_data;
                        6'h09:
                            \$signal$87$next  = i_data;
                        6'h0a:
                            \$signal$88$next  = i_data;
                        6'h0b:
                            \$signal$89$next  = i_data;
                        6'h0c:
                            \$signal$90$next  = i_data;
                        6'h0d:
                            \$signal$91$next  = i_data;
                        6'h0e:
                            \$signal$92$next  = i_data;
                        6'h0f:
                            \$signal$93$next  = i_data;
                        6'h10:
                            \$signal$94$next  = i_data;
                        6'h11:
                            \$signal$95$next  = i_data;
                        6'h12:
                            \$signal$96$next  = i_data;
                        6'h13:
                            \$signal$97$next  = i_data;
                        6'h14:
                            \$signal$98$next  = i_data;
                        6'h15:
                            \$signal$99$next  = i_data;
                        6'h16:
                            \$signal$100$next  = i_data;
                        6'h17:
                            \$signal$101$next  = i_data;
                        6'h18:
                            \$signal$102$next  = i_data;
                        6'h19:
                            \$signal$103$next  = i_data;
                        6'h1a:
                            \$signal$104$next  = i_data;
                        6'h1b:
                            \$signal$105$next  = i_data;
                        6'h1c:
                            \$signal$106$next  = i_data;
                        6'h1d:
                            \$signal$107$next  = i_data;
                        6'h1e:
                            \$signal$108$next  = i_data;
                        6'h1f:
                            \$signal$109$next  = i_data;
                        6'h20:
                            \$signal$110$next  = i_data;
                        6'h21:
                            \$signal$111$next  = i_data;
                        6'h22:
                            \$signal$112$next  = i_data;
                        6'h23:
                            \$signal$113$next  = i_data;
                        6'h24:
                            \$signal$114$next  = i_data;
                        6'h25:
                            \$signal$115$next  = i_data;
                        6'h26:
                            \$signal$116$next  = i_data;
                        6'h??:
                            \$signal$117$next  = i_data;
                      endcase
                endcase
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
        begin
          \$signal$next  = 12'h000;
          \$signal$79$next  = 12'h000;
          \$signal$80$next  = 12'h000;
          \$signal$81$next  = 12'h000;
          \$signal$82$next  = 12'h000;
          \$signal$83$next  = 12'h000;
          \$signal$84$next  = 12'h000;
          \$signal$85$next  = 12'h000;
          \$signal$86$next  = 12'h000;
          \$signal$87$next  = 12'h000;
          \$signal$88$next  = 12'h000;
          \$signal$89$next  = 12'h000;
          \$signal$90$next  = 12'h000;
          \$signal$91$next  = 12'h000;
          \$signal$92$next  = 12'h000;
          \$signal$93$next  = 12'h000;
          \$signal$94$next  = 12'h000;
          \$signal$95$next  = 12'h000;
          \$signal$96$next  = 12'h000;
          \$signal$97$next  = 12'h000;
          \$signal$98$next  = 12'h000;
          \$signal$99$next  = 12'h000;
          \$signal$100$next  = 12'h000;
          \$signal$101$next  = 12'h000;
          \$signal$102$next  = 12'h000;
          \$signal$103$next  = 12'h000;
          \$signal$104$next  = 12'h000;
          \$signal$105$next  = 12'h000;
          \$signal$106$next  = 12'h000;
          \$signal$107$next  = 12'h000;
          \$signal$108$next  = 12'h000;
          \$signal$109$next  = 12'h000;
          \$signal$110$next  = 12'h000;
          \$signal$111$next  = 12'h000;
          \$signal$112$next  = 12'h000;
          \$signal$113$next  = 12'h000;
          \$signal$114$next  = 12'h000;
          \$signal$115$next  = 12'h000;
          \$signal$116$next  = 12'h000;
          \$signal$117$next  = 12'h000;
        end
    endcase
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$5 ) begin end
    \fgcolor$next  = fgcolor;
    (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:162" *)
    casez (clk_1mhz_ph1_en)
      /* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:162" */
      1'h1:
          (* full_case = 32'd1 *)
          (* src = "/home/markus/work/repos/myc64-pocket/src/fpga/core/myc64/rtl/myc64/vicii.py:163" *)
          casez (vmli)
            6'h00:
                \fgcolor$next  = \$signal ;
            6'h01:
                \fgcolor$next  = \$signal$79 ;
            6'h02:
                \fgcolor$next  = \$signal$80 ;
            6'h03:
                \fgcolor$next  = \$signal$81 ;
            6'h04:
                \fgcolor$next  = \$signal$82 ;
            6'h05:
                \fgcolor$next  = \$signal$83 ;
            6'h06:
                \fgcolor$next  = \$signal$84 ;
            6'h07:
                \fgcolor$next  = \$signal$85 ;
            6'h08:
                \fgcolor$next  = \$signal$86 ;
            6'h09:
                \fgcolor$next  = \$signal$87 ;
            6'h0a:
                \fgcolor$next  = \$signal$88 ;
            6'h0b:
                \fgcolor$next  = \$signal$89 ;
            6'h0c:
                \fgcolor$next  = \$signal$90 ;
            6'h0d:
                \fgcolor$next  = \$signal$91 ;
            6'h0e:
                \fgcolor$next  = \$signal$92 ;
            6'h0f:
                \fgcolor$next  = \$signal$93 ;
            6'h10:
                \fgcolor$next  = \$signal$94 ;
            6'h11:
                \fgcolor$next  = \$signal$95 ;
            6'h12:
                \fgcolor$next  = \$signal$96 ;
            6'h13:
                \fgcolor$next  = \$signal$97 ;
            6'h14:
                \fgcolor$next  = \$signal$98 ;
            6'h15:
                \fgcolor$next  = \$signal$99 ;
            6'h16:
                \fgcolor$next  = \$signal$100 ;
            6'h17:
                \fgcolor$next  = \$signal$101 ;
            6'h18:
                \fgcolor$next  = \$signal$102 ;
            6'h19:
                \fgcolor$next  = \$signal$103 ;
            6'h1a:
                \fgcolor$next  = \$signal$104 ;
            6'h1b:
                \fgcolor$next  = \$signal$105 ;
            6'h1c:
                \fgcolor$next  = \$signal$106 ;
            6'h1d:
                \fgcolor$next  = \$signal$107 ;
            6'h1e:
                \fgcolor$next  = \$signal$108 ;
            6'h1f:
                \fgcolor$next  = \$signal$109 ;
            6'h20:
                \fgcolor$next  = \$signal$110 ;
            6'h21:
                \fgcolor$next  = \$signal$111 ;
            6'h22:
                \fgcolor$next  = \$signal$112 ;
            6'h23:
                \fgcolor$next  = \$signal$113 ;
            6'h24:
                \fgcolor$next  = \$signal$114 ;
            6'h25:
                \fgcolor$next  = \$signal$115 ;
            6'h26:
                \fgcolor$next  = \$signal$116 ;
            6'h??:
                \fgcolor$next  = \$signal$117 ;
          endcase
    endcase
    (* src = "/home/markus/work/repos/amaranth/amaranth/hdl/xfrm.py:503" *)
    casez (rst)
      1'h1:
          \fgcolor$next  = 12'h000;
    endcase
  end
  assign \$1  = \$4 ;
  assign \$10  = \$13 ;
  assign \$19  = \$20 ;
  assign \$28  = \$29 ;
  assign \$214  = \$215 ;
  assign \$219  = \$220 ;
  assign \$224  = \$225 ;
  assign \$229  = \$230 ;
  assign \$321  = \$322 ;
  assign \$324  = \$325 ;
  assign \$327  = \$328 ;
  assign \$330  = \$331 ;
  assign \$333  = \$334 ;
  assign \$336  = \$337 ;
  assign \$339  = \$340 ;
  assign \$342  = \$343 ;
  assign \$348  = \$349 ;
  assign \$351  = \$352 ;
  assign \$354  = \$355 ;
  assign \$357  = \$358 ;
  assign \$360  = \$361 ;
  assign \$363  = \$364 ;
  assign \$366  = \$367 ;
  assign \$369  = \$370 ;
  assign \$375  = \$376 ;
  assign \$378  = \$379 ;
  assign \$381  = \$382 ;
  assign \$384  = \$385 ;
  assign \$387  = \$388 ;
  assign \$390  = \$391 ;
  assign \$393  = \$394 ;
  assign \$396  = \$397 ;
  assign IRQ = \$663 ;
  assign debug_mc_7 = \$signal$181 ;
  assign debug_sprites_x_7 = { r_d010[7], r_d00e };
  assign debug_sprites_y_7 = r_d00f;
  assign debug_sprite_shift_7 = \$signal$180 ;
  assign debug_mc_6 = \$signal$179 ;
  assign debug_sprites_x_6 = { r_d010[6], r_d00c };
  assign debug_sprites_y_6 = r_d00d;
  assign debug_sprite_shift_6 = \$signal$178 ;
  assign debug_mc_5 = \$signal$177 ;
  assign debug_sprites_x_5 = { r_d010[5], r_d00a };
  assign debug_sprites_y_5 = r_d00b;
  assign debug_sprite_shift_5 = \$signal$176 ;
  assign debug_mc_4 = \$signal$175 ;
  assign debug_sprites_x_4 = { r_d010[4], r_d008 };
  assign debug_sprites_y_4 = r_d009;
  assign debug_sprite_shift_4 = \$signal$174 ;
  assign debug_mc_3 = \$signal$173 ;
  assign debug_sprites_x_3 = { r_d010[3], r_d006 };
  assign debug_sprites_y_3 = r_d007;
  assign debug_sprite_shift_3 = \$signal$172 ;
  assign debug_mc_2 = \$signal$171 ;
  assign debug_sprites_x_2 = { r_d010[2], r_d004 };
  assign debug_sprites_y_2 = r_d005;
  assign debug_sprite_shift_2 = \$signal$170 ;
  assign debug_mc_1 = \$signal$169 ;
  assign debug_sprites_x_1 = { r_d010[1], r_d002 };
  assign debug_sprites_y_1 = r_d003;
  assign debug_sprite_shift_1 = \$signal$168 ;
  assign debug_mc_0 = \$signal$167 ;
  assign debug_sprites_x_0 = { r_d010[0], r_d000 };
  assign debug_sprites_y_0 = r_d001;
  assign debug_sprite_shift_0 = \$signal$142 ;
  assign BM = \$165 ;
  assign BA = \$163 ;
  assign o_color = color;
  assign o_visib = \$138 ;
  assign o_vsync = \$124 ;
  assign o_hsync = \$118 ;
  assign bad_line_cond = \$77 ;
  assign raster = y;
endmodule
