Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon May 23 21:52:42 2022
| Host         : nguyenvietthi running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   102 |
| Unused register locations in slices containing registers |   199 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      3 |            1 |
|      4 |           17 |
|      5 |            6 |
|      6 |            2 |
|      7 |            3 |
|      8 |            6 |
|     12 |            5 |
|    16+ |           57 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             133 |           62 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             547 |          193 |
| Yes          | No                    | No                     |            1031 |          375 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             882 |          244 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|    Clock Signal   |                                     Enable Signal                                    |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|  clk100_IBUF_BUFG |                                                                                      | user_rgb_led0_r_i_1_n_0                                                                   |                1 |              1 |
|  clk100_IBUF_BUFG | serial_tx_rs232phytx_next_value_ce1                                                  | sys_rst                                                                                   |                1 |              1 |
|  clk100_IBUF_BUFG |                                                                                      | user_rgb_led0_b_i_1_n_0                                                                   |                1 |              1 |
|  clk100_IBUF_BUFG |                                                                                      | user_rgb_led0_g_i_1_n_0                                                                   |                1 |              1 |
|  clk100_IBUF_BUFG | adxl362_clk_rise                                                                     | adxl362_spi_clk_i_1_n_0                                                                   |                1 |              1 |
|  clk100_IBUF_BUFG | VexRiscv/_zz_iBus_rsp_valid                                                          | VexRiscv/dataCache_1/reset0                                                               |                2 |              3 |
|  clk100_IBUF_BUFG | uart_rx_fifo_wrport_we                                                               | sys_rst                                                                                   |                1 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/display_values0_reg[0][0]                            | sys_rst                                                                                   |                2 |              4 |
|  clk100_IBUF_BUFG | tx_tick                                                                              | tx_phase[31]_i_1_n_0                                                                      |                1 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/display_values1_reg[0][0]                            | sys_rst                                                                                   |                1 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/display_values2_reg[0][0]                            | sys_rst                                                                                   |                1 |              4 |
|  clk100_IBUF_BUFG | rx_tick                                                                              | rx_phase[31]_i_1_n_0                                                                      |                1 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/CsrPlugin_mstatus_MPP_reg[0][0]                                 | VexRiscv/dataCache_1/reset0                                                               |                2 |              4 |
|  clk100_IBUF_BUFG | uart_rx_fifo_syncfifo_re                                                             | sys_rst                                                                                   |                1 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/display_values4_reg[0][0]                            | sys_rst                                                                                   |                1 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                           | VexRiscv/IBusCachedPlugin_cache/execute_CsrPlugin_csr_833_reg                             |                1 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/display_value_storage_reg[3][0]                      | sys_rst                                                                                   |                2 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/display_sel_storage_reg[3][0]                        | sys_rst                                                                                   |                2 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/display_values5_reg[0][0]                            | sys_rst                                                                                   |                2 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_produce_reg[0]                          | sys_rst                                                                                   |                1 |              4 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_interface3_bank_bus_dat_r_reg[0][0] |                3 |              4 |
|  clk100_IBUF_BUFG | uart_tx_fifo_syncfifo_re                                                             | sys_rst                                                                                   |                1 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/display_values3_reg[0][0]                            | sys_rst                                                                                   |                1 |              4 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1019                                 |                                                                                           |                2 |              5 |
|  clk100_IBUF_BUFG | adxl362_mosi_sel[4]_i_1_n_0                                                          | sys_rst                                                                                   |                2 |              5 |
|  clk100_IBUF_BUFG | adxl362_count_next_value_ce                                                          | sys_rst                                                                                   |                2 |              5 |
|  clk100_IBUF_BUFG | uart_rx_fifo_level0[4]_i_1_n_0                                                       | sys_rst                                                                                   |                2 |              5 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[0][0]                        | sys_rst                                                                                   |                2 |              5 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_interface1_bank_bus_dat_r_reg[4]_0  |                1 |              5 |
|  clk100_IBUF_BUFG | display_ce                                                                           | sys_rst                                                                                   |                2 |              6 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/dataCache_1/SR[0]                                                                |                3 |              6 |
|  clk100_IBUF_BUFG | tx_data1_in0                                                                         |                                                                                           |                1 |              7 |
|  clk100_IBUF_BUFG | dna_count[6]_i_1_n_0                                                                 | sys_rst                                                                                   |                3 |              7 |
|  clk100_IBUF_BUFG |                                                                                      | display_counter[14]_i_1_n_0                                                               |                3 |              7 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                           | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351                                |                3 |              8 |
|  clk100_IBUF_BUFG | rx_data_rs232phyrx_next_value_ce1                                                    |                                                                                           |                2 |              8 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                               | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                    |                2 |              8 |
|  clk100_IBUF_BUFG | uart_rx_fifo_syncfifo_re                                                             |                                                                                           |                2 |              8 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_interface9_bank_bus_dat_r_reg[0]    |                4 |              8 |
|  clk100_IBUF_BUFG | uart_tx_fifo_syncfifo_re                                                             |                                                                                           |                2 |              8 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                     |                3 |             12 |
|  clk100_IBUF_BUFG | xadc_vccbram_status                                                                  | sys_rst                                                                                   |                4 |             12 |
|  clk100_IBUF_BUFG | xadc_vccint_status                                                                   | sys_rst                                                                                   |                4 |             12 |
|  clk100_IBUF_BUFG | xadc_temperature_status                                                              | sys_rst                                                                                   |                4 |             12 |
|  clk100_IBUF_BUFG | xadc_vccaux_status                                                                   | sys_rst                                                                                   |                4 |             12 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_produce_reg[0]                          |                                                                                           |                2 |             16 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/adxl362_control_storage_reg[0][0]                    | sys_rst                                                                                   |                3 |             16 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_interface5_bank_bus_dat_r_reg[0][0] |                4 |             16 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_interface7_bank_bus_dat_r_reg[15]   |                4 |             16 |
|  clk100_IBUF_BUFG | uart_rx_fifo_wrport_we                                                               |                                                                                           |                2 |             16 |
|  clk100_IBUF_BUFG |                                                                                      | adxl362_spi_clk_i_1_n_0                                                                   |                4 |             16 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/adxl362_cs_storage_reg[0][0]                         | sys_rst                                                                                   |                4 |             17 |
|  clk100_IBUF_BUFG | sel                                                                                  | VexRiscv/IBusCachedPlugin_cache/basesoc_count_reg_0_sn_1                                  |                5 |             20 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/dataCache_1/reset0                                                               |               12 |             22 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/iBusWishbone_DAT_MISO_regNext_reg[8]                      |                8 |             24 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                       |                                                                                           |                7 |             27 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[2]                | VexRiscv/dataCache_1/reset0                                                               |               15 |             30 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/E[0]                                                            |                                                                                           |                5 |             30 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                       |                                                                                           |                9 |             30 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/CsrPlugin_mtvec_base_reg[0][0]                                  |                                                                                           |                9 |             30 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_interface0_bank_bus_dat_r_reg[0]    |               12 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/timer_load_storage_reg[0][0]                         | sys_rst                                                                                   |                9 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/CsrPlugin_hadException                                                      |                                                                                           |               11 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/r_period_storage_reg[0][0]                           | sys_rst                                                                                   |                7 |             32 |
|  clk100_IBUF_BUFG |                                                                                      | g_count[0]_i_1_n_0                                                                        |                8 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/timer_reload_storage_reg[0][0]                       | sys_rst                                                                                   |                7 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/scratch_storage_reg[0][0]                            | sys_rst                                                                                   |                5 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/E[0]                                                 | sys_rst                                                                                   |                8 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/r_width_storage_reg[0][0]                            | sys_rst                                                                                   |                9 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/g_period_storage_reg[0][0]                           | sys_rst                                                                                   |                8 |             32 |
|  clk100_IBUF_BUFG |                                                                                      | r_count[0]_i_1_n_0                                                                        |                8 |             32 |
|  clk100_IBUF_BUFG |                                                                                      | tx_phase[31]_i_1_n_0                                                                      |                8 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/b_period_storage_reg[0][0]                           | sys_rst                                                                                   |               12 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/b_width_storage_reg[0][0]                            | sys_rst                                                                                   |               10 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/g_width_storage_reg[0][0]                            | sys_rst                                                                                   |                8 |             32 |
|  clk100_IBUF_BUFG | timer_update_value_re                                                                | sys_rst                                                                                   |                9 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/memory_DivPlugin_rs1_reg[31][0]                                 |                                                                                           |                8 |             32 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_interface6_bank_bus_dat_r_reg[0][0] |               17 |             32 |
|  clk100_IBUF_BUFG | adxl362_mosi_latch                                                                   | sys_rst                                                                                   |                9 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/memory_DivPlugin_div_result                                                 |                                                                                           |                8 |             32 |
|  clk100_IBUF_BUFG | bus_errors                                                                           | sys_rst                                                                                   |                8 |             32 |
|  clk100_IBUF_BUFG | adxl362_clk_rise                                                                     | sys_rst                                                                                   |                6 |             32 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_interface8_bank_bus_dat_r_reg[0]    |               11 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/_zz_CsrPlugin_csrMapping_readDataInit_reg[0][0]                 | VexRiscv/dataCache_1/reset0                                                               |               12 |             32 |
|  clk100_IBUF_BUFG |                                                                                      | b_count[0]_i_1_n_0                                                                        |                8 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/memory_DivPlugin_rs1[31]                                                    | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                               |                6 |             32 |
|  clk100_IBUF_BUFG |                                                                                      | rx_phase[31]_i_1_n_0                                                                      |                8 |             32 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_interface4_bank_bus_dat_r_reg[0][0] |               13 |             32 |
|  clk100_IBUF_BUFG | adxl362_miso_latch                                                                   | sys_rst                                                                                   |                6 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr |                                                                                           |               17 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_csrbank0_mosi0_re              | VexRiscv/IBusCachedPlugin_cache/adxl362_mosi_storage_reg[0]                               |                9 |             32 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/CsrPlugin_mepc_reg[0][0]                                        |                                                                                           |               24 |             32 |
|  clk100_IBUF_BUFG |                                                                                      | VexRiscv/IBusCachedPlugin_cache/basesoc_csr_bankarray_interface2_bank_bus_dat_r_reg[0]    |               13 |             32 |
|  clk100_IBUF_BUFG | dna_status                                                                           | sys_rst                                                                                   |               10 |             57 |
|  clk100_IBUF_BUFG | VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0                                  |                                                                                           |               22 |             64 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_io_mem_cmd_ready                                                |                                                                                           |               21 |             70 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                        |                                                                                           |               25 |             70 |
|  clk100_IBUF_BUFG |                                                                                      | sys_rst                                                                                   |               35 |             88 |
|  clk100_IBUF_BUFG |                                                                                      |                                                                                           |               62 |            133 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/when_CsrPlugin_l909_3                                           |                                                                                           |               56 |            140 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                           |                                                                                           |               70 |            158 |
|  clk100_IBUF_BUFG | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                          |                                                                                           |               74 |            216 |
+-------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+


