// Seed: 1017217778
module module_0 ();
endmodule
module module_1 #(
    parameter id_3 = 32'd96
) (
    id_1,
    id_2
);
  input wire id_2;
  nor primCall (id_1, id_2, id_4);
  inout wire id_1;
  wire _id_3 = id_2;
  wire id_4;
  ;
  module_0 modCall_1 ();
  wire ["" : id_3] id_5;
endmodule
module module_2 (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2
);
  wire id_4 = id_2;
  assign id_4 = id_2;
endmodule
module module_3 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    output tri id_3,
    output tri1 id_4,
    output tri0 id_5
    , id_16,
    output uwire id_6,
    input tri1 id_7,
    input supply0 id_8,
    output supply1 id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    output wand id_13,
    input tri1 id_14
);
  logic id_17;
  ;
  module_2 modCall_1 (
      id_6,
      id_8,
      id_10
  );
  assign modCall_1.id_0 = 0;
  wire id_18;
  wire id_19;
endmodule
