# Single-Cycle Processor Project

## Team Members and Responsibilities

### Amir — 1231192

#### Memory Units

* Instruction Memory (IM)
* Data Memory (DM)

**Specifications:**

* Instruction size: 32 bits
* Word size: 32 bits
* Word-addressable memory architecture
* Total memory capacity: 4 GB

#### Register File

Implemented using:

* Decoders
* Two 16-to-1 multiplexers

**Specifications:**

* Sixteen general-purpose registers
* Registers named `R0` through `R15`
* Each register is 32 bits wide
* Full register selected at a time

#### Additional Components

* 2-to-1 Multiplexer (32-bit inputs)
* 32-bit Adder

#### Verification and Testing

* One assembly test program for single-cycle processor verification, covering:

  * Processor functionality
  * Hardware units
  * Control signals
  * Instruction execution correctness

* Development of a complete Verilog testbench.

#### Documentation

* Report writing for the single-cycle processor implementation.
* Includes:

  * Block diagrams/images
  * Functionality description of each implemented module
* Excludes:

  * Single-cycle processor operation explanation
  * Processor-level test cases (test cases are included only for validating individual implemented modules)

---

### Hanan — 1230827

#### Arithmetic Logic Unit (ALU)

Implemented operations:

* AND
* OR
* XOR
* SLL (Shift Left Logical)
* SRL (Shift Right Logical)

**Outputs:**

* Result
* Zero Flag (Z)

#### Extender Unit

**Input:**

* `ExtOp`

**Functionality:**

* `ExtOp = 0` → Zero Extension (Logical)
* `ExtOp = 1` → Sign Extension (Arithmetic)

#### Verification and Testing

* One assembly test program for single-cycle processor verification, covering:

  * Processor functionality
  * Hardware units
  * Control signals
  * Instruction execution correctness

---

### Amjad — 1230800

#### Control Unit

Responsible for:

* Control signal analysis
* Control signal generation
* Functional verification of control logic

#### System Integration

Responsible for:

* Integrating all processor modules
* Connecting datapath and control units
* Adding any missing auxiliary components

#### Datapath Design

* Datapath assembly and integration

#### Verification and Testing

* One assembly test program for single-cycle processor verification, covering:

  * Processor functionality
  * Hardware units
  * Control signals
  * Instruction execution correctness

---

## Processor Specifications

| Feature             | Specification          |
| ------------------- | ---------------------- |
| Architecture        | Single-Cycle Processor |
| Instruction Width   | 32 bits                |
| Data Width          | 32 bits                |
| Register Count      | 16                     |
| Register Width      | 32 bits                |
| Register Names      | R0 – R15               |
| Memory Organization | Word Addressable       |
| Memory Capacity     | 4 GB                   |

## Implemented Components

* Instruction Memory
* Data Memory
* Register File
* ALU
* Extender Unit
* Control Unit
* Multiplexers
* 32-bit Adder
* Datapath
* Verilog Testbench
* Assembly Test Programs
